Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Aug 23 11:26:22 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_test_timing_summary_routed.rpt -rpx ADC_test_timing_summary_routed.rpx
| Design       : ADC_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: AD9783_inst0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ledClk/div_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 193 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 5 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.023      -27.178                     59                  870        0.065        0.000                      0                  870       -0.350       -0.700                       2                   799  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                              ------------         ----------      --------------
clk                                                {0.000 5.000}        10.000          100.000         
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {0.000 5.000}        10.000          100.000         
  AD9783_inst1/spi_trigger_reg_n_0                 {0.000 5.000}        10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk                    {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[7]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[8]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[9]                                 {0.000 5.000}        10.000          100.000         
  ADC2/spi_trigger_reg_n_0                         {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2                             {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1                           {0.000 2.500}        5.000           200.000         
    DCI1_out_p                                     {0.000 2.500}        5.000           200.000         
  clkDLYi                                          {0.625 3.125}        5.000           200.000         
  clkFB                                            {0.000 5.000}        10.000          100.000         
  clkFB_1                                          {0.000 5.000}        10.000          100.000         
  clkFB_2                                          {0.000 5.000}        10.000          100.000         
  clkFB_3                                          {0.000 5.000}        10.000          100.000         
  clkPS_int_1                                      {0.000 5.000}        10.000          100.000         
    ENC_p                                          {5.000 10.000}       10.000          100.000         
  clk_div_int                                      {1.250 6.250}        10.000          100.000         
  clk_div_int_1                                    {1.250 6.250}        10.000          100.000         
  clk_int                                          {0.000 0.625}        1.250           800.000         
  clk_int_1                                        {0.000 0.625}        1.250           800.000         
  rstLEDclk/clk__0                                 {0.000 5.000}        10.000          100.000         
    rst_in                                         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                      6.081        0.000                      0                  282        0.098        0.000                      0                  282        3.000        0.000                       0                   278  
  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        7.322        0.000                      0                   31        0.168        0.000                      0                   31        4.600        0.000                       0                    18  
  AD9783_inst1/spi_trigger_reg_n_0                                                                                                                                                                   4.600        0.000                       0                     5  
  ADC2/LTC2195_SPI_inst/spi_clk                          7.208        0.000                      0                   69        0.187        0.000                      0                   69        4.220        0.000                       0                    40  
  ADC2/spi_data[7]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_data[8]                                                                                                                                                                                   4.600        0.000                       0                     6  
  ADC2/spi_data[9]                                                                                                                                                                                   4.600        0.000                       0                     4  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                                           4.600        0.000                       0                    27  
  MMCME2_BASE_inst_n_2                                   2.034        0.000                      0                   32        0.376        0.000                      0                   32        2.150        0.000                       0                    50  
  MMCME2_BASE_inst_n_2_1                                 1.711        0.000                      0                   32        0.309        0.000                      0                   32        2.150        0.000                       0                    50  
  clkDLYi                                                                                                                                                                                            3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                                              8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkFB_3                                                                                                                                                                                            8.751        0.000                       0                     2  
  clkPS_int_1                                                                                                                                                                                        8.400        0.000                       0                     3  
  clk_div_int                                            7.857        0.000                      0                   10        0.218        0.000                      0                   10        4.600        0.000                       0                    12  
  clk_div_int_1                                          7.917        0.000                      0                   10        0.179        0.000                      0                   10        4.600        0.000                       0                    12  
  clk_int                                                                                                                                                                                           -0.350       -0.350                       1                    12  
  clk_int_1                                                                                                                                                                                         -0.350       -0.350                       1                    12  
  rstLEDclk/clk__0                                       6.861        0.000                      0                   61        0.215        0.000                      0                   61        4.650        0.000                       0                    32  
    rst_in                                                                                                                                                                                           0.000        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  clk                                                    8.140        0.000                      0                    6        0.401        0.000                      0                    6  
AD9783_inst1/spi_trigger_reg_n_0                 clk                                                    3.860        0.000                      0                    1        0.138        0.000                      0                    1  
ADC2/LTC2195_SPI_inst/spi_clk                    clk                                                    7.028        0.000                      0                    8        0.691        0.000                      0                    8  
ADC2/spi_data[7]                                 clk                                                    3.384        0.000                      0                    1        0.331        0.000                      0                    1  
ADC2/spi_data[8]                                 clk                                                    3.608        0.000                      0                    1        0.260        0.000                      0                    1  
ADC2/spi_data[9]                                 clk                                                    3.365        0.000                      0                    1        0.345        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         clk                                                    3.344        0.000                      0                    1        0.444        0.000                      0                    1  
clk_div_int                                      clk                                                    1.587        0.000                      0                   39        2.715        0.000                      0                   39  
clk_div_int_1                                    clk                                                    0.672        0.000                      0                   39        2.870        0.000                      0                   39  
rstLEDclk/clk__0                                 clk                                                    2.278        0.000                      0                    1        0.722        0.000                      0                    1  
rst_in                                           clk                                                    0.660        0.000                      0                    9        1.199        0.000                      0                    9  
AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        2.782        0.000                      0                   18        0.197        0.000                      0                   18  
rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0       -0.929       -9.911                     18                   18        1.095        0.000                      0                   18  
ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          7.829        0.000                      0                    2        0.309        0.000                      0                    2  
ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                          8.232        0.000                      0                    3        0.117        0.000                      0                    3  
ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          7.701        0.000                      0                    1        0.364        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                          2.486        0.000                      0                   44        0.355        0.000                      0                   44  
rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                         -0.383       -7.781                     31                   44        1.037        0.000                      0                   44  
clk                                              MMCME2_BASE_inst_n_2                                   0.573        0.000                      0                   31        0.079        0.000                      0                   31  
clk                                              MMCME2_BASE_inst_n_2_1                                 0.717        0.000                      0                   31        0.065        0.000                      0                   31  
clk                                              clk_div_int                                            0.875        0.000                      0                    2        5.801        0.000                      0                    2  
rst_in                                           clk_div_int                                           -0.243       -0.863                      5                   10        2.530        0.000                      0                   10  
clk                                              clk_div_int_1                                          1.548        0.000                      0                    2        4.497        0.000                      0                    2  
rst_in                                           clk_div_int_1                                          0.049        0.000                      0                   10        1.882        0.000                      0                   10  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                       From Clock                                       To Clock                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                       ----------                                       --------                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                AD9783_inst1/spi_trigger_reg_n_0                 AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        3.463        0.000                      0                    4        4.863        0.000                      0                    4  
**async_default**                                rst_in                                           AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0        0.874        0.000                      0                   17        1.580        0.000                      0                   17  
**async_default**                                rst_in                                           AD9783_inst1/spi_trigger_reg_n_0                       6.829        0.000                      0                    1        0.740        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/LTC2195_SPI_inst/spi_clk                          1.889        0.000                      0                    2        3.387        0.000                      0                    2  
**async_default**                                ADC2/spi_data[8]                                 ADC2/LTC2195_SPI_inst/spi_clk                         -0.689       -1.175                      2                    4        4.625        0.000                      0                    4  
**async_default**                                ADC2/spi_data[9]                                 ADC2/LTC2195_SPI_inst/spi_clk                          2.425        0.000                      0                    2        3.169        0.000                      0                    2  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/LTC2195_SPI_inst/spi_clk                          1.758        0.000                      0                   20        4.840        0.000                      0                   20  
**async_default**                                rst_in                                           ADC2/LTC2195_SPI_inst/spi_clk                          0.244        0.000                      0                   33        1.090        0.000                      0                   33  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_data[7]                                      -1.635       -1.635                      1                    1        7.907        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[7]                                       8.191        0.000                      0                    1        0.206        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[7]                                       6.802        0.000                      0                    1        0.766        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_data[8]                                      -4.023       -4.023                      1                    1        9.115        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[8]                                       8.252        0.000                      0                    1        0.224        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[8]                                       7.146        0.000                      0                    1        0.563        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_data[9]                                      -1.497       -1.497                      1                    1        7.888        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_data[9]                                       8.049        0.000                      0                    1        0.345        0.000                      0                    1  
**async_default**                                rst_in                                           ADC2/spi_data[9]                                       6.155        0.000                      0                    1        1.150        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 ADC2/spi_trigger_reg_n_0                              -1.818       -1.818                      1                    1        7.596        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 ADC2/spi_trigger_reg_n_0                              -3.877       -3.877                      1                    1        8.592        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 ADC2/spi_trigger_reg_n_0                              -1.608       -1.608                      1                    1        7.536        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         ADC2/spi_trigger_reg_n_0                               8.277        0.000                      0                    3        0.204        0.000                      0                    3  
**async_default**                                rst_in                                           ADC2/spi_trigger_reg_n_0                               6.210        0.000                      0                    4        0.309        0.000                      0                    4  
**async_default**                                rst_in                                           clk                                                    0.583        0.000                      0                  130        6.146        0.000                      0                  130  
**async_default**                                rst_in                                           clkPS_int_1                                            0.682        0.000                      0                    1        1.238        0.000                      0                    1  
**async_default**                                ADC2/spi_data[7]                                 rst_in                                                 5.393        0.000                      0                    1        1.323        0.000                      0                    1  
**async_default**                                ADC2/spi_data[8]                                 rst_in                                                 3.509        0.000                      0                    1        2.211        0.000                      0                    1  
**async_default**                                ADC2/spi_data[9]                                 rst_in                                                 5.741        0.000                      0                    1        1.174        0.000                      0                    1  
**async_default**                                ADC2/spi_trigger_reg_n_0                         rst_in                                                 4.931        0.000                      0                    3        2.555        0.000                      0                    3  
**async_default**                                clk                                              rst_in                                                 4.947        0.000                      0                    5        1.355        0.000                      0                    5  
**async_default**                                rst_in                                           rst_in                                                 3.979        0.000                      0                   12        4.021        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 ledClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledClk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.428ns (12.154%)  route 3.094ns (87.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.708     4.586    ledClk/clk_in
    SLICE_X3Y53          FDRE                                         r  ledClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ledClk/counter_reg[0]/Q
                         net (fo=3, routed)           0.841     5.695    ledClk/counter_reg_n_0_[0]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.053     5.748 f  ledClk/counter[26]_i_6/O
                         net (fo=1, routed)           0.525     6.274    ledClk/counter[26]_i_6_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.053     6.327 f  ledClk/counter[26]_i_2/O
                         net (fo=15, routed)          0.921     7.248    ledClk/counter[26]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.053     7.301 r  ledClk/counter[26]_i_1/O
                         net (fo=14, routed)          0.806     8.107    ledClk/div_clk0
    SLICE_X2Y53          FDRE                                         r  ledClk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598    14.271    ledClk/clk_in
    SLICE_X2Y53          FDRE                                         r  ledClk/counter_reg[1]/C
                         clock pessimism              0.296    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.344    14.188    ledClk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 ledClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledClk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.428ns (12.154%)  route 3.094ns (87.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.708     4.586    ledClk/clk_in
    SLICE_X3Y53          FDRE                                         r  ledClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ledClk/counter_reg[0]/Q
                         net (fo=3, routed)           0.841     5.695    ledClk/counter_reg_n_0_[0]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.053     5.748 f  ledClk/counter[26]_i_6/O
                         net (fo=1, routed)           0.525     6.274    ledClk/counter[26]_i_6_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.053     6.327 f  ledClk/counter[26]_i_2/O
                         net (fo=15, routed)          0.921     7.248    ledClk/counter[26]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.053     7.301 r  ledClk/counter[26]_i_1/O
                         net (fo=14, routed)          0.806     8.107    ledClk/div_clk0
    SLICE_X2Y53          FDRE                                         r  ledClk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598    14.271    ledClk/clk_in
    SLICE_X2Y53          FDRE                                         r  ledClk/counter_reg[2]/C
                         clock pessimism              0.296    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.344    14.188    ledClk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 ledClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledClk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.428ns (12.154%)  route 3.094ns (87.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.708     4.586    ledClk/clk_in
    SLICE_X3Y53          FDRE                                         r  ledClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ledClk/counter_reg[0]/Q
                         net (fo=3, routed)           0.841     5.695    ledClk/counter_reg_n_0_[0]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.053     5.748 f  ledClk/counter[26]_i_6/O
                         net (fo=1, routed)           0.525     6.274    ledClk/counter[26]_i_6_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.053     6.327 f  ledClk/counter[26]_i_2/O
                         net (fo=15, routed)          0.921     7.248    ledClk/counter[26]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.053     7.301 r  ledClk/counter[26]_i_1/O
                         net (fo=14, routed)          0.806     8.107    ledClk/div_clk0
    SLICE_X2Y53          FDRE                                         r  ledClk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598    14.271    ledClk/clk_in
    SLICE_X2Y53          FDRE                                         r  ledClk/counter_reg[3]/C
                         clock pessimism              0.296    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.344    14.188    ledClk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.081ns  (required time - arrival time)
  Source:                 ledClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledClk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 0.428ns (12.154%)  route 3.094ns (87.846%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.708     4.586    ledClk/clk_in
    SLICE_X3Y53          FDRE                                         r  ledClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ledClk/counter_reg[0]/Q
                         net (fo=3, routed)           0.841     5.695    ledClk/counter_reg_n_0_[0]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.053     5.748 f  ledClk/counter[26]_i_6/O
                         net (fo=1, routed)           0.525     6.274    ledClk/counter[26]_i_6_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.053     6.327 f  ledClk/counter[26]_i_2/O
                         net (fo=15, routed)          0.921     7.248    ledClk/counter[26]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.053     7.301 r  ledClk/counter[26]_i_1/O
                         net (fo=14, routed)          0.806     8.107    ledClk/div_clk0
    SLICE_X2Y53          FDRE                                         r  ledClk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598    14.271    ledClk/clk_in
    SLICE_X2Y53          FDRE                                         r  ledClk/counter_reg[4]/C
                         clock pessimism              0.296    14.568    
                         clock uncertainty           -0.035    14.532    
    SLICE_X2Y53          FDRE (Setup_fdre_C_R)       -0.344    14.188    ledClk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.188    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                  6.081    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.556ns (16.639%)  route 2.786ns (83.361%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.784     5.985    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.153 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.572     6.725    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.778 r  rstLEDclk/counter[26]_i_1__0/O
                         net (fo=23, routed)          0.832     7.610    rstLEDclk/counter[26]_i_1__0_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.556ns (16.639%)  route 2.786ns (83.361%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.784     5.985    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.153 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.572     6.725    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.778 r  rstLEDclk/counter[26]_i_1__0/O
                         net (fo=23, routed)          0.832     7.610    rstLEDclk/counter[26]_i_1__0_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.556ns (16.639%)  route 2.786ns (83.361%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.784     5.985    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.153 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.572     6.725    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.778 r  rstLEDclk/counter[26]_i_1__0/O
                         net (fo=23, routed)          0.832     7.610    rstLEDclk/counter[26]_i_1__0_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.135ns  (required time - arrival time)
  Source:                 rstLEDclk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.556ns (16.639%)  route 2.786ns (83.361%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns = ( 13.943 - 10.000 ) 
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X55Y145        FDRE                                         r  rstLEDclk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y145        FDRE (Prop_fdre_C_Q)         0.269     4.538 f  rstLEDclk/counter_reg[3]/Q
                         net (fo=2, routed)           0.598     5.135    rstLEDclk/counter_reg_n_0_[3]
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.066     5.201 f  rstLEDclk/counter[5]_i_8/O
                         net (fo=1, routed)           0.784     5.985    rstLEDclk/counter[5]_i_8_n_0
    SLICE_X54Y148        LUT6 (Prop_lut6_I5_O)        0.168     6.153 f  rstLEDclk/counter[5]_i_2/O
                         net (fo=5, routed)           0.572     6.725    rstLEDclk/counter[5]_i_2_n_0
    SLICE_X54Y145        LUT4 (Prop_lut4_I3_O)        0.053     6.778 r  rstLEDclk/counter[26]_i_1__0/O
                         net (fo=23, routed)          0.832     7.610    rstLEDclk/counter[26]_i_1__0_n_0
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.270    13.943    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism              0.204    14.148    
                         clock uncertainty           -0.035    14.112    
    SLICE_X55Y150        FDRE (Setup_fdre_C_R)       -0.367    13.745    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         13.745    
                         arrival time                          -7.610    
  -------------------------------------------------------------------
                         slack                                  6.135    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 ledClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledClk/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.428ns (12.509%)  route 2.993ns (87.491%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.708     4.586    ledClk/clk_in
    SLICE_X3Y53          FDRE                                         r  ledClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ledClk/counter_reg[0]/Q
                         net (fo=3, routed)           0.841     5.695    ledClk/counter_reg_n_0_[0]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.053     5.748 f  ledClk/counter[26]_i_6/O
                         net (fo=1, routed)           0.525     6.274    ledClk/counter[26]_i_6_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.053     6.327 f  ledClk/counter[26]_i_2/O
                         net (fo=15, routed)          0.921     7.248    ledClk/counter[26]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.053     7.301 r  ledClk/counter[26]_i_1/O
                         net (fo=14, routed)          0.706     8.007    ledClk/div_clk0
    SLICE_X2Y54          FDRE                                         r  ledClk/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598    14.271    ledClk/clk_in
    SLICE_X2Y54          FDRE                                         r  ledClk/counter_reg[5]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X2Y54          FDRE (Setup_fdre_C_R)       -0.344    14.184    ledClk/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 ledClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ledClk/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.428ns (12.509%)  route 2.993ns (87.491%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.708     4.586    ledClk/clk_in
    SLICE_X3Y53          FDRE                                         r  ledClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ledClk/counter_reg[0]/Q
                         net (fo=3, routed)           0.841     5.695    ledClk/counter_reg_n_0_[0]
    SLICE_X3Y57          LUT6 (Prop_lut6_I5_O)        0.053     5.748 f  ledClk/counter[26]_i_6/O
                         net (fo=1, routed)           0.525     6.274    ledClk/counter[26]_i_6_n_0
    SLICE_X4Y55          LUT4 (Prop_lut4_I1_O)        0.053     6.327 f  ledClk/counter[26]_i_2/O
                         net (fo=15, routed)          0.921     7.248    ledClk/counter[26]_i_2_n_0
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.053     7.301 r  ledClk/counter[26]_i_1/O
                         net (fo=14, routed)          0.706     8.007    ledClk/div_clk0
    SLICE_X2Y54          FDRE                                         r  ledClk/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598    14.271    ledClk/clk_in
    SLICE_X2Y54          FDRE                                         r  ledClk/counter_reg[6]/C
                         clock pessimism              0.292    14.564    
                         clock uncertainty           -0.035    14.528    
    SLICE_X2Y54          FDRE (Setup_fdre_C_R)       -0.344    14.184    ledClk/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.184    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  6.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.253ns (70.499%)  route 0.106ns (29.501%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1__0_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.002 r  rstLEDclk/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.002    rstLEDclk/counter_reg[24]_i_1__0_n_7
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[21]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.264ns (71.376%)  route 0.106ns (28.624%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1__0_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.013 r  rstLEDclk/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.013    rstLEDclk/counter_reg[24]_i_1__0_n_5
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[23]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.272ns (71.982%)  route 0.106ns (28.018%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1__0_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.021 r  rstLEDclk/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.021    rstLEDclk/counter_reg[24]_i_1__0_n_6
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[22]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.277ns (72.348%)  route 0.106ns (27.652%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1__0_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.026 r  rstLEDclk/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.026    rstLEDclk/counter_reg[24]_i_1__0_n_4
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y150        FDRE                                         r  rstLEDclk/counter_reg[24]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y150        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.278ns (72.420%)  route 0.106ns (27.580%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1__0_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1__0_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.027 r  rstLEDclk/counter_reg[26]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.027    rstLEDclk/counter_reg[26]_i_2_n_7
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[25]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.792%)  route 0.093ns (42.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    AD9783_inst1/clk_in
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.100     1.886 f  AD9783_inst1/FSM_onehot_state_f_reg[12]/Q
                         net (fo=4, routed)           0.093     1.980    AD9783_inst1/FSM_onehot_state_f_reg_n_0_[12]
    SLICE_X12Y46         LUT6 (Prop_lut6_I1_O)        0.028     2.008 r  AD9783_inst1/FSM_onehot_state_f[14]_i_1__0/O
                         net (fo=1, routed)           0.000     2.008    AD9783_inst1/FSM_onehot_state_f[14]_i_1__0_n_0
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    AD9783_inst1/clk_in
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.376     1.797    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.087     1.884    AD9783_inst1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.130ns (55.780%)  route 0.103ns (44.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.684     1.785    ADC1/clk_in
    SLICE_X15Y41         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.100     1.885 f  ADC1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           0.103     1.988    ADC1/LTC2195_SPI_inst/out[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I2_O)        0.030     2.018 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1/O
                         net (fo=1, routed)           0.000     2.018    ADC1/LTC2195_SPI_inst_n_5
    SLICE_X14Y41         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.924     2.173    ADC1/clk_in
    SLICE_X14Y41         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.376     1.796    
    SLICE_X14Y41         FDCE (Hold_fdce_C_D)         0.096     1.892    ADC1/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.397%)  route 0.103ns (44.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.684     1.785    ADC1/clk_in
    SLICE_X15Y41         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDCE (Prop_fdce_C_Q)         0.100     1.885 r  ADC1/FSM_onehot_state_f_reg[3]/Q
                         net (fo=7, routed)           0.103     1.988    ADC1/LTC2195_SPI_inst/out[2]
    SLICE_X14Y41         LUT4 (Prop_lut4_I2_O)        0.028     2.016 r  ADC1/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1/O
                         net (fo=1, routed)           0.000     2.016    ADC1/LTC2195_SPI_inst_n_6
    SLICE_X14Y41         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.924     2.173    ADC1/clk_in
    SLICE_X14Y41         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.376     1.796    
    SLICE_X14Y41         FDCE (Hold_fdce_C_D)         0.087     1.883    ADC1/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rstLEDclk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.297ns (73.721%)  route 0.106ns (26.279%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.542     1.643    rstLEDclk/clk_in
    SLICE_X55Y149        FDRE                                         r  rstLEDclk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y149        FDRE (Prop_fdre_C_Q)         0.100     1.743 r  rstLEDclk/counter_reg[20]/Q
                         net (fo=2, routed)           0.105     1.848    rstLEDclk/counter_reg_n_0_[20]
    SLICE_X55Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     1.960 r  rstLEDclk/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.961    rstLEDclk/counter_reg[20]_i_1__0_n_0
    SLICE_X55Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.986 r  rstLEDclk/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.986    rstLEDclk/counter_reg[24]_i_1__0_n_0
    SLICE_X55Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.046 r  rstLEDclk/counter_reg[26]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.046    rstLEDclk/counter_reg[26]_i_2_n_6
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.732     1.981    rstLEDclk/clk_in
    SLICE_X55Y151        FDRE                                         r  rstLEDclk/counter_reg[26]/C
                         clock pessimism             -0.147     1.833    
    SLICE_X55Y151        FDRE (Hold_fdre_C_D)         0.071     1.904    rstLEDclk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 AD9783_inst1/counter_f_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/counter_f_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.305%)  route 0.112ns (46.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
    SLICE_X17Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDPE (Prop_fdpe_C_Q)         0.100     1.887 r  AD9783_inst1/counter_f_reg[2]/Q
                         net (fo=6, routed)           0.112     1.999    AD9783_inst1/counter_f_reg__0[2]
    SLICE_X16Y48         LUT4 (Prop_lut4_I3_O)        0.028     2.027 r  AD9783_inst1/counter_f[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.027    AD9783_inst1/counter0[3]
    SLICE_X16Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    AD9783_inst1/clk_in
    SLICE_X16Y48         FDPE                                         r  AD9783_inst1/counter_f_reg[3]/C
                         clock pessimism             -0.376     1.798    
    SLICE_X16Y48         FDPE (Hold_fdpe_C_D)         0.087     1.885    AD9783_inst1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X6Y44      AD9783_inst0/counter_f_reg[1]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X5Y44      AD9783_inst0/counter_f_reg[4]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X16Y47     AD9783_inst1/counter_f_reg[1]/C
Min Period        n/a     FDPE/C             n/a            0.750         10.000      9.250      SLICE_X17Y48     AD9783_inst1/counter_f_reg[4]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X8Y44      ADC2/FSM_onehot_state_f_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X6Y44      AD9783_inst0/counter_f_reg[1]/C
Low Pulse Width   Fast    FDPE/C             n/a            0.400         5.000       4.600      SLICE_X5Y44      AD9783_inst0/counter_f_reg[4]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X6Y44      AD9783_inst0/counter_f_reg[0]/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         5.000       4.650      SLICE_X6Y44      AD9783_inst0/counter_f_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        7.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.322ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.608ns (24.214%)  route 1.903ns (75.786%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/Q
                         net (fo=3, routed)           1.221     7.318    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[8]
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.156     7.474 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__2/O
                         net (fo=1, routed)           0.327     7.801    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.053     7.854 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2/O
                         net (fo=2, routed)           0.354     8.209    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I0_O)        0.053     8.262 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     8.262    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.129    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.374    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X11Y45         FDCE (Setup_fdce_C_D)        0.116    15.584    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                          -8.262    
  -------------------------------------------------------------------
                         slack                                  7.322    

Slack (MET) :             7.326ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.608ns (24.253%)  route 1.899ns (75.747%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/Q
                         net (fo=3, routed)           1.221     7.318    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[8]
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.156     7.474 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__2/O
                         net (fo=1, routed)           0.327     7.801    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_4__2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I0_O)        0.053     7.854 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2/O
                         net (fo=2, routed)           0.350     8.205    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_3__2_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I5_O)        0.053     8.258 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2/O
                         net (fo=1, routed)           0.000     8.258    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.129    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.374    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X11Y45         FDCE (Setup_fdce_C_D)        0.116    15.584    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  7.326    

Slack (MET) :             7.409ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 1.192ns (47.882%)  route 1.297ns (52.118%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/Q
                         net (fo=3, routed)           0.630     6.727    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[1]
    SLICE_X9Y48          LUT1 (Prop_lut1_I0_O)        0.158     6.885 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.885    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.198 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.411 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[1]
                         net (fo=1, routed)           0.668     8.078    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_6
    SLICE_X9Y46          LUT2 (Prop_lut2_I1_O)        0.162     8.240 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[6]_i_1__6/O
                         net (fo=1, routed)           0.000     8.240    AD9783_inst1/AD_9783_SPI_inst/counter_f[6]_i_1__6_n_0
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.412    15.541    
                         clock uncertainty           -0.035    15.505    
    SLICE_X9Y46          FDCE (Setup_fdce_C_D)        0.144    15.649    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.649    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  7.409    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.111ns (45.989%)  route 1.305ns (54.011%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/Q
                         net (fo=3, routed)           0.630     6.727    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[1]
    SLICE_X9Y48          LUT1 (Prop_lut1_I0_O)        0.158     6.885 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.885    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.198 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.337 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[0]
                         net (fo=1, routed)           0.675     8.012    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_7
    SLICE_X8Y46          LUT2 (Prop_lut2_I1_O)        0.155     8.167 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[5]_i_1__6/O
                         net (fo=1, routed)           0.000     8.167    AD9783_inst1/AD_9783_SPI_inst/counter_f[5]_i_1__6_n_0
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.412    15.541    
                         clock uncertainty           -0.035    15.505    
    SLICE_X8Y46          FDCE (Setup_fdce_C_D)        0.152    15.657    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.657    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 1.151ns (44.946%)  route 1.410ns (55.054%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/Q
                         net (fo=3, routed)           0.630     6.727    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[1]
    SLICE_X9Y48          LUT1 (Prop_lut1_I0_O)        0.158     6.885 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.885    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.198 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     7.377 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[3]
                         net (fo=1, routed)           0.780     8.157    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_4
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.155     8.312 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[8]_i_1__2/O
                         net (fo=1, routed)           0.000     8.312    AD9783_inst1/AD_9783_SPI_inst/counter_f[8]_i_1__2_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism              0.481    15.751    
                         clock uncertainty           -0.035    15.715    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.144    15.859    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.601ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.967ns (39.013%)  route 1.512ns (60.987%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/Q
                         net (fo=3, routed)           0.884     6.981    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[8]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.333     7.314 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.315    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     7.451 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[2]
                         net (fo=1, routed)           0.627     8.077    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_5
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.229 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__2/O
                         net (fo=1, routed)           0.000     8.229    AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_2__2_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.481    15.751    
                         clock uncertainty           -0.035    15.715    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.115    15.830    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.830    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  7.601    

Slack (MET) :             7.649ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.986ns (40.080%)  route 1.474ns (59.920%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/Q
                         net (fo=3, routed)           0.884     6.981    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[8]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.333     7.314 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.315    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     7.454 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[0]
                         net (fo=1, routed)           0.589     8.043    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_7
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.168     8.211 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[9]_i_1__2/O
                         net (fo=1, routed)           0.000     8.211    AD9783_inst1/AD_9783_SPI_inst/counter_f[9]_i_1__2_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.481    15.751    
                         clock uncertainty           -0.035    15.715    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.144    15.859    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         15.859    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  7.649    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.044ns (43.777%)  route 1.341ns (56.223%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/Q
                         net (fo=3, routed)           0.884     6.981    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[8]
    SLICE_X9Y49          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.333     7.314 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.315    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.528 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1/O[1]
                         net (fo=1, routed)           0.456     7.984    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__1_n_6
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.136 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__2/O
                         net (fo=1, routed)           0.000     8.136    AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__2_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.481    15.751    
                         clock uncertainty           -0.035    15.715    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.116    15.831    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             7.717ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.105ns (46.750%)  route 1.259ns (53.250%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/Q
                         net (fo=3, routed)           0.630     6.727    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[1]
    SLICE_X9Y48          LUT1 (Prop_lut1_I0_O)        0.158     6.885 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.885    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.198 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.198    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_0
    SLICE_X9Y49          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     7.334 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0/O[2]
                         net (fo=1, routed)           0.629     7.962    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry__0_n_5
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.152     8.114 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[7]_i_1__6/O
                         net (fo=1, routed)           0.000     8.114    AD9783_inst1/AD_9783_SPI_inst/counter_f[7]_i_1__6_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.481    15.751    
                         clock uncertainty           -0.035    15.715    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.116    15.831    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -8.114    
  -------------------------------------------------------------------
                         slack                                  7.717    

Slack (MET) :             7.756ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.003ns (43.154%)  route 1.321ns (56.846%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.751ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.744     5.751    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDCE (Prop_fdce_C_Q)         0.346     6.097 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/Q
                         net (fo=3, routed)           0.630     6.727    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[1]
    SLICE_X9Y48          LUT1 (Prop_lut1_I0_O)        0.158     6.885 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2/O
                         net (fo=1, routed)           0.000     6.885    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_i_4__2_n_0
    SLICE_X9Y48          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.357     7.242 r  AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry/O[3]
                         net (fo=1, routed)           0.691     7.933    AD9783_inst1/AD_9783_SPI_inst/counter_f0_carry_n_4
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.142     8.075 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[4]_i_1__6/O
                         net (fo=1, routed)           0.000     8.075    AD9783_inst1/AD_9783_SPI_inst/counter_f[4]_i_1__6_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.481    15.751    
                         clock uncertainty           -0.035    15.715    
    SLICE_X13Y47         FDCE (Setup_fdce_C_D)        0.116    15.831    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.831    
                         arrival time                          -8.075    
  -------------------------------------------------------------------
                         slack                                  7.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.193ns (48.627%)  route 0.204ns (51.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.190     2.085    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y47         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDPE (Prop_fdpe_C_Q)         0.127     2.212 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=6, routed)           0.204     2.416    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I2_O)        0.066     2.482 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2/O
                         net (fo=1, routed)           0.000     2.482    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.312     2.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.413     2.208    
    SLICE_X11Y45         FDCE (Hold_fdce_C_D)         0.106     2.314    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.193ns (48.505%)  route 0.205ns (51.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.085ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.190     2.085    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y47         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDPE (Prop_fdpe_C_Q)         0.127     2.212 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=6, routed)           0.205     2.417    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.066     2.483 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.483    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.312     2.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.413     2.208    
    SLICE_X11Y45         FDCE (Hold_fdce_C_D)         0.106     2.314    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.182ns (54.772%)  route 0.150ns (45.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.246     2.141    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.154     2.295 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.150     2.445    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X10Y46         LUT6 (Prop_lut6_I5_O)        0.028     2.473 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     2.473    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.283     2.591    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.450     2.141    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.132     2.273    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.182ns (55.915%)  route 0.143ns (44.085%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.108ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.213     2.108    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDCE (Prop_fdce_C_Q)         0.154     2.262 f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/Q
                         net (fo=3, routed)           0.089     2.351    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg_n_0_[0]
    SLICE_X9Y47          LUT2 (Prop_lut2_I1_O)        0.028     2.379 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__6/O
                         net (fo=1, routed)           0.055     2.433    AD9783_inst1/AD_9783_SPI_inst/counter_f[0]_i_1__6_n_0
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.247     2.555    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.447     2.108    
    SLICE_X8Y47          FDCE (Hold_fdce_C_D)         0.082     2.190    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.168ns (30.323%)  route 0.386ns (69.677%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.263     2.159    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.136     2.295 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.386     2.681    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.032     2.713 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.713    AD9783_inst1/AD_9783_SPI_inst/counter_f[9]_i_1__2_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.413     2.303    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.120     2.423    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.169ns (30.339%)  route 0.388ns (69.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.263     2.159    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.136     2.295 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.388     2.683    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.033     2.716 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[8]_i_1__2/O
                         net (fo=1, routed)           0.000     2.716    AD9783_inst1/AD_9783_SPI_inst/counter_f[8]_i_1__2_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.413     2.303    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.120     2.423    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.164ns (29.816%)  route 0.386ns (70.184%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.263     2.159    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.136     2.295 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.386     2.681    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X13Y47         LUT2 (Prop_lut2_I1_O)        0.028     2.709 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[4]_i_1__6/O
                         net (fo=1, routed)           0.000     2.709    AD9783_inst1/AD_9783_SPI_inst/counter_f[4]_i_1__6_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.413     2.303    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.106     2.409    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.164ns (29.708%)  route 0.388ns (70.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.263     2.159    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.136     2.295 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.388     2.683    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.028     2.711 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[7]_i_1__6/O
                         net (fo=1, routed)           0.000     2.711    AD9783_inst1/AD_9783_SPI_inst/counter_f[7]_i_1__6_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.413     2.303    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.106     2.409    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.166ns (27.169%)  route 0.445ns (72.831%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.263     2.159    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.136     2.295 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.445     2.740    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.030     2.770 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[1]_i_1__6/O
                         net (fo=1, routed)           0.000     2.770    AD9783_inst1/AD_9783_SPI_inst/counter_f[1]_i_1__6_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.413     2.303    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.120     2.423    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.423    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.930%)  route 0.445ns (73.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.159ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.263     2.159    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.136     2.295 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/Q
                         net (fo=19, routed)          0.445     2.740    AD9783_inst1/AD_9783_SPI_inst/state[2]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.028     2.768 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.768    AD9783_inst1/AD_9783_SPI_inst/counter_f[10]_i_1__2_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.413     2.303    
    SLICE_X13Y47         FDCE (Hold_fdce_C_D)         0.105     2.408    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.408    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.360    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X9Y46   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.750         10.000      9.250      SLICE_X11Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            0.750         10.000      9.250      SLICE_X11Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X8Y47   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X11Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X9Y46   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X11Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X11Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.400         5.000       4.600      SLICE_X11Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.400         5.000       4.600      SLICE_X9Y46   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y47   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X10Y46  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y47   AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X11Y46  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X8Y47   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X13Y47  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X9Y46   AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AD9783_inst1/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X10Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y46  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X11Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y45  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y45  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X10Y46  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y45  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X11Y45  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X11Y47  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.208ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.605ns  (logic 0.466ns (17.890%)  route 2.139ns (82.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.008     8.349    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.724    15.386    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.366    15.752    
                         clock uncertainty           -0.035    15.717    
    SLICE_X3Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.557    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.557    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                  7.208    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.466ns (17.760%)  route 2.158ns (82.240%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.027     8.368    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.392    15.775    
                         clock uncertainty           -0.035    15.740    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.580    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                          -8.368    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.466ns (17.934%)  route 2.132ns (82.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.002     8.342    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.737    15.399    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.392    15.791    
                         clock uncertainty           -0.035    15.756    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.596    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.254ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.466ns (17.934%)  route 2.132ns (82.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.002     8.342    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.737    15.399    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.392    15.791    
                         clock uncertainty           -0.035    15.756    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.596    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  7.254    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.466ns (18.692%)  route 2.027ns (81.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896     8.237    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.392    15.775    
                         clock uncertainty           -0.035    15.740    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.580    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.466ns (18.692%)  route 2.027ns (81.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896     8.237    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.392    15.775    
                         clock uncertainty           -0.035    15.740    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.580    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.466ns (18.692%)  route 2.027ns (81.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896     8.237    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.392    15.775    
                         clock uncertainty           -0.035    15.740    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.580    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.466ns (18.692%)  route 2.027ns (81.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896     8.237    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.392    15.775    
                         clock uncertainty           -0.035    15.740    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.580    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.466ns (18.692%)  route 2.027ns (81.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896     8.237    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.392    15.775    
                         clock uncertainty           -0.035    15.740    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.580    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.493ns  (logic 0.466ns (18.692%)  route 2.027ns (81.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.131     7.288    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053     7.341 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896     8.237    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism              0.392    15.775    
                         clock uncertainty           -0.035    15.740    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.580    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         15.580    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  7.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.467%)  route 0.127ns (40.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.127     2.536    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.030     2.566 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_2/O
                         net (fo=2, routed)           0.000     2.566    ADC2/LTC2195_SPI_inst/spi_scs_out_i_2_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.450     2.264    
    SLICE_X7Y41          FDRE (Hold_fdre_C_D)         0.115     2.379    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.184ns (43.131%)  route 0.243ns (56.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.243     2.651    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X5Y41          LUT3 (Prop_lut3_I1_O)        0.028     2.679 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_2__0/O
                         net (fo=1, routed)           0.000     2.679    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_2__0_n_0
    SLICE_X5Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.445     2.763    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.409     2.354    
    SLICE_X5Y41          FDRE (Hold_fdre_C_D)         0.107     2.461    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -2.461    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.208ns (42.972%)  route 0.276ns (57.028%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.364     2.273    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.145     2.418 r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/Q
                         net (fo=1, routed)           0.276     2.694    ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3_n_0
    SLICE_X2Y40          LUT2 (Prop_lut2_I0_O)        0.063     2.757 r  ADC2/LTC2195_SPI_inst/data_out_reg_gate/O
                         net (fo=1, routed)           0.000     2.757    ADC2/LTC2195_SPI_inst/data_out_reg_gate_n_0
    SLICE_X2Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.437     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.409     2.346    
    SLICE_X2Y40          FDCE (Hold_fdce_C_D)         0.143     2.489    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           2.757    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.166ns (36.916%)  route 0.284ns (63.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.282     2.191    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.138     2.329 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=9, routed)           0.173     2.502    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I0_O)        0.028     2.530 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.111     2.641    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X7Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.374     2.693    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.409     2.283    
    SLICE_X7Y43          FDPE (Hold_fdpe_C_D)         0.087     2.370    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.430ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.364     2.273    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y40          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.430     2.703 r  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/Q
                         net (fo=1, routed)           0.000     2.703    ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1_n_0
    SLICE_X6Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
                         clock pessimism             -0.462     2.273    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.143     2.416    ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/D
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.433ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.364     2.273    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y40          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.433     2.706 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/Q
                         net (fo=1, routed)           0.000     2.706    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_n_0
    SLICE_X6Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y40          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
                         clock pessimism             -0.462     2.273    
    SLICE_X6Y40          FDRE (Hold_fdre_C_D)         0.143     2.416    ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -2.416    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.184ns (42.990%)  route 0.244ns (57.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.244     2.653    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X6Y41          LUT6 (Prop_lut6_I1_O)        0.028     2.681 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.681    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.461     2.253    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.134     2.387    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.166ns (30.600%)  route 0.376ns (69.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.282     2.191    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDCE (Prop_fdce_C_Q)         0.138     2.329 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=9, routed)           0.376     2.706    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I5_O)        0.028     2.734 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.734    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.424     2.290    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.134     2.424    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.184ns (41.230%)  route 0.262ns (58.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.262     2.671    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.028     2.699 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     2.699    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.461     2.253    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.134     2.387    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.387    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.138ns (45.525%)  route 0.165ns (54.475%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.323ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.414     2.323    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.138     2.461 r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/Q
                         net (fo=2, routed)           0.165     2.626    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[6]
    SLICE_X7Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.331     2.650    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.424     2.226    
    SLICE_X7Y42          FDPE (Hold_fdpe_C_D)         0.087     2.313    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.313    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y38  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y39  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y39  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y39  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X5Y39  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y40  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y40  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
Low Pulse Width   Slow    FDRE/C      n/a            0.400         5.000       4.600      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y40  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X6Y40  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X7Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
High Pulse Width  Slow    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X7Y38  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[7]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[7]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y40  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X8Y40  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[8]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[8]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y40  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y37  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y40  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y37  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[9]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[9]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y40  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y40  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X4Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X5Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y38  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y39  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y41  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y43  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y41  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y41  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X7Y37  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y40  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X7Y42  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y40  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        2.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.279ns  (logic 0.269ns (11.801%)  route 2.010ns (88.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.871ns = ( 12.871 - 5.000 ) 
    Source Clock Delay      (SCD):    8.354ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.495     8.354    AD9783_inst0/clkD
    SLICE_X0Y123         FDRE                                         r  AD9783_inst0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.269     8.623 r  AD9783_inst0/data_in_reg[8]/Q
                         net (fo=1, routed)           2.010    10.633    AD9783_inst0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  AD9783_inst0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.456    12.871    AD9783_inst0/clkD
    OLOGIC_X0Y182        ODDR                                         r  AD9783_inst0/pins[8].ODDR_inst/C
                         clock pessimism              0.443    13.315    
                         clock uncertainty           -0.072    13.243    
    OLOGIC_X0Y182        ODDR (Setup_oddr_C_D1)      -0.576    12.667    AD9783_inst0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.667    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.246ns  (logic 0.269ns (11.978%)  route 1.977ns (88.022%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.865ns = ( 12.865 - 5.000 ) 
    Source Clock Delay      (SCD):    8.354ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.495     8.354    AD9783_inst0/clkD
    SLICE_X0Y123         FDRE                                         r  AD9783_inst0/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.269     8.623 r  AD9783_inst0/data_in_reg[13]/Q
                         net (fo=1, routed)           1.977    10.599    AD9783_inst0/data_in[13]
    OLOGIC_X0Y176        ODDR                                         r  AD9783_inst0/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.450    12.865    AD9783_inst0/clkD
    OLOGIC_X0Y176        ODDR                                         r  AD9783_inst0/pins[13].ODDR_inst/C
                         clock pessimism              0.443    13.309    
                         clock uncertainty           -0.072    13.237    
    OLOGIC_X0Y176        ODDR (Setup_oddr_C_D1)      -0.576    12.661    AD9783_inst0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -10.599    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.155ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.269ns (12.503%)  route 1.883ns (87.497%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 12.867 - 5.000 ) 
    Source Clock Delay      (SCD):    8.357ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.498     8.357    AD9783_inst0/clkD
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.269     8.626 r  AD9783_inst0/data_in_reg[10]/Q
                         net (fo=1, routed)           1.883    10.508    AD9783_inst0/data_in[10]
    OLOGIC_X0Y178        ODDR                                         r  AD9783_inst0/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.452    12.867    AD9783_inst0/clkD
    OLOGIC_X0Y178        ODDR                                         r  AD9783_inst0/pins[10].ODDR_inst/C
                         clock pessimism              0.443    13.311    
                         clock uncertainty           -0.072    13.239    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D1)      -0.576    12.663    AD9783_inst0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                  2.155    

Slack (MET) :             2.164ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.269ns (12.521%)  route 1.879ns (87.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.868ns = ( 12.868 - 5.000 ) 
    Source Clock Delay      (SCD):    8.352ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.493     8.352    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.269     8.621 r  AD9783_inst0/data_in_reg[11]/Q
                         net (fo=1, routed)           1.879    10.500    AD9783_inst0/data_in[11]
    OLOGIC_X0Y180        ODDR                                         r  AD9783_inst0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.453    12.868    AD9783_inst0/clkD
    OLOGIC_X0Y180        ODDR                                         r  AD9783_inst0/pins[11].ODDR_inst/C
                         clock pessimism              0.443    13.312    
                         clock uncertainty           -0.072    13.240    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D1)      -0.576    12.664    AD9783_inst0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  2.164    

Slack (MET) :             2.181ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.269ns (12.609%)  route 1.864ns (87.391%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.873ns = ( 12.873 - 5.000 ) 
    Source Clock Delay      (SCD):    8.355ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.496     8.355    AD9783_inst0/clkD
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.269     8.624 r  AD9783_inst0/data_in_reg[9]/Q
                         net (fo=1, routed)           1.864    10.488    AD9783_inst0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  AD9783_inst0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.458    12.873    AD9783_inst0/clkD
    OLOGIC_X0Y184        ODDR                                         r  AD9783_inst0/pins[9].ODDR_inst/C
                         clock pessimism              0.443    13.317    
                         clock uncertainty           -0.072    13.245    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D1)      -0.576    12.669    AD9783_inst0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.669    
                         arrival time                         -10.488    
  -------------------------------------------------------------------
                         slack                                  2.181    

Slack (MET) :             2.192ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[7].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.110ns  (logic 0.269ns (12.749%)  route 1.841ns (87.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.868ns = ( 12.868 - 5.000 ) 
    Source Clock Delay      (SCD):    8.362ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.503     8.362    AD9783_inst0/clkD
    SLICE_X0Y117         FDRE                                         r  AD9783_inst0/data_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y117         FDRE (Prop_fdre_C_Q)         0.269     8.631 r  AD9783_inst0/data_in_reg[7]/Q
                         net (fo=1, routed)           1.841    10.472    AD9783_inst0/data_in[7]
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.453    12.868    AD9783_inst0/clkD
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/C
                         clock pessimism              0.443    13.312    
                         clock uncertainty           -0.072    13.240    
    OLOGIC_X0Y170        ODDR (Setup_oddr_C_D1)      -0.576    12.664    AD9783_inst0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  2.192    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.269ns (12.908%)  route 1.815ns (87.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.867ns = ( 12.867 - 5.000 ) 
    Source Clock Delay      (SCD):    8.359ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.500     8.359    AD9783_inst0/clkD
    SLICE_X0Y119         FDRE                                         r  AD9783_inst0/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y119         FDRE (Prop_fdre_C_Q)         0.269     8.628 r  AD9783_inst0/data_in_reg[4]/Q
                         net (fo=1, routed)           1.815    10.443    AD9783_inst0/data_in[4]
    OLOGIC_X0Y172        ODDR                                         r  AD9783_inst0/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.452    12.867    AD9783_inst0/clkD
    OLOGIC_X0Y172        ODDR                                         r  AD9783_inst0/pins[4].ODDR_inst/C
                         clock pessimism              0.443    13.311    
                         clock uncertainty           -0.072    13.239    
    OLOGIC_X0Y172        ODDR (Setup_oddr_C_D1)      -0.576    12.663    AD9783_inst0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -10.443    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.058ns  (logic 0.269ns (13.071%)  route 1.789ns (86.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.876ns = ( 12.876 - 5.000 ) 
    Source Clock Delay      (SCD):    8.370ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.511     8.370    AD9783_inst0/clkD
    SLICE_X0Y107         FDRE                                         r  AD9783_inst0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.269     8.639 r  AD9783_inst0/data_in_reg[2]/Q
                         net (fo=1, routed)           1.789    10.427    AD9783_inst0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.461    12.876    AD9783_inst0/clkD
    OLOGIC_X0Y158        ODDR                                         r  AD9783_inst0/pins[2].ODDR_inst/C
                         clock pessimism              0.443    13.320    
                         clock uncertainty           -0.072    13.248    
    OLOGIC_X0Y158        ODDR (Setup_oddr_C_D1)      -0.576    12.672    AD9783_inst0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.269ns (13.184%)  route 1.771ns (86.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 12.875 - 5.000 ) 
    Source Clock Delay      (SCD):    8.367ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.508     8.367    AD9783_inst0/clkD
    SLICE_X0Y112         FDRE                                         r  AD9783_inst0/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.269     8.636 r  AD9783_inst0/data_in_reg[3]/Q
                         net (fo=1, routed)           1.771    10.407    AD9783_inst0/data_in[3]
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.460    12.875    AD9783_inst0/clkD
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/C
                         clock pessimism              0.443    13.319    
                         clock uncertainty           -0.072    13.247    
    OLOGIC_X0Y162        ODDR (Setup_oddr_C_D1)      -0.576    12.671    AD9783_inst0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 AD9783_inst0/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.989ns  (logic 0.269ns (13.527%)  route 1.720ns (86.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.875ns = ( 12.875 - 5.000 ) 
    Source Clock Delay      (SCD):    8.360ns
    Clock Pessimism Removal (CPR):    0.443ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.501     8.360    AD9783_inst0/clkD
    SLICE_X0Y131         FDRE                                         r  AD9783_inst0/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y131         FDRE (Prop_fdre_C_Q)         0.269     8.629 r  AD9783_inst0/data_in_reg[15]/Q
                         net (fo=1, routed)           1.720    10.348    AD9783_inst0/data_in[15]
    OLOGIC_X0Y190        ODDR                                         r  AD9783_inst0/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.460    12.875    AD9783_inst0/clkD
    OLOGIC_X0Y190        ODDR                                         r  AD9783_inst0/pins[15].ODDR_inst/C
                         clock pessimism              0.443    13.319    
                         clock uncertainty           -0.072    13.247    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D1)      -0.576    12.671    AD9783_inst0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.671    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  2.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.100ns (19.975%)  route 0.401ns (80.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.842ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.612     3.183    AD9783_inst0/clkD
    SLICE_X0Y141         FDRE                                         r  AD9783_inst0/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.100     3.283 r  AD9783_inst0/data_in_reg[25]/Q
                         net (fo=1, routed)           0.401     3.684    AD9783_inst0/data_in[25]
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.824     3.842    AD9783_inst0/clkD
    OLOGIC_X0Y170        ODDR                                         r  AD9783_inst0/pins[7].ODDR_inst/C
                         clock pessimism             -0.446     3.395    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     3.308    AD9783_inst0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.684    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.100ns (20.061%)  route 0.398ns (79.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.840ns
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.613     3.184    AD9783_inst0/clkD
    SLICE_X0Y145         FDRE                                         r  AD9783_inst0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.100     3.284 r  AD9783_inst0/data_in_reg[23]/Q
                         net (fo=1, routed)           0.398     3.683    AD9783_inst0/data_in[23]
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.822     3.840    AD9783_inst0/clkD
    OLOGIC_X0Y174        ODDR                                         r  AD9783_inst0/pins[5].ODDR_inst/C
                         clock pessimism             -0.446     3.393    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     3.306    AD9783_inst0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.306    
                         arrival time                           3.683    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.100ns (19.356%)  route 0.417ns (80.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.849ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.609     3.180    AD9783_inst0/clkD
    SLICE_X0Y135         FDRE                                         r  AD9783_inst0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.100     3.280 r  AD9783_inst0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.417     3.697    AD9783_inst0/data_in[19]
    OLOGIC_X0Y160        ODDR                                         r  AD9783_inst0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.831     3.849    AD9783_inst0/clkD
    OLOGIC_X0Y160        ODDR                                         r  AD9783_inst0/pins[1].ODDR_inst/C
                         clock pessimism             -0.446     3.402    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D2)       -0.087     3.315    AD9783_inst0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.697    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.100ns (17.289%)  route 0.478ns (82.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.841ns
    Source Clock Delay      (SCD):    3.182ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.611     3.182    AD9783_inst0/clkD
    SLICE_X0Y138         FDRE                                         r  AD9783_inst0/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.100     3.282 r  AD9783_inst0/data_in_reg[22]/Q
                         net (fo=1, routed)           0.478     3.761    AD9783_inst0/data_in[22]
    OLOGIC_X0Y172        ODDR                                         r  AD9783_inst0/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.823     3.841    AD9783_inst0/clkD
    OLOGIC_X0Y172        ODDR                                         r  AD9783_inst0/pins[4].ODDR_inst/C
                         clock pessimism             -0.446     3.394    
    OLOGIC_X0Y172        ODDR (Hold_oddr_C_D2)       -0.087     3.307    AD9783_inst0/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.761    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.100ns (16.681%)  route 0.500ns (83.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.849ns
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.609     3.180    AD9783_inst0/clkD
    SLICE_X0Y136         FDRE                                         r  AD9783_inst0/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y136         FDRE (Prop_fdre_C_Q)         0.100     3.280 r  AD9783_inst0/data_in_reg[21]/Q
                         net (fo=1, routed)           0.500     3.780    AD9783_inst0/data_in[21]
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.831     3.849    AD9783_inst0/clkD
    OLOGIC_X0Y162        ODDR                                         r  AD9783_inst0/pins[3].ODDR_inst/C
                         clock pessimism             -0.446     3.402    
    OLOGIC_X0Y162        ODDR (Hold_oddr_C_D2)       -0.087     3.315    AD9783_inst0/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.315    
                         arrival time                           3.780    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.100ns (15.735%)  route 0.536ns (84.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.841ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.612     3.183    AD9783_inst0/clkD
    SLICE_X0Y142         FDRE                                         r  AD9783_inst0/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y142         FDRE (Prop_fdre_C_Q)         0.100     3.283 r  AD9783_inst0/data_in_reg[28]/Q
                         net (fo=1, routed)           0.536     3.819    AD9783_inst0/data_in[28]
    OLOGIC_X0Y178        ODDR                                         r  AD9783_inst0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.823     3.841    AD9783_inst0/clkD
    OLOGIC_X0Y178        ODDR                                         r  AD9783_inst0/pins[10].ODDR_inst/C
                         clock pessimism             -0.446     3.394    
    OLOGIC_X0Y178        ODDR (Hold_oddr_C_D2)       -0.087     3.307    AD9783_inst0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.307    
                         arrival time                           3.819    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.100ns (15.365%)  route 0.551ns (84.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.612     3.183    AD9783_inst0/clkD
    SLICE_X0Y107         FDRE                                         r  AD9783_inst0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.100     3.283 r  AD9783_inst0/data_in_reg[0]/Q
                         net (fo=1, routed)           0.551     3.834    AD9783_inst0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.832     3.850    AD9783_inst0/clkD
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/C
                         clock pessimism             -0.446     3.403    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.316    AD9783_inst0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.834    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.100ns (15.048%)  route 0.565ns (84.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    3.174ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.603     3.174    AD9783_inst0/clkD
    SLICE_X0Y128         FDRE                                         r  AD9783_inst0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.100     3.274 r  AD9783_inst0/data_in_reg[20]/Q
                         net (fo=2, routed)           0.565     3.839    AD9783_inst0/data_in[20]
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.832     3.850    AD9783_inst0/clkD
    OLOGIC_X0Y156        ODDR                                         r  AD9783_inst0/pins[0].ODDR_inst/C
                         clock pessimism             -0.446     3.403    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.316    AD9783_inst0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.316    
                         arrival time                           3.839    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.100ns (15.327%)  route 0.552ns (84.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.842ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.614     3.185    AD9783_inst0/clkD
    SLICE_X0Y149         FDRE                                         r  AD9783_inst0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y149         FDRE (Prop_fdre_C_Q)         0.100     3.285 r  AD9783_inst0/data_in_reg[29]/Q
                         net (fo=1, routed)           0.552     3.838    AD9783_inst0/data_in[29]
    OLOGIC_X0Y180        ODDR                                         r  AD9783_inst0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.824     3.842    AD9783_inst0/clkD
    OLOGIC_X0Y180        ODDR                                         r  AD9783_inst0/pins[11].ODDR_inst/C
                         clock pessimism             -0.446     3.395    
    OLOGIC_X0Y180        ODDR (Hold_oddr_C_D2)       -0.087     3.308    AD9783_inst0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.308    
                         arrival time                           3.838    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 AD9783_inst0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.100ns (14.466%)  route 0.591ns (85.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.846ns
    Source Clock Delay      (SCD):    3.173ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.646     1.747    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.797 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.748     2.545    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.571 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.602     3.173    AD9783_inst0/clkD
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y127         FDRE (Prop_fdre_C_Q)         0.100     3.273 r  AD9783_inst0/data_in_reg[12]/Q
                         net (fo=1, routed)           0.591     3.865    AD9783_inst0/data_in[12]
    OLOGIC_X0Y186        ODDR                                         r  AD9783_inst0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.828     3.846    AD9783_inst0/clkD
    OLOGIC_X0Y186        ODDR                                         r  AD9783_inst0/pins[12].ODDR_inst/C
                         clock pessimism             -0.446     3.399    
    OLOGIC_X0Y186        ODDR (Hold_oddr_C_D1)       -0.087     3.312    AD9783_inst0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.552    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    AD9783_inst0/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y160    AD9783_inst0/pins[1].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y158    AD9783_inst0/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y162    AD9783_inst0/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y172    AD9783_inst0/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y174    AD9783_inst0/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y168    AD9783_inst0/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y170    AD9783_inst0/pins[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y182    AD9783_inst0/pins[8].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y184    AD9783_inst0/pins[9].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y124     AD9783_inst0/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y131     AD9783_inst0/data_in_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y151     AD9783_inst0/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y119     AD9783_inst0/data_in_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y121     AD9783_inst0/data_in_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y127     AD9783_inst0/data_in_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y128     AD9783_inst0/data_in_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y128     AD9783_inst0/data_in_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y121     AD9783_inst0/data_in_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y127     AD9783_inst0/data_in_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y107     AD9783_inst0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y121     AD9783_inst0/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y124     AD9783_inst0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y127     AD9783_inst0/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y123     AD9783_inst0/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y123     AD9783_inst0/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y128     AD9783_inst0/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y135     AD9783_inst0/data_in_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y135     AD9783_inst0/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y128     AD9783_inst0/data_in_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        1.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.711ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.728ns  (logic 0.269ns (9.860%)  route 2.459ns (90.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.447ns = ( 12.447 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.513     7.794    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[24]/Q
                         net (fo=1, routed)           2.459    10.522    AD9783_inst1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.593    12.447    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.874    
                         clock uncertainty           -0.072    12.802    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D2)      -0.569    12.233    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.768ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.269ns (10.093%)  route 2.396ns (89.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.447ns = ( 12.447 - 5.000 ) 
    Source Clock Delay      (SCD):    7.793ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.269     8.062 r  AD9783_inst1/data_in_reg[6]/Q
                         net (fo=1, routed)           2.396    10.458    AD9783_inst1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.593    12.447    AD9783_inst1/clkD
    OLOGIC_X0Y210        ODDR                                         r  AD9783_inst1/pins[6].ODDR_inst/C
                         clock pessimism              0.426    12.874    
                         clock uncertainty           -0.072    12.802    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    12.226    AD9783_inst1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.226    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[4].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.613ns  (logic 0.269ns (10.294%)  route 2.344ns (89.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.449ns = ( 12.449 - 5.000 ) 
    Source Clock Delay      (SCD):    7.791ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.510     7.791    AD9783_inst1/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y139         FDRE (Prop_fdre_C_Q)         0.269     8.060 r  AD9783_inst1/data_in_reg[4]/Q
                         net (fo=1, routed)           2.344    10.404    AD9783_inst1/data_in[4]
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.595    12.449    AD9783_inst1/clkD
    OLOGIC_X0Y204        ODDR                                         r  AD9783_inst1/pins[4].ODDR_inst/C
                         clock pessimism              0.426    12.876    
                         clock uncertainty           -0.072    12.804    
    OLOGIC_X0Y204        ODDR (Setup_oddr_C_D1)      -0.576    12.228    AD9783_inst1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.922ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 0.269ns (10.680%)  route 2.250ns (89.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.450ns = ( 12.450 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[2]/Q
                         net (fo=1, routed)           2.250    10.307    AD9783_inst1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.596    12.450    AD9783_inst1/clkD
    OLOGIC_X0Y202        ODDR                                         r  AD9783_inst1/pins[2].ODDR_inst/C
                         clock pessimism              0.426    12.877    
                         clock uncertainty           -0.072    12.805    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    12.229    AD9783_inst1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  1.922    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.269ns (11.673%)  route 2.036ns (88.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y137         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[3]/Q
                         net (fo=1, routed)           2.036    10.093    AD9783_inst1/data_in[3]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.463    12.317    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D1)      -0.576    12.096    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -10.093    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.032ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.269ns (11.170%)  route 2.139ns (88.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.440ns = ( 12.440 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[13]/Q
                         net (fo=1, routed)           2.139    10.197    AD9783_inst1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.586    12.440    AD9783_inst1/clkD
    OLOGIC_X0Y220        ODDR                                         r  AD9783_inst1/pins[13].ODDR_inst/C
                         clock pessimism              0.436    12.877    
                         clock uncertainty           -0.072    12.805    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.576    12.229    AD9783_inst1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.229    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  2.032    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.320ns  (logic 0.269ns (11.597%)  route 2.051ns (88.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.443ns = ( 12.443 - 5.000 ) 
    Source Clock Delay      (SCD):    7.789ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y153         FDRE (Prop_fdre_C_Q)         0.269     8.058 r  AD9783_inst1/data_in_reg[26]/Q
                         net (fo=1, routed)           2.051    10.108    AD9783_inst1/data_in[26]
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.589    12.443    AD9783_inst1/clkD
    OLOGIC_X0Y218        ODDR                                         r  AD9783_inst1/pins[8].ODDR_inst/C
                         clock pessimism              0.436    12.880    
                         clock uncertainty           -0.072    12.808    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D2)      -0.569    12.239    AD9783_inst1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.239    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.269ns (11.682%)  route 2.034ns (88.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.445ns = ( 12.445 - 5.000 ) 
    Source Clock Delay      (SCD):    7.790ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.509     7.790    AD9783_inst1/clkD
    SLICE_X0Y150         FDRE                                         r  AD9783_inst1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.269     8.059 r  AD9783_inst1/data_in_reg[9]/Q
                         net (fo=1, routed)           2.034    10.092    AD9783_inst1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.591    12.445    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism              0.436    12.882    
                         clock uncertainty           -0.072    12.810    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.576    12.234    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                         -10.092    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.142ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.292ns  (logic 0.269ns (11.734%)  route 2.023ns (88.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 12.448 - 5.000 ) 
    Source Clock Delay      (SCD):    7.793ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.269     8.062 r  AD9783_inst1/data_in_reg[5]/Q
                         net (fo=1, routed)           2.023    10.085    AD9783_inst1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.594    12.448    AD9783_inst1/clkD
    OLOGIC_X0Y206        ODDR                                         r  AD9783_inst1/pins[5].ODDR_inst/C
                         clock pessimism              0.426    12.875    
                         clock uncertainty           -0.072    12.803    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.576    12.227    AD9783_inst1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                         -10.085    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 AD9783_inst1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 0.269ns (12.474%)  route 1.887ns (87.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.794ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.513     7.794    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.269     8.063 r  AD9783_inst1/data_in_reg[21]/Q
                         net (fo=1, routed)           1.887     9.950    AD9783_inst1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.463    12.317    AD9783_inst1/clkD
    OLOGIC_X0Y198        ODDR                                         r  AD9783_inst1/pins[3].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y198        ODDR (Setup_oddr_C_D2)      -0.569    12.103    AD9783_inst1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  2.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.458%)  route 0.182ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.716     3.043    AD9783_inst1/clkD
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.100     3.143 r  AD9783_inst1/data_in_reg[14]/Q
                         net (fo=1, routed)           0.182     3.325    AD9783_inst1/data_in[14]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.984     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D1)       -0.087     3.016    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.325    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.458%)  route 0.182ns (64.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.711     3.038    AD9783_inst1/clkD
    SLICE_X0Y17          FDRE                                         r  AD9783_inst1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDRE (Prop_fdre_C_Q)         0.100     3.138 r  AD9783_inst1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.182     3.320    AD9783_inst1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.979     3.731    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.098    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.011    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.100ns (27.516%)  route 0.263ns (72.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.736ns
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.713     3.040    AD9783_inst1/clkD
    SLICE_X0Y14          FDRE                                         r  AD9783_inst1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.100     3.140 r  AD9783_inst1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.263     3.404    AD9783_inst1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.984     3.736    AD9783_inst1/clkD
    OLOGIC_X0Y10         ODDR                                         r  AD9783_inst1/pins[14].ODDR_inst/C
                         clock pessimism             -0.632     3.103    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.016    AD9783_inst1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.016    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.100ns (24.521%)  route 0.308ns (75.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.731ns
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.706     3.033    AD9783_inst1/clkD
    SLICE_X0Y27          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.100     3.133 r  AD9783_inst1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.308     3.441    AD9783_inst1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.979     3.731    AD9783_inst1/clkD
    OLOGIC_X0Y18         ODDR                                         r  AD9783_inst1/pins[15].ODDR_inst/C
                         clock pessimism             -0.632     3.098    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.011    AD9783_inst1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.011    
                         arrival time                           3.441    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.100ns (12.829%)  route 0.680ns (87.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.598     2.925    AD9783_inst1/clkD
    SLICE_X0Y159         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y159         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  AD9783_inst1/data_in_reg[27]/Q
                         net (fo=1, routed)           0.680     3.705    AD9783_inst1/data_in[27]
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.928     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y216        ODDR                                         r  AD9783_inst1/pins[9].ODDR_inst/C
                         clock pessimism             -0.432     3.247    
    OLOGIC_X0Y216        ODDR (Hold_oddr_C_D2)       -0.087     3.160    AD9783_inst1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.705    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[12].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.100ns (12.366%)  route 0.709ns (87.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.680ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.922    AD9783_inst1/clkD
    SLICE_X0Y165         FDRE                                         r  AD9783_inst1/data_in_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y165         FDRE (Prop_fdre_C_Q)         0.100     3.022 r  AD9783_inst1/data_in_reg[30]/Q
                         net (fo=1, routed)           0.709     3.731    AD9783_inst1/data_in[30]
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.928     3.680    AD9783_inst1/clkD
    OLOGIC_X0Y236        ODDR                                         r  AD9783_inst1/pins[12].ODDR_inst/C
                         clock pessimism             -0.432     3.247    
    OLOGIC_X0Y236        ODDR (Hold_oddr_C_D2)       -0.087     3.160    AD9783_inst1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.160    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.100ns (12.461%)  route 0.702ns (87.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.674ns
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.598     2.925    AD9783_inst1/clkD
    SLICE_X0Y157         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y157         FDRE (Prop_fdre_C_Q)         0.100     3.025 r  AD9783_inst1/data_in_reg[28]/Q
                         net (fo=1, routed)           0.702     3.728    AD9783_inst1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.922     3.674    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.432     3.241    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     3.154    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.728    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.100ns (12.310%)  route 0.712ns (87.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.675ns
    Source Clock Delay      (SCD):    2.922ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.595     2.922    AD9783_inst1/clkD
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y163         FDRE (Prop_fdre_C_Q)         0.100     3.022 r  AD9783_inst1/data_in_reg[29]/Q
                         net (fo=1, routed)           0.712     3.735    AD9783_inst1/data_in[29]
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.923     3.675    AD9783_inst1/clkD
    OLOGIC_X0Y222        ODDR                                         r  AD9783_inst1/pins[11].ODDR_inst/C
                         clock pessimism             -0.432     3.242    
    OLOGIC_X0Y222        ODDR (Hold_oddr_C_D2)       -0.087     3.155    AD9783_inst1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.155    
                         arrival time                           3.735    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.100ns (11.662%)  route 0.758ns (88.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.684ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.614     2.941    AD9783_inst1/clkD
    SLICE_X1Y149         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y149         FDRE (Prop_fdre_C_Q)         0.100     3.041 r  AD9783_inst1/data_in_reg[25]/Q
                         net (fo=1, routed)           0.758     3.799    AD9783_inst1/data_in[25]
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.932     3.684    AD9783_inst1/clkD
    OLOGIC_X0Y208        ODDR                                         r  AD9783_inst1/pins[7].ODDR_inst/C
                         clock pessimism             -0.424     3.259    
    OLOGIC_X0Y208        ODDR (Hold_oddr_C_D2)       -0.087     3.172    AD9783_inst1/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.172    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.628ns  (arrival time - required time)
  Source:                 AD9783_inst1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AD9783_inst1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.100ns (11.688%)  route 0.756ns (88.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.674ns
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.593     1.694    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.744 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.557     2.301    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.327 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.599     2.926    AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y154         FDRE (Prop_fdre_C_Q)         0.100     3.026 r  AD9783_inst1/data_in_reg[10]/Q
                         net (fo=1, routed)           0.756     3.782    AD9783_inst1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.802     2.051    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.104 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.618     2.722    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.752 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          0.922     3.674    AD9783_inst1/clkD
    OLOGIC_X0Y224        ODDR                                         r  AD9783_inst1/pins[10].ODDR_inst/C
                         clock pessimism             -0.432     3.241    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D1)       -0.087     3.154    AD9783_inst1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.154    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.628    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    AD9783_inst1/BUFG_clkD/I
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y202    AD9783_inst1/pins[2].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y198    AD9783_inst1/pins[3].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y204    AD9783_inst1/pins[4].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y206    AD9783_inst1/pins[5].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y210    AD9783_inst1/pins[6].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y208    AD9783_inst1/pins[7].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y218    AD9783_inst1/pins[8].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y216    AD9783_inst1/pins[9].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    AD9783_inst1/pins[0].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     AD9783_inst1/data_in_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y9       AD9783_inst1/data_in_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y159     AD9783_inst1/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y157     AD9783_inst1/data_in_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y150     AD9783_inst1/data_in_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y160     AD9783_inst1/data_in_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y132     AD9783_inst1/data_in_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y154     AD9783_inst1/data_in_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y153     AD9783_inst1/data_in_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y9       AD9783_inst1/data_in_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y17      AD9783_inst1/data_in_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y147     AD9783_inst1/data_in_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y137     AD9783_inst1/data_in_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y147     AD9783_inst1/data_in_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y6    AD9783_inst0/BUFG_clkDLY/I
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    AD9783_inst0/ODDR_CLK/C
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_3
  To Clock:  clkFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int_1
  To Clock:  clkPS_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y7    ADC2/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC2/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.919ns  (logic 0.246ns (12.820%)  route 1.673ns (87.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 18.706 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.246     9.491 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.673    11.163    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.597    18.706    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.217    
                         clock uncertainty           -0.080    19.137    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.117    19.020    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.020    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.939ns  (logic 0.246ns (12.690%)  route 1.693ns (87.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.652ns = ( 18.902 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.246     9.491 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.693    11.183    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.793    18.902    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.341    
                         clock uncertainty           -0.080    19.261    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.117    19.144    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.144    
                         arrival time                         -11.183    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             8.084ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.688ns  (logic 0.246ns (14.571%)  route 1.442ns (85.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 18.703 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.246     9.491 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.442    10.933    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.594    18.703    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.214    
                         clock uncertainty           -0.080    19.134    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.117    19.017    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.017    
                         arrival time                         -10.933    
  -------------------------------------------------------------------
                         slack                                  8.084    

Slack (MET) :             8.210ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.687ns  (logic 0.246ns (14.584%)  route 1.441ns (85.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.649ns = ( 18.899 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.246     9.491 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           1.441    10.931    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.790    18.899    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.438    19.338    
                         clock uncertainty           -0.080    19.258    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.117    19.141    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.141    
                         arrival time                         -10.931    
  -------------------------------------------------------------------
                         slack                                  8.210    

Slack (MET) :             8.329ns  (required time - arrival time)
  Source:                 ADC1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.611ns  (logic 0.437ns (27.129%)  route 1.174ns (72.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.458ns = ( 18.708 - 11.250 ) 
    Source Clock Delay      (SCD):    7.989ns = ( 9.239 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.703     9.239    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.282     9.521 r  ADC1/counter_reg[1]/Q
                         net (fo=2, routed)           1.174    10.694    ADC1/counter_reg_n_0_[1]
    SLICE_X0Y51          LUT6 (Prop_lut6_I2_O)        0.155    10.849 r  ADC1/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.849    ADC1/BS_state[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.599    18.708    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
                         clock pessimism              0.514    19.223    
                         clock uncertainty           -0.080    19.143    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)        0.035    19.178    ADC1/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.178    
                         arrival time                         -10.849    
  -------------------------------------------------------------------
                         slack                                  8.329    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.440ns  (logic 0.322ns (22.366%)  route 1.118ns (77.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 18.703 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.269     9.514 r  ADC1/BS_state_reg[0]/Q
                         net (fo=5, routed)           1.118    10.631    ADC1/state[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I2_O)        0.053    10.684 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.684    ADC1/counter[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.594    18.703    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.514    19.218    
                         clock uncertainty           -0.080    19.138    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.073    19.211    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.211    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  8.527    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.450ns  (logic 0.332ns (22.902%)  route 1.118ns (77.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 18.703 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.269     9.514 r  ADC1/BS_state_reg[0]/Q
                         net (fo=5, routed)           1.118    10.631    ADC1/state[0]
    SLICE_X2Y63          LUT5 (Prop_lut5_I2_O)        0.063    10.694 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.694    ADC1/counter[1]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.594    18.703    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.514    19.218    
                         clock uncertainty           -0.080    19.138    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.092    19.230    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         19.230    
                         arrival time                         -10.694    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.634ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.133ns  (logic 0.246ns (21.710%)  route 0.887ns (78.290%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.448ns = ( 18.698 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.246     9.491 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.887    10.378    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.589    18.698    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.510    19.209    
                         clock uncertainty           -0.080    19.129    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.117    19.012    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.012    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                  8.634    

Slack (MET) :             9.089ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.894ns  (logic 0.414ns (46.290%)  route 0.480ns (53.710%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.458ns = ( 18.708 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.246     9.491 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.480     9.971    ADC1/bit_slip
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.168    10.139 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    10.139    ADC1/bit_slip_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.599    18.708    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.536    19.245    
                         clock uncertainty           -0.080    19.165    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.063    19.228    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         19.228    
                         arrival time                         -10.139    
  -------------------------------------------------------------------
                         slack                                  9.089    

Slack (MET) :             9.163ns  (required time - arrival time)
  Source:                 ADC1/BS_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.792ns  (logic 0.322ns (40.668%)  route 0.470ns (59.332%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.458ns = ( 18.708 - 11.250 ) 
    Source Clock Delay      (SCD):    7.995ns = ( 9.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.536ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.269     9.514 r  ADC1/BS_state_reg[1]/Q
                         net (fo=5, routed)           0.470     9.983    ADC1/state[1]
    SLICE_X3Y51          LUT4 (Prop_lut4_I0_O)        0.053    10.036 r  ADC1/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.036    ADC1/BS_state[1]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445    15.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545    16.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.599    18.708    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/C
                         clock pessimism              0.536    19.245    
                         clock uncertainty           -0.080    19.165    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.034    19.199    ADC1/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.199    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  9.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.278ns  (logic 0.128ns (46.018%)  route 0.150ns (53.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 4.893 - 1.250 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 4.248 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.644ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     4.348 f  ADC1/BS_state_reg[0]/Q
                         net (fo=5, routed)           0.150     4.498    ADC1/state[0]
    SLICE_X0Y51          LUT6 (Prop_lut6_I1_O)        0.028     4.526 r  ADC1/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.526    ADC1/BS_state[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.886     4.893    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
                         clock pessimism             -0.644     4.248    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.060     4.308    ADC1/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.308    
                         arrival time                           4.526    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.312ns  (logic 0.133ns (42.614%)  route 0.179ns (57.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 4.893 - 1.250 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 4.248 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     4.348 r  ADC1/BS_state_reg[0]/Q
                         net (fo=5, routed)           0.179     4.527    ADC1/state[0]
    SLICE_X3Y51          LUT4 (Prop_lut4_I2_O)        0.033     4.560 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     4.560    ADC1/bit_slip_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.886     4.893    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.630     4.262    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.075     4.337    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.337    
                         arrival time                           4.560    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ADC1/BS_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.680%)  route 0.179ns (58.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.643ns = ( 4.893 - 1.250 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 4.248 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.630ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.100     4.348 f  ADC1/BS_state_reg[0]/Q
                         net (fo=5, routed)           0.179     4.527    ADC1/state[0]
    SLICE_X3Y51          LUT4 (Prop_lut4_I2_O)        0.028     4.555 r  ADC1/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.555    ADC1/BS_state[1]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.886     4.893    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/C
                         clock pessimism             -0.630     4.262    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.060     4.322    ADC1/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.322    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.345ns  (logic 0.144ns (41.798%)  route 0.201ns (58.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 4.887 - 1.250 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 4.243 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.661     4.243    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.118     4.361 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.201     4.562    ADC1/counter_reg_n_0_[0]
    SLICE_X2Y63          LUT5 (Prop_lut5_I3_O)        0.026     4.588 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.588    ADC1/counter[1]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.880     4.887    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.643     4.243    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.096     4.339    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.339    
                         arrival time                           4.588    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ADC1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.347ns  (logic 0.146ns (42.134%)  route 0.201ns (57.866%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.637ns = ( 4.887 - 1.250 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 4.243 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.643ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.661     4.243    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          FDRE (Prop_fdre_C_Q)         0.118     4.361 r  ADC1/counter_reg[0]/Q
                         net (fo=3, routed)           0.201     4.562    ADC1/counter_reg_n_0_[0]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.028     4.590 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.590    ADC1/counter[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.880     4.887    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.643     4.243    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.087     4.330    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.330    
                         arrival time                           4.590    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.531ns  (logic 0.091ns (17.134%)  route 0.440ns (82.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 4.883 - 1.250 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 4.248 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.091     4.339 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.440     4.779    ADC1/bit_slip
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.876     4.883    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.270    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.031     4.301    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.301    
                         arrival time                           4.779    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.529ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.821ns  (logic 0.091ns (11.088%)  route 0.730ns (88.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.712ns = ( 4.962 - 1.250 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 4.248 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.091     4.339 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.730     5.069    ADC1/bit_slip
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.955     4.962    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.509    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.031     4.540    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.540    
                         arrival time                           5.069    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.936ns  (logic 0.091ns (9.727%)  route 0.845ns (90.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 4.966 - 1.250 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 4.248 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.452ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.091     4.339 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.845     5.184    ADC1/bit_slip
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.959     4.966    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.452     4.513    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.031     4.544    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.544    
                         arrival time                           5.184    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.798ns  (logic 0.091ns (11.400%)  route 0.707ns (88.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 4.248 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.091     4.339 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.707     5.047    ADC1/bit_slip
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.881     4.888    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.275    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.031     4.306    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.306    
                         arrival time                           5.047    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.839ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.901ns  (logic 0.091ns (10.101%)  route 0.810ns (89.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.892 - 1.250 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 4.248 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.091     4.339 r  ADC1/bit_slip_reg/Q
                         net (fo=6, routed)           0.810     5.149    ADC1/bit_slip
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.885     4.892    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.612     4.279    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.031     4.310    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           5.149    
  -------------------------------------------------------------------
                         slack                                  0.839    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y51      ADC1/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y63      ADC1/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X0Y51      ADC1/BS_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y51      ADC1/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y63      ADC1/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y51      ADC1/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y63      ADC1/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y51      ADC1/BS_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y51      ADC1/BS_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y63      ADC1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y51      ADC1/BS_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y51      ADC1/BS_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y63      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y51      ADC1/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y51      ADC1/BS_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y51      ADC1/BS_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y63      ADC1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y63      ADC1/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y51      ADC1/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y51      ADC1/BS_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y51      ADC1/BS_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y63      ADC1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y63      ADC1/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        7.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.856ns  (logic 0.246ns (13.252%)  route 1.610ns (86.748%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.246    10.825 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           1.610    12.435    ADC2/bit_slip
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.793    20.007    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.554    
                         clock uncertainty           -0.080    20.474    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    20.352    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.352    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             8.275ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.493ns  (logic 0.246ns (16.480%)  route 1.247ns (83.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.751ns = ( 20.001 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.246    10.825 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           1.247    12.071    ADC2/bit_slip
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.787    20.001    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.548    
                         clock uncertainty           -0.080    20.468    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    20.346    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.346    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  8.275    

Slack (MET) :             8.438ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.323ns  (logic 0.246ns (18.593%)  route 1.077ns (81.407%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.745ns = ( 19.995 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.246    10.825 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           1.077    11.902    ADC2/bit_slip
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.781    19.995    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.542    
                         clock uncertainty           -0.080    20.462    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    20.340    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.340    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  8.438    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.976ns  (logic 0.246ns (25.199%)  route 0.730ns (74.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.752ns = ( 20.002 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.246    10.825 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.730    11.555    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.788    20.002    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.549    
                         clock uncertainty           -0.080    20.469    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    20.347    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.347    
                         arrival time                         -11.555    
  -------------------------------------------------------------------
                         slack                                  8.792    

Slack (MET) :             9.021ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.933ns  (logic 0.322ns (34.504%)  route 0.611ns (65.496%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 20.006 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.269    10.848 r  ADC2/counter_reg[0]/Q
                         net (fo=3, routed)           0.611    11.459    ADC2/counter_reg_n_0_[0]
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.053    11.512 r  ADC2/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.512    ADC2/BS_state[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.792    20.006    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
                         clock pessimism              0.572    20.579    
                         clock uncertainty           -0.080    20.499    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.034    20.533    ADC2/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                         20.533    
                         arrival time                         -11.512    
  -------------------------------------------------------------------
                         slack                                  9.021    

Slack (MET) :             9.063ns  (required time - arrival time)
  Source:                 ADC2/BS_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.893ns  (logic 0.322ns (36.078%)  route 0.571ns (63.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 20.006 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.269    10.848 r  ADC2/BS_state_reg[1]/Q
                         net (fo=5, routed)           0.571    11.418    ADC2/state[1]
    SLICE_X1Y46          LUT4 (Prop_lut4_I0_O)        0.053    11.471 r  ADC2/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000    11.471    ADC2/BS_state[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.792    20.006    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
                         clock pessimism              0.572    20.579    
                         clock uncertainty           -0.080    20.499    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.035    20.534    ADC2/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                         20.534    
                         arrival time                         -11.471    
  -------------------------------------------------------------------
                         slack                                  9.063    

Slack (MET) :             9.081ns  (required time - arrival time)
  Source:                 ADC2/BS_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.903ns  (logic 0.332ns (36.786%)  route 0.571ns (63.214%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 20.006 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.269    10.848 f  ADC2/BS_state_reg[1]/Q
                         net (fo=5, routed)           0.571    11.418    ADC2/state[1]
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.063    11.481 r  ADC2/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000    11.481    ADC2/bit_slip_i_1__0_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.792    20.006    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.572    20.579    
                         clock uncertainty           -0.080    20.499    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.063    20.562    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         20.562    
                         arrival time                         -11.481    
  -------------------------------------------------------------------
                         slack                                  9.081    

Slack (MET) :             9.107ns  (required time - arrival time)
  Source:                 ADC2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.876ns  (logic 0.410ns (46.794%)  route 0.466ns (53.206%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 20.006 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.246    10.825 r  ADC2/counter_reg[1]/Q
                         net (fo=2, routed)           0.466    11.291    ADC2/counter_reg_n_0_[1]
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.164    11.455 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    11.455    ADC2/counter[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.792    20.006    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.572    20.579    
                         clock uncertainty           -0.080    20.499    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.063    20.562    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         20.562    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  9.107    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.049%)  route 0.401ns (61.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.757ns = ( 20.007 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.246    10.825 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.401    11.225    ADC2/bit_slip
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.793    20.007    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.546    20.554    
                         clock uncertainty           -0.080    20.474    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    20.352    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         20.352    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.165ns  (required time - arrival time)
  Source:                 ADC2/BS_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.790ns  (logic 0.322ns (40.734%)  route 0.468ns (59.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.756ns = ( 20.006 - 11.250 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.572ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.269    10.848 r  ADC2/BS_state_reg[0]/Q
                         net (fo=5, routed)           0.468    11.316    ADC2/state[0]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.053    11.369 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.369    ADC2/counter[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    15.756    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.839 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.262    18.101    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    18.214 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.792    20.006    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.572    20.579    
                         clock uncertainty           -0.080    20.499    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.035    20.534    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         20.534    
                         arrival time                         -11.369    
  -------------------------------------------------------------------
                         slack                                  9.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.664%)  route 0.111ns (46.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 5.481 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.100     4.872 f  ADC2/BS_state_reg[1]/Q
                         net (fo=5, routed)           0.111     4.983    ADC2/state[1]
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.028     5.011 r  ADC2/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.011    ADC2/BS_state[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.957     5.481    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
                         clock pessimism             -0.708     4.772    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.060     4.832    ADC2/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.832    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.266ns  (logic 0.130ns (48.960%)  route 0.136ns (51.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 5.481 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.100     4.872 r  ADC2/BS_state_reg[1]/Q
                         net (fo=5, routed)           0.136     5.008    ADC2/state[1]
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.030     5.038 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.038    ADC2/counter[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.957     5.481    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.708     4.772    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.075     4.847    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           5.038    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.573%)  route 0.136ns (51.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 5.481 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.100     4.872 r  ADC2/BS_state_reg[1]/Q
                         net (fo=5, routed)           0.136     5.008    ADC2/state[1]
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.028     5.036 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     5.036    ADC2/counter[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.957     5.481    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.708     4.772    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.061     4.833    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.833    
                         arrival time                           5.036    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.295ns  (logic 0.091ns (30.897%)  route 0.204ns (69.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 5.483 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.091     4.863 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.204     5.067    ADC2/bit_slip
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.959     5.483    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.806    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.029     4.835    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.835    
                         arrival time                           5.067    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.333ns  (logic 0.131ns (39.367%)  route 0.202ns (60.633%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 5.481 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.100     4.872 r  ADC2/BS_state_reg[0]/Q
                         net (fo=5, routed)           0.202     5.074    ADC2/state[0]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.031     5.105 r  ADC2/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000     5.105    ADC2/bit_slip_i_1__0_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.957     5.481    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.708     4.772    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.075     4.847    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -4.847    
                         arrival time                           5.105    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ADC2/BS_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.815%)  route 0.202ns (61.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 5.481 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.708ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.100     4.872 f  ADC2/BS_state_reg[0]/Q
                         net (fo=5, routed)           0.202     5.074    ADC2/state[0]
    SLICE_X1Y46          LUT4 (Prop_lut4_I2_O)        0.028     5.102 r  ADC2/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.102    ADC2/BS_state[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.957     5.481    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
                         clock pessimism             -0.708     4.772    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.060     4.832    ADC2/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.832    
                         arrival time                           5.102    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.458ns  (logic 0.091ns (19.860%)  route 0.367ns (80.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.227ns = ( 5.477 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.091     4.863 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.367     5.230    ADC2/bit_slip
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.953     5.477    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.800    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.029     4.829    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           5.230    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.639ns  (logic 0.091ns (14.239%)  route 0.548ns (85.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns = ( 5.470 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.091     4.863 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.548     5.411    ADC2/bit_slip
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.946     5.470    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.793    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.029     4.822    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.822    
                         arrival time                           5.411    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.670ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.726ns  (logic 0.091ns (12.540%)  route 0.635ns (87.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 5.476 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.091     4.863 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.635     5.498    ADC2/bit_slip
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.952     5.476    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.799    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.029     4.828    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.828    
                         arrival time                           5.498    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.891ns  (logic 0.091ns (10.209%)  route 0.800ns (89.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 5.482 - 1.250 ) 
    Source Clock Delay      (SCD):    3.522ns = ( 4.772 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.091     4.863 r  ADC2/bit_slip_reg/Q
                         net (fo=6, routed)           0.800     5.664    ADC2/bit_slip
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.946     3.445    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.498 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.996     4.494    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.524 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.958     5.482    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.676     4.805    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.029     4.834    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.834    
                         arrival time                           5.664    
  -------------------------------------------------------------------
                         slack                                  0.829    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int_1
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC2/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y46      ADC2/bit_slip_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y46      ADC2/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.700         10.000      9.300      SLICE_X1Y46      ADC2/BS_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y46      ADC2/bit_slip_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y46      ADC2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y46      ADC2/bit_slip_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y46      ADC2/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/BS_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/BS_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/BS_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/BS_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/BS_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/BS_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/bit_slip_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/BS_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/BS_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/bit_slip_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y46      ADC2/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y4    ADC1/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_int_1
  To Clock:  clk_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y5    ADC2/BUFG_clk/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKB
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  rstLEDclk/clk__0

Setup :            0  Failing Endpoints,  Worst Slack        6.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.428ns (15.073%)  route 2.412ns (84.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 16.459 - 10.000 ) 
    Source Clock Delay      (SCD):    7.028ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.695     7.028    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.269     7.297 f  counter_reg[27]/Q
                         net (fo=2, routed)           0.473     7.769    counter_reg[27]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.053     7.822 r  counter[0]_i_9/O
                         net (fo=1, routed)           0.456     8.278    counter[0]_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.053     8.331 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.653     8.984    counter[0]_i_3_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.053     9.037 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.830     9.867    sel
    SLICE_X1Y71          FDRE                                         r  counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.587    16.459    clk__0
    SLICE_X1Y71          FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.548    17.008    
                         clock uncertainty           -0.035    16.972    
    SLICE_X1Y71          FDRE (Setup_fdre_C_CE)      -0.244    16.728    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.861ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.840ns  (logic 0.428ns (15.073%)  route 2.412ns (84.927%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.459ns = ( 16.459 - 10.000 ) 
    Source Clock Delay      (SCD):    7.028ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.695     7.028    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.269     7.297 f  counter_reg[27]/Q
                         net (fo=2, routed)           0.473     7.769    counter_reg[27]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.053     7.822 r  counter[0]_i_9/O
                         net (fo=1, routed)           0.456     8.278    counter[0]_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.053     8.331 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.653     8.984    counter[0]_i_3_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.053     9.037 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.830     9.867    sel
    SLICE_X1Y71          FDRE                                         r  counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.587    16.459    clk__0
    SLICE_X1Y71          FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.548    17.008    
                         clock uncertainty           -0.035    16.972    
    SLICE_X1Y71          FDRE (Setup_fdre_C_CE)      -0.244    16.728    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         16.728    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  6.861    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.686ns (25.193%)  route 2.037ns (74.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 16.460 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y65          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[6]/Q
                         net (fo=3, routed)           0.603     7.906    counter_reg[6]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.068     7.974 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.463     8.437    counter[0]_i_12_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.179     8.616 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.245     8.861    counter[0]_i_4_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.170     9.031 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.726     9.758    sel
    SLICE_X1Y70          FDRE                                         r  counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.588    16.460    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.548    17.009    
                         clock uncertainty           -0.035    16.973    
    SLICE_X1Y70          FDRE (Setup_fdre_C_CE)      -0.244    16.729    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         16.729    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.686ns (25.193%)  route 2.037ns (74.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 16.460 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y65          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[6]/Q
                         net (fo=3, routed)           0.603     7.906    counter_reg[6]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.068     7.974 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.463     8.437    counter[0]_i_12_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.179     8.616 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.245     8.861    counter[0]_i_4_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.170     9.031 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.726     9.758    sel
    SLICE_X1Y70          FDRE                                         r  counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.588    16.460    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.548    17.009    
                         clock uncertainty           -0.035    16.973    
    SLICE_X1Y70          FDRE (Setup_fdre_C_CE)      -0.244    16.729    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         16.729    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.686ns (25.193%)  route 2.037ns (74.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 16.460 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y65          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[6]/Q
                         net (fo=3, routed)           0.603     7.906    counter_reg[6]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.068     7.974 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.463     8.437    counter[0]_i_12_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.179     8.616 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.245     8.861    counter[0]_i_4_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.170     9.031 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.726     9.758    sel
    SLICE_X1Y70          FDRE                                         r  counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.588    16.460    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.548    17.009    
                         clock uncertainty           -0.035    16.973    
    SLICE_X1Y70          FDRE (Setup_fdre_C_CE)      -0.244    16.729    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         16.729    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 0.686ns (25.193%)  route 2.037ns (74.807%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.460ns = ( 16.460 - 10.000 ) 
    Source Clock Delay      (SCD):    7.035ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.702     7.035    clk__0
    SLICE_X1Y65          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.269     7.304 f  counter_reg[6]/Q
                         net (fo=3, routed)           0.603     7.906    counter_reg[6]
    SLICE_X0Y65          LUT4 (Prop_lut4_I0_O)        0.068     7.974 r  counter[0]_i_12/O
                         net (fo=1, routed)           0.463     8.437    counter[0]_i_12_n_0
    SLICE_X0Y65          LUT5 (Prop_lut5_I1_O)        0.179     8.616 r  counter[0]_i_4/O
                         net (fo=2, routed)           0.245     8.861    counter[0]_i_4_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.170     9.031 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.726     9.758    sel
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.588    16.460    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.548    17.009    
                         clock uncertainty           -0.035    16.973    
    SLICE_X1Y70          FDRE (Setup_fdre_C_CE)      -0.244    16.729    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         16.729    
                         arrival time                          -9.758    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.428ns (16.300%)  route 2.198ns (83.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.461ns = ( 16.461 - 10.000 ) 
    Source Clock Delay      (SCD):    7.028ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.695     7.028    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.269     7.297 f  counter_reg[27]/Q
                         net (fo=2, routed)           0.473     7.769    counter_reg[27]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.053     7.822 r  counter[0]_i_9/O
                         net (fo=1, routed)           0.456     8.278    counter[0]_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.053     8.331 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.653     8.984    counter[0]_i_3_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.053     9.037 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.616     9.653    sel
    SLICE_X1Y69          FDRE                                         r  counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.589    16.461    clk__0
    SLICE_X1Y69          FDRE                                         r  counter_reg[20]/C
                         clock pessimism              0.548    17.010    
                         clock uncertainty           -0.035    16.974    
    SLICE_X1Y69          FDRE (Setup_fdre_C_CE)      -0.244    16.730    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         16.730    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.428ns (16.300%)  route 2.198ns (83.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.461ns = ( 16.461 - 10.000 ) 
    Source Clock Delay      (SCD):    7.028ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.695     7.028    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.269     7.297 f  counter_reg[27]/Q
                         net (fo=2, routed)           0.473     7.769    counter_reg[27]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.053     7.822 r  counter[0]_i_9/O
                         net (fo=1, routed)           0.456     8.278    counter[0]_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.053     8.331 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.653     8.984    counter[0]_i_3_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.053     9.037 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.616     9.653    sel
    SLICE_X1Y69          FDRE                                         r  counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.589    16.461    clk__0
    SLICE_X1Y69          FDRE                                         r  counter_reg[21]/C
                         clock pessimism              0.548    17.010    
                         clock uncertainty           -0.035    16.974    
    SLICE_X1Y69          FDRE (Setup_fdre_C_CE)      -0.244    16.730    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         16.730    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.428ns (16.300%)  route 2.198ns (83.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.461ns = ( 16.461 - 10.000 ) 
    Source Clock Delay      (SCD):    7.028ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.695     7.028    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.269     7.297 f  counter_reg[27]/Q
                         net (fo=2, routed)           0.473     7.769    counter_reg[27]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.053     7.822 r  counter[0]_i_9/O
                         net (fo=1, routed)           0.456     8.278    counter[0]_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.053     8.331 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.653     8.984    counter[0]_i_3_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.053     9.037 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.616     9.653    sel
    SLICE_X1Y69          FDRE                                         r  counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.589    16.461    clk__0
    SLICE_X1Y69          FDRE                                         r  counter_reg[22]/C
                         clock pessimism              0.548    17.010    
                         clock uncertainty           -0.035    16.974    
    SLICE_X1Y69          FDRE (Setup_fdre_C_CE)      -0.244    16.730    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         16.730    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  7.077    

Slack (MET) :             7.077ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (rstLEDclk/clk__0 rise@10.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        2.626ns  (logic 0.428ns (16.300%)  route 2.198ns (83.700%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.461ns = ( 16.461 - 10.000 ) 
    Source Clock Delay      (SCD):    7.028ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.695     7.028    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.269     7.297 f  counter_reg[27]/Q
                         net (fo=2, routed)           0.473     7.769    counter_reg[27]
    SLICE_X0Y70          LUT4 (Prop_lut4_I1_O)        0.053     7.822 r  counter[0]_i_9/O
                         net (fo=1, routed)           0.456     8.278    counter[0]_i_9_n_0
    SLICE_X0Y68          LUT6 (Prop_lut6_I0_O)        0.053     8.331 r  counter[0]_i_3/O
                         net (fo=2, routed)           0.653     8.984    counter[0]_i_3_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I0_O)        0.053     9.037 r  counter[0]_i_1/O
                         net (fo=30, routed)          0.616     9.653    sel
    SLICE_X1Y69          FDRE                                         r  counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.589    16.461    clk__0
    SLICE_X1Y69          FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.548    17.010    
                         clock uncertainty           -0.035    16.974    
    SLICE_X1Y69          FDRE (Setup_fdre_C_CE)      -0.244    16.730    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         16.730    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  7.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.658     2.686    clk__0
    SLICE_X1Y68          FDRE                                         r  counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.100     2.786 r  counter_reg[19]/Q
                         net (fo=2, routed)           0.109     2.895    counter_reg[19]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.972 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.972    counter_reg[16]_i_1_n_4
    SLICE_X1Y68          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.876     3.326    clk__0
    SLICE_X1Y68          FDRE                                         r  counter_reg[19]/C
                         clock pessimism             -0.639     2.686    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.071     2.757    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.657     2.685    clk__0
    SLICE_X1Y69          FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.100     2.785 r  counter_reg[23]/Q
                         net (fo=2, routed)           0.109     2.894    counter_reg[23]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.971 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.971    counter_reg[20]_i_1_n_4
    SLICE_X1Y69          FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.875     3.325    clk__0
    SLICE_X1Y69          FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.639     2.685    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.071     2.756    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.330ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.661     2.689    clk__0
    SLICE_X1Y64          FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.100     2.789 r  counter_reg[3]/Q
                         net (fo=2, routed)           0.109     2.898    counter_reg[3]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.975 r  counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.975    counter_reg[0]_i_2_n_4
    SLICE_X1Y64          FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.880     3.330    clk__0
    SLICE_X1Y64          FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.640     2.689    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.071     2.760    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.324ns
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.656     2.684    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y70          FDRE (Prop_fdre_C_Q)         0.100     2.784 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.109     2.893    counter_reg[27]
    SLICE_X1Y70          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.970 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.970    counter_reg[24]_i_1_n_4
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.874     3.324    clk__0
    SLICE_X1Y70          FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.639     2.684    
    SLICE_X1Y70          FDRE (Hold_fdre_C_D)         0.071     2.755    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.970    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.177ns (61.862%)  route 0.109ns (38.138%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns
    Source Clock Delay      (SCD):    2.689ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.661     2.689    clk__0
    SLICE_X1Y65          FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.100     2.789 r  counter_reg[7]/Q
                         net (fo=3, routed)           0.109     2.898    counter_reg[7]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.975 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.975    counter_reg[4]_i_1_n_4
    SLICE_X1Y65          FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.879     3.329    clk__0
    SLICE_X1Y65          FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.639     2.689    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.071     2.760    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.328ns
    Source Clock Delay      (SCD):    2.688ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.660     2.688    clk__0
    SLICE_X1Y66          FDRE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.100     2.788 r  counter_reg[11]/Q
                         net (fo=3, routed)           0.110     2.899    counter_reg[11]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.976 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.976    counter_reg[8]_i_1_n_4
    SLICE_X1Y66          FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.878     3.328    clk__0
    SLICE_X1Y66          FDRE                                         r  counter_reg[11]/C
                         clock pessimism             -0.639     2.688    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.071     2.759    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           2.976    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.177ns (61.601%)  route 0.110ns (38.399%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.327ns
    Source Clock Delay      (SCD):    2.687ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.659     2.687    clk__0
    SLICE_X1Y67          FDRE                                         r  counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.100     2.787 r  counter_reg[15]/Q
                         net (fo=2, routed)           0.110     2.898    counter_reg[15]
    SLICE_X1Y67          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.975 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.975    counter_reg[12]_i_1_n_4
    SLICE_X1Y67          FDRE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.877     3.327    clk__0
    SLICE_X1Y67          FDRE                                         r  counter_reg[15]/C
                         clock pessimism             -0.639     2.687    
    SLICE_X1Y67          FDRE (Hold_fdre_C_D)         0.071     2.758    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.183ns (62.646%)  route 0.109ns (37.354%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.326ns
    Source Clock Delay      (SCD):    2.686ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.658     2.686    clk__0
    SLICE_X1Y68          FDRE                                         r  counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDRE (Prop_fdre_C_Q)         0.100     2.786 r  counter_reg[16]/Q
                         net (fo=2, routed)           0.109     2.895    counter_reg[16]
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.978 r  counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.978    counter_reg[16]_i_1_n_7
    SLICE_X1Y68          FDRE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.876     3.326    clk__0
    SLICE_X1Y68          FDRE                                         r  counter_reg[16]/C
                         clock pessimism             -0.639     2.686    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.071     2.757    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.978    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.325ns
    Source Clock Delay      (SCD):    2.685ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.657     2.685    clk__0
    SLICE_X1Y69          FDRE                                         r  counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDRE (Prop_fdre_C_Q)         0.100     2.785 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.110     2.896    counter_reg[20]
    SLICE_X1Y69          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.979 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.979    counter_reg[20]_i_1_n_7
    SLICE_X1Y69          FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.875     3.325    clk__0
    SLICE_X1Y69          FDRE                                         r  counter_reg[20]/C
                         clock pessimism             -0.639     2.685    
    SLICE_X1Y69          FDRE (Hold_fdre_C_D)         0.071     2.756    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.756    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by rstLEDclk/clk__0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             rstLEDclk/clk__0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rstLEDclk/clk__0 rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.183ns (62.387%)  route 0.110ns (37.613%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.323ns
    Source Clock Delay      (SCD):    2.683ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.655     2.683    clk__0
    SLICE_X1Y71          FDRE                                         r  counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.100     2.783 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.110     2.894    counter_reg[28]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.083     2.977 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.977    counter_reg[28]_i_1_n_7
    SLICE_X1Y71          FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.873     3.323    clk__0
    SLICE_X1Y71          FDRE                                         r  counter_reg[28]/C
                         clock pessimism             -0.639     2.683    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.071     2.754    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rstLEDclk/clk__0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rstLEDclk/div_clk_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y9  rstLEDclk/clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y68    counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y64    counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y69    counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y69    counter_reg[21]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y69    counter_reg[22]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y69    counter_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y70    counter_reg[24]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y70    counter_reg[25]/C
Min Period        n/a     FDRE/C   n/a            0.700         10.000      9.300      SLICE_X1Y70    counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y69    counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y69    counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y69    counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y69    counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y68    counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y68    counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y64    counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y69    counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y69    counter_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y69    counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y69    counter_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y70    counter_reg[24]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y70    counter_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y70    counter_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y70    counter_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X1Y71    counter_reg[28]/C



---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  rst_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rst_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rst_in_reg/Q }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X4Y40      ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y43      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X16Y44     ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X4Y42      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y40      ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X2Y46      AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X3Y41      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X3Y41      AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X10Y47     AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Fast    LDCE/G          n/a            0.350         5.000       4.650      SLICE_X5Y42      ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y2  ADC1/MMCME2_ADV_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X0Y1  AD9783_inst0/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Fast    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y2  AD9783_inst1/MMCME2_BASE_inst/RST
High Pulse Width  Slow    MMCME2_ADV/RST  n/a            5.000         5.000       0.000      MMCME2_ADV_X1Y0  ADC2/MMCME2_ADV_inst/RST
High Pulse Width  Fast    ODDR/R          n/a            0.625         5.000       4.375      OLOGIC_X0Y36     ADC2/ODDR_inst/R
High Pulse Width  Slow    ODDR/R          n/a            0.625         5.000       4.376      OLOGIC_X0Y36     ADC2/ODDR_inst/R



---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        8.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.401ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.140ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.461ns (47.830%)  route 0.503ns (52.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.535     5.541    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.408     5.949 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.503     6.452    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.053     6.505 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__2/O
                         net (fo=1, routed)           0.000     6.505    AD9783_inst1/AD_9783_SPI_inst_n_3
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)        0.071    14.645    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -6.505    
  -------------------------------------------------------------------
                         slack                                  8.140    

Slack (MET) :             8.149ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.473ns (48.471%)  route 0.503ns (51.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.535     5.541    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.408     5.949 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.503     6.452    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.065     6.517 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__2/O
                         net (fo=1, routed)           0.000     6.517    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X12Y46         FDCE (Setup_fdce_C_D)        0.092    14.666    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  8.149    

Slack (MET) :             8.168ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.461ns (49.206%)  route 0.476ns (50.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.535     5.541    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.408     5.949 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.476     6.425    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.053     6.478 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     6.478    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X14Y47         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/clk_in
    SLICE_X14Y47         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X14Y47         FDCE (Setup_fdce_C_D)        0.071    14.646    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  8.168    

Slack (MET) :             8.186ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.464ns (49.368%)  route 0.476ns (50.632%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.535     5.541    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.408     5.949 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.476     6.425    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.056     6.481 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__2/O
                         net (fo=1, routed)           0.000     6.481    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X14Y47         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/clk_in
    SLICE_X14Y47         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism              0.204    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X14Y47         FDCE (Setup_fdce_C_D)        0.092    14.667    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -6.481    
  -------------------------------------------------------------------
                         slack                                  8.186    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.461ns (57.565%)  route 0.340ns (42.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.535     5.541    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.408     5.949 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.340     6.289    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.053     6.342 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__2/O
                         net (fo=1, routed)           0.000     6.342    AD9783_inst1/AD_9783_SPI_inst_n_1
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y46         FDCE (Setup_fdce_C_D)        0.034    14.608    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.461ns (57.709%)  route 0.338ns (42.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.541ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     4.725    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.282     5.007 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.535     5.541    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.408     5.949 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.338     6.287    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.053     6.340 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__2/O
                         net (fo=1, routed)           0.000     6.340    AD9783_inst1/AD_9783_SPI_inst_n_2
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.732    14.405    AD9783_inst1/clk_in
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X13Y46         FDCE (Setup_fdce_C_D)        0.035    14.609    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                  8.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.182ns (52.627%)  route 0.164ns (47.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.246     2.141    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.154     2.295 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.164     2.459    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.028     2.487 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[12]_i_1__2/O
                         net (fo=1, routed)           0.000     2.487    AD9783_inst1/AD_9783_SPI_inst_n_2
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    AD9783_inst1/clk_in
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X13Y46         FDCE (Hold_fdce_C_D)         0.060     2.086    AD9783_inst1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.182ns (52.475%)  route 0.165ns (47.525%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.246     2.141    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.154     2.295 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.165     2.460    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X13Y46         LUT6 (Prop_lut6_I3_O)        0.028     2.488 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[13]_i_1__2/O
                         net (fo=1, routed)           0.000     2.488    AD9783_inst1/AD_9783_SPI_inst_n_1
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    AD9783_inst1/clk_in
    SLICE_X13Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X13Y46         FDCE (Hold_fdce_C_D)         0.060     2.086    AD9783_inst1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.488    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.184ns (46.480%)  route 0.212ns (53.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.246     2.141    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.154     2.295 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.212     2.507    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y47         LUT5 (Prop_lut5_I0_O)        0.030     2.537 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[3]_i_1__2/O
                         net (fo=1, routed)           0.000     2.537    AD9783_inst1/AD_9783_SPI_inst_n_5
    SLICE_X14Y47         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    AD9783_inst1/clk_in
    SLICE_X14Y47         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.096     2.123    AD9783_inst1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.182ns (46.208%)  route 0.212ns (53.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.246     2.141    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.154     2.295 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.212     2.507    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X14Y47         LUT5 (Prop_lut5_I4_O)        0.028     2.535 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.535    AD9783_inst1/AD_9783_SPI_inst_n_6
    SLICE_X14Y47         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    AD9783_inst1/clk_in
    SLICE_X14Y47         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X14Y47         FDCE (Hold_fdce_C_D)         0.087     2.114    AD9783_inst1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.181ns (44.490%)  route 0.226ns (55.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.246     2.141    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.154     2.295 f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.226     2.521    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y46         LUT5 (Prop_lut5_I0_O)        0.027     2.548 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[9]_i_1__2/O
                         net (fo=1, routed)           0.000     2.548    AD9783_inst1/AD_9783_SPI_inst_n_4
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    AD9783_inst1/clk_in
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.096     2.122    AD9783_inst1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/FSM_onehot_state_f_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.182ns (44.626%)  route 0.226ns (55.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.687     1.788    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.107     1.895 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.246     2.141    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDCE (Prop_fdce_C_Q)         0.154     2.295 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/Q
                         net (fo=7, routed)           0.226     2.521    AD9783_inst1/AD_9783_SPI_inst/spi_ready
    SLICE_X12Y46         LUT5 (Prop_lut5_I1_O)        0.028     2.549 r  AD9783_inst1/AD_9783_SPI_inst/FSM_onehot_state_f[10]_i_1__2/O
                         net (fo=1, routed)           0.000     2.549    AD9783_inst1/AD_9783_SPI_inst_n_3
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    AD9783_inst1/clk_in
    SLICE_X12Y46         FDCE                                         r  AD9783_inst1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X12Y46         FDCE (Hold_fdce_C_D)         0.087     2.113    AD9783_inst1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.860ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.860ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.754ns  (logic 0.053ns (7.027%)  route 0.701ns (92.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.701    10.734    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.053    10.787 f  AD9783_inst1/spi_trigger_i_1__2/O
                         net (fo=1, routed)           0.000    10.787    AD9783_inst1/spi_trigger_i_1__2_n_0
    SLICE_X12Y47         FDCE                                         f  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/clk_in
    SLICE_X12Y47         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism              0.204    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X12Y47         FDCE (Setup_fdce_C_D)        0.072    14.647    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -10.787    
  -------------------------------------------------------------------
                         slack                                  3.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.028ns (8.064%)  route 0.319ns (91.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.319     2.224    AD9783_inst1/spi_trigger_reg_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.252 r  AD9783_inst1/spi_trigger_i_1__2/O
                         net (fo=1, routed)           0.000     2.252    AD9783_inst1/spi_trigger_i_1__2_n_0
    SLICE_X12Y47         FDCE                                         r  AD9783_inst1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    AD9783_inst1/clk_in
    SLICE_X12Y47         FDCE                                         r  AD9783_inst1/spi_trigger_reg/C
                         clock pessimism             -0.147     2.027    
    SLICE_X12Y47         FDCE (Hold_fdce_C_D)         0.087     2.114    AD9783_inst1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.028ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.469ns (27.810%)  route 1.217ns (72.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.931     7.088    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.056     7.144 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.287     7.430    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)       -0.115    14.458    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.430    
  -------------------------------------------------------------------
                         slack                                  7.028    

Slack (MET) :             7.092ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.519ns (28.694%)  route 1.290ns (71.306%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.931     7.088    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.053     7.141 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.359     7.500    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.053     7.553 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.553    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.072    14.645    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                          -7.553    
  -------------------------------------------------------------------
                         slack                                  7.092    

Slack (MET) :             7.212ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.691ns  (logic 0.466ns (27.550%)  route 1.225ns (72.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.225     7.382    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.053     7.435 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     7.435    ADC2/LTC2195_SPI_inst_n_3
    SLICE_X10Y44         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.732    14.405    ADC2/clk_in
    SLICE_X10Y44         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X10Y44         FDCE (Setup_fdce_C_D)        0.073    14.647    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -7.435    
  -------------------------------------------------------------------
                         slack                                  7.212    

Slack (MET) :             7.240ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.466ns (28.040%)  route 1.196ns (71.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.196     7.353    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.053     7.406 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.406    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.073    14.646    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                  7.240    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.476ns (28.470%)  route 1.196ns (71.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.196     7.353    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.063     7.416 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     7.416    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.092    14.665    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.466ns (32.239%)  route 0.979ns (67.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.979     7.136    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.053     7.189 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     7.189    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X10Y44         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.732    14.405    ADC2/clk_in
    SLICE_X10Y44         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X10Y44         FDCE (Setup_fdce_C_D)        0.072    14.646    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.599ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.466ns (35.812%)  route 0.835ns (64.188%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.835     6.992    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.053     7.045 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     7.045    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X8Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y43          FDCE (Setup_fdce_C_D)        0.071    14.644    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  7.599    

Slack (MET) :             7.617ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.469ns (35.960%)  route 0.835ns (64.040%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.744ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.246     5.029 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.716     5.744    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.413     6.157 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.835     6.992    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.056     7.048 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     7.048    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X8Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y43          FDCE (Setup_fdce_C_D)        0.092    14.665    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -7.048    
  -------------------------------------------------------------------
                         slack                                  7.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.141%)  route 0.375ns (66.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.375     2.784    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y43          LUT4 (Prop_lut4_I0_O)        0.030     2.814 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.814    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X8Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X8Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.096     2.123    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.184ns (32.902%)  route 0.375ns (67.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.375     2.784    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.028     2.812 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.812    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X8Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X8Y43          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X8Y43          FDCE (Hold_fdce_C_D)         0.087     2.114    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.759ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.184ns (29.656%)  route 0.436ns (70.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.436     2.845    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I4_O)        0.028     2.873 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.873    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X10Y44         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X10Y44         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.087     2.114    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.873    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.718ns  (logic 0.182ns (25.351%)  route 0.536ns (74.649%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.536     2.945    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y44          LUT4 (Prop_lut4_I0_O)        0.026     2.971 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.971    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X8Y44          FDCE (Hold_fdce_C_D)         0.096     2.123    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.184ns (25.558%)  route 0.536ns (74.442%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.536     2.945    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y44          LUT4 (Prop_lut4_I1_O)        0.028     2.973 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.973    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X8Y44          FDCE (Hold_fdce_C_D)         0.087     2.114    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.184ns (25.259%)  route 0.544ns (74.741%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.544     2.953    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.028     2.981 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.981    ADC2/LTC2195_SPI_inst_n_3
    SLICE_X10Y44         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X10Y44         FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X10Y44         FDCE (Hold_fdce_C_D)         0.087     2.114    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.911ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.212ns (27.436%)  route 0.561ns (72.564%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.422     2.831    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X9Y44          LUT4 (Prop_lut4_I0_O)        0.028     2.859 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.139     2.997    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.028     3.025 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.025    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X8Y44          FDCE (Hold_fdce_C_D)         0.087     2.114    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.941ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.961%)  route 0.530ns (74.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.091     1.909 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.344     2.253    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_fdce_C_Q)         0.156     2.409 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.422     2.831    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X9Y44          LUT4 (Prop_lut4_I1_O)        0.030     2.861 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.109     2.969    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     2.027    
    SLICE_X8Y44          FDCE (Hold_fdce_C_D)         0.001     2.028    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.941    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.384ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.331ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        1.231ns  (logic 0.053ns (4.304%)  route 1.178ns (95.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns = ( 10.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     9.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308    10.030 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           1.178    11.208    ADC2/spi_data_reg_n_0_[7]
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.053    11.261 f  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    11.261    ADC2/spi_data[7]_i_1_n_0
    SLICE_X8Y42          FDRE                                         f  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)        0.072    14.645    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -11.261    
  -------------------------------------------------------------------
                         slack                                  3.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.028ns (5.182%)  route 0.512ns (94.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.512     2.417    ADC2/spi_data_reg_n_0_[7]
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.028     2.445 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.445    ADC2/spi_data[7]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    ADC2/clk_in
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.087     2.113    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.331    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.608ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.007ns  (logic 0.053ns (5.265%)  route 0.954ns (94.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns = ( 10.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     9.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308    10.030 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.954    10.983    ADC2/spi_data_reg_n_0_[8]
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.053    11.036 f  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    11.036    ADC2/spi_data[8]_i_1_n_0
    SLICE_X8Y42          FDRE                                         f  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)        0.071    14.644    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  3.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.028ns (5.974%)  route 0.441ns (94.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.441     2.345    ADC2/spi_data_reg_n_0_[8]
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.028     2.373 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.373    ADC2/spi_data[8]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    ADC2/clk_in
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.087     2.113    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.260    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.365ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.365ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.253ns  (logic 0.053ns (4.230%)  route 1.200ns (95.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns = ( 9.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     9.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.269     9.991 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.200    11.190    ADC2/spi_data_reg_n_0_[9]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.053    11.243 f  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    11.243    ADC2/spi_data[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         f  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X9Y42          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.035    14.608    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -11.243    
  -------------------------------------------------------------------
                         slack                                  3.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.028ns (5.138%)  route 0.517ns (94.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.100     1.886 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.517     2.403    ADC2/spi_data_reg_n_0_[9]
    SLICE_X9Y42          LUT6 (Prop_lut6_I5_O)        0.028     2.431 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.431    ADC2/spi_data[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    ADC2/clk_in
    SLICE_X9Y42          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.060     2.086    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.272ns  (logic 0.053ns (4.166%)  route 1.219ns (95.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.219    11.250    ADC2/spi_trigger_reg_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.053    11.303 f  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    11.303    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X8Y44          FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y44          FDCE (Setup_fdce_C_D)        0.073    14.646    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                         -11.303    
  -------------------------------------------------------------------
                         slack                                  3.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.028ns (4.287%)  route 0.625ns (95.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.625     2.530    ADC2/spi_trigger_reg_n_0
    SLICE_X8Y44          LUT6 (Prop_lut6_I5_O)        0.028     2.558 r  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.558    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X8Y44          FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    ADC2/clk_in
    SLICE_X8Y44          FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     2.027    
    SLICE_X8Y44          FDCE (Hold_fdce_C_D)         0.087     2.114    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.558    
  -------------------------------------------------------------------
                         slack                                  0.444    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.715ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.587ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.194ns  (logic 0.573ns (17.939%)  route 2.621ns (82.061%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           2.621    12.635    ADC1/p_24_out
    SLICE_X0Y74          FDRE                                         r  ADC1/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.583    14.256    ADC1/clk_in
    SLICE_X0Y74          FDRE                                         r  ADC1/ADC0_out_reg[14]/C
                         clock pessimism              0.204    14.461    
                         clock uncertainty           -0.194    14.267    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)       -0.045    14.222    ADC1/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.222    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.744ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.044ns  (logic 0.573ns (18.824%)  route 2.471ns (81.176%))
  Logic Levels:           0  
  Clock Path Skew:        -3.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.471    12.484    ADC1/p_25_out
    SLICE_X0Y68          FDRE                                         r  ADC1/ADC0_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.590    14.263    ADC1/clk_in
    SLICE_X0Y68          FDRE                                         r  ADC1/ADC0_out_reg[12]/C
                         clock pessimism              0.204    14.468    
                         clock uncertainty           -0.194    14.274    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)       -0.045    14.229    ADC1/ADC0_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.229    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.918ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.880ns  (logic 0.573ns (19.895%)  route 2.307ns (80.105%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.307    12.317    ADC1/p_37_out
    SLICE_X0Y74          FDRE                                         r  ADC1/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.583    14.256    ADC1/clk_in
    SLICE_X0Y74          FDRE                                         r  ADC1/ADC0_out_reg[5]/C
                         clock pessimism              0.204    14.461    
                         clock uncertainty           -0.194    14.267    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)       -0.032    14.235    ADC1/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                  1.918    

Slack (MET) :             1.938ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.858ns  (logic 0.573ns (20.047%)  route 2.285ns (79.953%))
  Logic Levels:           0  
  Clock Path Skew:        -3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.285    12.295    ADC1/p_33_out
    SLICE_X0Y74          FDRE                                         r  ADC1/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.583    14.256    ADC1/clk_in
    SLICE_X0Y74          FDRE                                         r  ADC1/ADC0_out_reg[13]/C
                         clock pessimism              0.204    14.461    
                         clock uncertainty           -0.194    14.267    
    SLICE_X0Y74          FDRE (Setup_fdre_C_D)       -0.034    14.233    ADC1/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  1.938    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.816ns  (logic 0.573ns (20.345%)  route 2.243ns (79.655%))
  Logic Levels:           0  
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.243    12.257    ADC1/p_27_out
    SLICE_X0Y65          FDRE                                         r  ADC1/ADC0_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.593    14.266    ADC1/clk_in
    SLICE_X0Y65          FDRE                                         r  ADC1/ADC0_out_reg[8]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)       -0.045    14.232    ADC1/ADC0_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.138ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.665ns  (logic 0.573ns (21.502%)  route 2.092ns (78.498%))
  Logic Levels:           0  
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.092    12.105    ADC1/p_26_out
    SLICE_X0Y63          FDRE                                         r  ADC1/ADC0_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.594    14.267    ADC1/clk_in
    SLICE_X0Y63          FDRE                                         r  ADC1/ADC0_out_reg[10]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)       -0.034    14.244    ADC1/ADC0_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.244    
                         arrival time                         -12.105    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.141ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.662ns  (logic 0.573ns (21.523%)  route 2.089ns (78.476%))
  Logic Levels:           0  
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.263ns = ( 14.263 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.089    12.099    ADC1/p_34_out
    SLICE_X0Y68          FDRE                                         r  ADC1/ADC0_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.590    14.263    ADC1/clk_in
    SLICE_X0Y68          FDRE                                         r  ADC1/ADC0_out_reg[11]/C
                         clock pessimism              0.204    14.468    
                         clock uncertainty           -0.194    14.274    
    SLICE_X0Y68          FDRE (Setup_fdre_C_D)       -0.034    14.240    ADC1/ADC0_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.240    
                         arrival time                         -12.099    
  -------------------------------------------------------------------
                         slack                                  2.141    

Slack (MET) :             2.227ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.568ns  (logic 0.573ns (22.316%)  route 1.995ns (77.684%))
  Logic Levels:           0  
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           1.995    12.008    ADC1/p_29_out
    SLICE_X0Y61          FDRE                                         r  ADC1/ADC0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.596    14.269    ADC1/clk_in
    SLICE_X0Y61          FDRE                                         r  ADC1/ADC0_out_reg[4]/C
                         clock pessimism              0.204    14.474    
                         clock uncertainty           -0.194    14.280    
    SLICE_X0Y61          FDRE (Setup_fdre_C_D)       -0.045    14.235    ADC1/ADC0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.235    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  2.227    

Slack (MET) :             2.230ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.575ns  (logic 0.573ns (22.250%)  route 2.002ns (77.750%))
  Logic Levels:           0  
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.187ns = ( 9.437 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.010 r  ADC1/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.002    12.012    ADC1/p_35_out
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[9]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y67          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC1/ADC0_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -12.012    
  -------------------------------------------------------------------
                         slack                                  2.230    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.568ns  (logic 0.573ns (22.314%)  route 1.995ns (77.686%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.191ns = ( 9.441 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.905     9.441    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.014 r  ADC1/pins[1].ISERDESE2_inst/Q2
                         net (fo=1, routed)           1.995    12.008    ADC1/p_30_out
    SLICE_X0Y56          FDRE                                         r  ADC1/ADC0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598    14.271    ADC1/clk_in
    SLICE_X0Y56          FDRE                                         r  ADC1/ADC0_out_reg[2]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y56          FDRE (Setup_fdre_C_D)       -0.034    14.248    ADC1/ADC0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  2.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.715ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.674ns  (logic 0.193ns (28.632%)  route 0.481ns (71.368%))
  Logic Levels:           0  
  Clock Path Skew:        -1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.481     4.921    ADC1/p_2_out
    SLICE_X0Y71          FDRE                                         r  ADC1/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.873     2.122    ADC1/clk_in
    SLICE_X0Y71          FDRE                                         r  ADC1/FR_out_reg[2]/C
                         clock pessimism             -0.147     1.974    
                         clock uncertainty            0.194     2.168    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.038     2.206    ADC1/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  2.715    

Slack (MET) :             2.716ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.678ns  (logic 0.193ns (28.458%)  route 0.485ns (71.542%))
  Logic Levels:           0  
  Clock Path Skew:        -1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.485     4.925    ADC1/p_1_out
    SLICE_X0Y70          FDRE                                         r  ADC1/FR_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.874     2.123    ADC1/clk_in
    SLICE_X0Y70          FDRE                                         r  ADC1/FR_out_reg[1]/C
                         clock pessimism             -0.147     1.975    
                         clock uncertainty            0.194     2.169    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.040     2.209    ADC1/FR_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.209    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  2.716    

Slack (MET) :             2.727ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.687ns  (logic 0.193ns (28.091%)  route 0.494ns (71.909%))
  Logic Levels:           0  
  Clock Path Skew:        -1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.494     4.934    ADC1/p_3_out
    SLICE_X0Y72          FDRE                                         r  ADC1/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.872     2.121    ADC1/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC1/FR_out_reg[3]/C
                         clock pessimism             -0.147     1.973    
                         clock uncertainty            0.194     2.167    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.040     2.207    ADC1/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.207    
                         arrival time                           4.934    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.742ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.706ns  (logic 0.193ns (27.346%)  route 0.513ns (72.654%))
  Logic Levels:           0  
  Clock Path Skew:        -1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.513     4.953    ADC1/p_4_out
    SLICE_X0Y66          FDRE                                         r  ADC1/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.878     2.127    ADC1/clk_in
    SLICE_X0Y66          FDRE                                         r  ADC1/FR_out_reg[4]/C
                         clock pessimism             -0.147     1.979    
                         clock uncertainty            0.194     2.173    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.038     2.211    ADC1/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.211    
                         arrival time                           4.953    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.742ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.709ns  (logic 0.193ns (27.223%)  route 0.516ns (72.777%))
  Logic Levels:           0  
  Clock Path Skew:        -1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.516     4.956    ADC1/p_5_out
    SLICE_X0Y66          FDRE                                         r  ADC1/FR_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.878     2.127    ADC1/clk_in
    SLICE_X0Y66          FDRE                                         r  ADC1/FR_out_reg[5]/C
                         clock pessimism             -0.147     1.979    
                         clock uncertainty            0.194     2.173    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.041     2.214    ADC1/FR_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           4.956    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.760ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.725ns  (logic 0.193ns (26.625%)  route 0.532ns (73.375%))
  Logic Levels:           0  
  Clock Path Skew:        -1.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.532     4.972    ADC1/p_6_out
    SLICE_X0Y68          FDRE                                         r  ADC1/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.876     2.125    ADC1/clk_in
    SLICE_X0Y68          FDRE                                         r  ADC1/FR_out_reg[6]/C
                         clock pessimism             -0.147     1.977    
                         clock uncertainty            0.194     2.171    
    SLICE_X0Y68          FDRE (Hold_fdre_C_D)         0.041     2.212    ADC1/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           4.972    
  -------------------------------------------------------------------
                         slack                                  2.760    

Slack (MET) :             2.787ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.749ns  (logic 0.193ns (25.755%)  route 0.556ns (74.245%))
  Logic Levels:           0  
  Clock Path Skew:        -1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.556     4.997    ADC1/p_7_out
    SLICE_X0Y67          FDRE                                         r  ADC1/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.877     2.126    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/FR_out_reg[7]/C
                         clock pessimism             -0.147     1.978    
                         clock uncertainty            0.194     2.172    
    SLICE_X0Y67          FDRE (Hold_fdre_C_D)         0.038     2.210    ADC1/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           4.997    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.788ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.754ns  (logic 0.193ns (25.600%)  route 0.561ns (74.400%))
  Logic Levels:           0  
  Clock Path Skew:        -1.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.127ns
    Source Clock Delay      (SCD):    2.997ns = ( 4.247 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.665     4.247    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.440 r  ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.561     5.001    ADC1/p_0_out
    SLICE_X0Y66          FDRE                                         r  ADC1/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.878     2.127    ADC1/clk_in
    SLICE_X0Y66          FDRE                                         r  ADC1/FR_out_reg[0]/C
                         clock pessimism             -0.147     1.979    
                         clock uncertainty            0.194     2.173    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.040     2.213    ADC1/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.213    
                         arrival time                           5.001    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.842ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.738ns  (logic 0.193ns (26.142%)  route 0.545ns (73.858%))
  Logic Levels:           0  
  Clock Path Skew:        -1.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.663     4.245    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.438 r  ADC1/pins[2].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.545     4.983    ADC1/data_out_17
    SLICE_X0Y115         FDRE                                         r  ADC1/ADC1_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.807     2.056    ADC1/clk_in
    SLICE_X0Y115         FDRE                                         r  ADC1/ADC1_out_reg[13]/C
                         clock pessimism             -0.147     1.908    
                         clock uncertainty            0.194     2.102    
    SLICE_X0Y115         FDRE (Hold_fdre_C_D)         0.040     2.142    ADC1/ADC1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           4.983    
  -------------------------------------------------------------------
                         slack                                  2.842    

Slack (MET) :             2.849ns  (arrival time - required time)
  Source:                 ADC1/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC1_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.745ns  (logic 0.193ns (25.903%)  route 0.552ns (74.097%))
  Logic Levels:           0  
  Clock Path Skew:        -1.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    2.995ns = ( 4.245 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.663     4.245    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y84         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.438 r  ADC1/pins[2].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.552     4.990    ADC1/data_out_16
    SLICE_X0Y116         FDRE                                         r  ADC1/ADC1_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.806     2.055    ADC1/clk_in
    SLICE_X0Y116         FDRE                                         r  ADC1/ADC1_out_reg[15]/C
                         clock pessimism             -0.147     1.907    
                         clock uncertainty            0.194     2.101    
    SLICE_X0Y116         FDRE (Hold_fdre_C_D)         0.040     2.141    ADC1/ADC1_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           4.990    
  -------------------------------------------------------------------
                         slack                                  2.849    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.988ns  (logic 0.573ns (19.174%)  route 2.415ns (80.826%))
  Logic Levels:           0  
  Clock Path Skew:        -4.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.415    13.567    ADC2/p_26_out
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC0_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.589    14.262    ADC2/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC0_out_reg[10]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.034    14.239    ADC2/ADC0_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.239    
                         arrival time                         -13.567    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.933ns  (logic 0.573ns (19.535%)  route 2.360ns (80.465%))
  Logic Levels:           0  
  Clock Path Skew:        -4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.360    13.505    ADC2/p_35_out
    SLICE_X0Y83          FDRE                                         r  ADC2/ADC0_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.592    14.265    ADC2/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC2/ADC0_out_reg[9]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y83          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC2/ADC0_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -13.505    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.755ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.899ns  (logic 0.573ns (19.762%)  route 2.326ns (80.238%))
  Logic Levels:           0  
  Clock Path Skew:        -4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    9.329ns = ( 10.579 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    11.152 r  ADC2/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.326    13.478    ADC2/p_28_out
    SLICE_X0Y75          FDRE                                         r  ADC2/ADC0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.583    14.256    ADC2/clk_in
    SLICE_X0Y75          FDRE                                         r  ADC2/ADC0_out_reg[6]/C
                         clock pessimism              0.204    14.461    
                         clock uncertainty           -0.194    14.267    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)       -0.034    14.233    ADC2/ADC0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.233    
                         arrival time                         -13.478    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.909ns  (logic 0.573ns (19.698%)  route 2.336ns (80.302%))
  Logic Levels:           0  
  Clock Path Skew:        -4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.336    13.472    ADC2/data_out_25
    SLICE_X0Y93          FDRE                                         r  ADC2/ADC1_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598    14.271    ADC2/clk_in
    SLICE_X0Y93          FDRE                                         r  ADC2/ADC1_out_reg[12]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y93          FDRE (Setup_fdre_C_D)       -0.034    14.248    ADC2/ADC1_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -13.472    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.697ns  (logic 0.573ns (21.243%)  route 2.124ns (78.757%))
  Logic Levels:           0  
  Clock Path Skew:        -5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.124    13.277    ADC2/data_out_20
    SLICE_X1Y107         FDRE                                         r  ADC2/ADC1_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.404    14.077    ADC2/clk_in
    SLICE_X1Y107         FDRE                                         r  ADC2/ADC1_out_reg[7]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X1Y107         FDRE (Setup_fdre_C_D)       -0.034    14.054    ADC2/ADC1_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.054    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.686ns  (logic 0.573ns (21.334%)  route 2.113ns (78.666%))
  Logic Levels:           0  
  Clock Path Skew:        -5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.113    13.265    ADC2/data_out_19
    SLICE_X0Y103         FDRE                                         r  ADC2/ADC1_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.404    14.077    ADC2/clk_in
    SLICE_X0Y103         FDRE                                         r  ADC2/ADC1_out_reg[9]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)       -0.045    14.043    ADC2/ADC1_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.043    
                         arrival time                         -13.265    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.879ns  (logic 0.573ns (19.904%)  route 2.306ns (80.096%))
  Logic Levels:           0  
  Clock Path Skew:        -4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    9.322ns = ( 10.572 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.145 r  ADC2/pins[0].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.306    13.450    ADC2/p_33_out
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.593    14.266    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[13]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.045    14.232    ADC2/ADC0_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.232    
                         arrival time                         -13.450    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.858ns  (logic 0.573ns (20.050%)  route 2.285ns (79.950%))
  Logic Levels:           0  
  Clock Path Skew:        -4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 14.268 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.285    13.421    ADC2/data_out_27
    SLICE_X0Y87          FDRE                                         r  ADC2/ADC1_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.595    14.268    ADC2/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC2/ADC1_out_reg[8]/C
                         clock pessimism              0.204    14.473    
                         clock uncertainty           -0.194    14.279    
    SLICE_X0Y87          FDRE (Setup_fdre_C_D)       -0.045    14.234    ADC2/ADC1_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.234    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.641ns  (logic 0.573ns (21.695%)  route 2.068ns (78.305%))
  Logic Levels:           0  
  Clock Path Skew:        -5.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.077ns = ( 14.077 - 10.000 ) 
    Source Clock Delay      (SCD):    9.330ns = ( 10.580 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    11.153 r  ADC2/pins[2].ISERDESE2_inst/Q7
                         net (fo=1, routed)           2.068    13.221    ADC2/data_out_17
    SLICE_X0Y104         FDRE                                         r  ADC2/ADC1_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.404    14.077    ADC2/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC2/ADC1_out_reg[13]/C
                         clock pessimism              0.204    14.282    
                         clock uncertainty           -0.194    14.088    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)       -0.032    14.056    ADC2/ADC1_out_reg[13]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.827ns  (logic 0.573ns (20.271%)  route 2.254ns (79.729%))
  Logic Levels:           0  
  Clock Path Skew:        -4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    9.314ns = ( 10.564 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    11.137 r  ADC2/pins[3].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.254    13.390    ADC2/data_out_30
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC1_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.589    14.262    ADC2/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC1_out_reg[2]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.032    14.241    ADC2/ADC1_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.870ns  (arrival time - required time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.523ns = ( 4.773 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.718     4.773    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.966 r  ADC2/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     5.161    ADC2/p_24_out
    SLICE_X0Y8           FDRE                                         r  ADC2/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC2/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC2/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.872ns  (arrival time - required time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.199ns
    Source Clock Delay      (SCD):    3.519ns = ( 4.769 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.714     4.769    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.962 r  ADC2/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     5.157    ADC2/p_32_out
    SLICE_X0Y16          FDRE                                         r  ADC2/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.950     2.199    ADC2/clk_in
    SLICE_X0Y16          FDRE                                         r  ADC2/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.051    
                         clock uncertainty            0.194     2.245    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.040     2.285    ADC2/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           5.157    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.942ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.462ns  (logic 0.193ns (41.779%)  route 0.269ns (58.221%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.269     5.232    ADC2/p_4_out
    SLICE_X0Y38          FDRE                                         r  ADC2/FR_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.955     2.204    ADC2/clk_in
    SLICE_X0Y38          FDRE                                         r  ADC2/FR_out_reg[4]/C
                         clock pessimism             -0.147     2.056    
                         clock uncertainty            0.194     2.250    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.040     2.290    ADC2/FR_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.290    
                         arrival time                           5.232    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.947ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.466ns  (logic 0.193ns (41.417%)  route 0.273ns (58.583%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.273     5.236    ADC2/p_6_out
    SLICE_X0Y40          FDRE                                         r  ADC2/FR_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y40          FDRE                                         r  ADC2/FR_out_reg[6]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.038     2.289    ADC2/FR_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           5.236    
  -------------------------------------------------------------------
                         slack                                  2.947    

Slack (MET) :             2.960ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.477ns  (logic 0.193ns (40.471%)  route 0.284ns (59.529%))
  Logic Levels:           0  
  Clock Path Skew:        -1.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.284     5.247    ADC2/p_3_out
    SLICE_X0Y36          FDRE                                         r  ADC2/FR_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.952     2.201    ADC2/clk_in
    SLICE_X0Y36          FDRE                                         r  ADC2/FR_out_reg[3]/C
                         clock pessimism             -0.147     2.053    
                         clock uncertainty            0.194     2.247    
    SLICE_X0Y36          FDRE (Hold_fdre_C_D)         0.040     2.287    ADC2/FR_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.969ns  (arrival time - required time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.489ns  (logic 0.193ns (39.464%)  route 0.296ns (60.536%))
  Logic Levels:           0  
  Clock Path Skew:        -1.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.197ns
    Source Clock Delay      (SCD):    3.513ns = ( 4.763 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.708     4.763    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.956 r  ADC2/pins[3].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.296     5.252    ADC2/data_out_24
    SLICE_X0Y18          FDRE                                         r  ADC2/ADC1_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.948     2.197    ADC2/clk_in
    SLICE_X0Y18          FDRE                                         r  ADC2/ADC1_out_reg[14]/C
                         clock pessimism             -0.147     2.049    
                         clock uncertainty            0.194     2.243    
    SLICE_X0Y18          FDRE (Hold_fdre_C_D)         0.040     2.283    ADC2/ADC1_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           5.252    
  -------------------------------------------------------------------
                         slack                                  2.969    

Slack (MET) :             2.989ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.509ns  (logic 0.193ns (37.898%)  route 0.316ns (62.102%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.316     5.279    ADC2/p_2_out
    SLICE_X0Y40          FDRE                                         r  ADC2/FR_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y40          FDRE                                         r  ADC2/FR_out_reg[2]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y40          FDRE (Hold_fdre_C_D)         0.040     2.291    ADC2/FR_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           5.279    
  -------------------------------------------------------------------
                         slack                                  2.989    

Slack (MET) :             2.994ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.515ns  (logic 0.193ns (37.465%)  route 0.322ns (62.535%))
  Logic Levels:           0  
  Clock Path Skew:        -1.463ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.322     5.285    ADC2/p_7_out
    SLICE_X0Y42          FDRE                                         r  ADC2/FR_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y42          FDRE                                         r  ADC2/FR_out_reg[7]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.040     2.291    ADC2/FR_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           5.285    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.027ns  (arrival time - required time)
  Source:                 ADC2/pins[2].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC1_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.540ns  (logic 0.193ns (35.711%)  route 0.347ns (64.289%))
  Logic Levels:           0  
  Clock Path Skew:        -1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.202ns
    Source Clock Delay      (SCD):    3.524ns = ( 4.774 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.719     4.774    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y46         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.967 r  ADC2/pins[2].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.347     5.315    ADC2/data_out_16
    SLICE_X0Y37          FDRE                                         r  ADC2/ADC1_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.953     2.202    ADC2/clk_in
    SLICE_X0Y37          FDRE                                         r  ADC2/ADC1_out_reg[15]/C
                         clock pessimism             -0.147     2.054    
                         clock uncertainty            0.194     2.248    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.040     2.288    ADC2/ADC1_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           5.315    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.063ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.585ns  (logic 0.193ns (32.966%)  route 0.392ns (67.034%))
  Logic Levels:           0  
  Clock Path Skew:        -1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    3.520ns = ( 4.770 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.963 r  ADC2/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.392     5.356    ADC2/p_0_out
    SLICE_X0Y47          FDRE                                         r  ADC2/FR_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.958     2.207    ADC2/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC2/FR_out_reg[0]/C
                         clock pessimism             -0.147     2.059    
                         clock uncertainty            0.194     2.253    
    SLICE_X0Y47          FDRE (Hold_fdre_C_D)         0.040     2.293    ADC2/FR_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           5.356    
  -------------------------------------------------------------------
                         slack                                  3.063    





---------------------------------------------------------------------------------------------------
From Clock:  rstLEDclk/clk__0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.722ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.278ns  (required time - arrival time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rstLEDclk/clk__0 fall@5.000ns)
  Data Path Delay:        2.340ns  (logic 0.173ns (7.393%)  route 2.167ns (92.607%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.953ns = ( 13.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.577ns = ( 9.577 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 f  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 f  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.531    11.864    rstLEDclk/clk_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.053    11.917 f  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000    11.917    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         f  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism              0.204    14.158    
                         clock uncertainty           -0.035    14.122    
    SLICE_X54Y146        FDRE (Setup_fdre_C_D)        0.072    14.194    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         14.194    
                         arrival time                         -11.917    
  -------------------------------------------------------------------
                         slack                                  2.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 rstLEDclk/div_clk_reg/Q
                            (clock source 'rstLEDclk/clk__0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rstLEDclk/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rstLEDclk/clk__0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.054ns (6.067%)  route 0.836ns (93.933%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.760ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rstLEDclk/clk__0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.594     2.622    rstLEDclk/clk_BUFG
    SLICE_X54Y146        LUT5 (Prop_lut5_I4_O)        0.028     2.650 r  rstLEDclk/div_clk_i_1/O
                         net (fo=1, routed)           0.000     2.650    rstLEDclk/div_clk_i_1_n_0
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE                                         r  rstLEDclk/div_clk_reg/C
                         clock pessimism             -0.147     1.841    
    SLICE_X54Y146        FDRE (Hold_fdre_C_D)         0.087     1.928    rstLEDclk/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.722    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.421ns  (logic 0.053ns (3.730%)  route 1.368ns (96.270%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.121    13.432    AD9783_inst0/rst_in
    SLICE_X3Y46          LUT3 (Prop_lut3_I2_O)        0.053    13.485 r  AD9783_inst0/rst_out_i_1/O
                         net (fo=1, routed)           0.247    13.732    AD9783_inst0/rst_out_i_1_n_0
    SLICE_X3Y47          FDRE                                         r  AD9783_inst0/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.793    14.466    AD9783_inst0/clk_in
    SLICE_X3Y47          FDRE                                         r  AD9783_inst0/rst_out_reg/C
                         clock pessimism              0.204    14.671    
                         clock uncertainty           -0.035    14.635    
    SLICE_X3Y47          FDRE (Setup_fdre_C_CE)      -0.244    14.391    AD9783_inst0/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -13.732    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.105ns  (logic 0.053ns (4.796%)  route 1.052ns (95.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 14.406 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.766    13.076    AD9783_inst1/rst_in
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.053    13.129 r  AD9783_inst1/rst_out_i_1__0/O
                         net (fo=1, routed)           0.286    13.416    AD9783_inst1/rst_out_i_1__0_n_0
    SLICE_X15Y47         FDRE                                         r  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/clk_in
    SLICE_X15Y47         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism              0.204    14.611    
                         clock uncertainty           -0.035    14.575    
    SLICE_X15Y47         FDRE (Setup_fdre_C_CE)      -0.244    14.331    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -13.416    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.962ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.336ns  (logic 0.053ns (3.968%)  route 1.283ns (96.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.283    13.593    ADC2/rst_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.053    13.646 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    13.646    ADC2/spi_data[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X9Y42          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.035    14.608    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.961ns  (logic 0.053ns (5.515%)  route 0.908ns (94.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.508    12.818    AD9783_inst0/rst_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.053    12.871 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.400    13.272    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.244    14.390    AD9783_inst0/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.961ns  (logic 0.053ns (5.515%)  route 0.908ns (94.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.508    12.818    AD9783_inst0/rst_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.053    12.871 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.400    13.272    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[15]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.244    14.390    AD9783_inst0/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.961ns  (logic 0.053ns (5.515%)  route 0.908ns (94.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.508    12.818    AD9783_inst0/rst_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.053    12.871 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.400    13.272    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.244    14.390    AD9783_inst0/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.961ns  (logic 0.053ns (5.515%)  route 0.908ns (94.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 14.465 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.508    12.818    AD9783_inst0/rst_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.053    12.871 r  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.400    13.272    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/C
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.035    14.634    
    SLICE_X3Y45          FDRE (Setup_fdre_C_CE)      -0.244    14.390    AD9783_inst0/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.390    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.123ns  (logic 0.053ns (4.718%)  route 1.070ns (95.282%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.070    13.381    ADC2/rst_in
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.053    13.434 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    13.434    ADC2/spi_data[7]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)        0.072    14.645    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -13.434    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.118ns  (logic 0.053ns (4.739%)  route 1.065ns (95.261%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.065    13.376    ADC2/rst_in
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.053    13.429 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    13.429    ADC2/spi_data[8]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC2/clk_in
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)        0.071    14.644    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.028ns (5.919%)  route 0.445ns (94.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.292     3.086    AD9783_inst0/rst_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.028     3.114 f  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.153     3.267    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y45          FDRE                                         f  AD9783_inst0/spi_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X3Y45          FDRE (Hold_fdre_C_CE)        0.010     2.068    AD9783_inst0/spi_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.028ns (5.919%)  route 0.445ns (94.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.292     3.086    AD9783_inst0/rst_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.028     3.114 f  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.153     3.267    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y45          FDRE                                         f  AD9783_inst0/spi_data_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[15]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X3Y45          FDRE (Hold_fdre_C_CE)        0.010     2.068    AD9783_inst0/spi_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.028ns (5.919%)  route 0.445ns (94.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.292     3.086    AD9783_inst0/rst_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.028     3.114 f  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.153     3.267    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y45          FDRE                                         f  AD9783_inst0/spi_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X3Y45          FDRE (Hold_fdre_C_CE)        0.010     2.068    AD9783_inst0/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/spi_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.028ns (5.919%)  route 0.445ns (94.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.736ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.206ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.292     3.086    AD9783_inst0/rst_in
    SLICE_X3Y45          LUT5 (Prop_lut5_I4_O)        0.028     3.114 f  AD9783_inst0/spi_data[15]_i_1/O
                         net (fo=4, routed)           0.153     3.267    AD9783_inst0/spi_data[15]_i_1_n_0
    SLICE_X3Y45          FDRE                                         f  AD9783_inst0/spi_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.058    
    SLICE_X3Y45          FDRE (Hold_fdre_C_CE)        0.010     2.068    AD9783_inst0/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           3.267    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.028ns (4.703%)  route 0.567ns (95.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.567     3.362    ADC2/rst_in
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.028     3.390 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     3.390    ADC2/spi_data[8]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    ADC2/clk_in
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.087     2.113    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           3.390    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.278ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.028ns (4.687%)  route 0.569ns (95.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.569     3.364    ADC2/rst_in
    SLICE_X8Y42          LUT6 (Prop_lut6_I4_O)        0.028     3.392 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.392    ADC2/spi_data[7]_i_1_n_0
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    ADC2/clk_in
    SLICE_X8Y42          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X8Y42          FDRE (Hold_fdre_C_D)         0.087     2.113    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           3.392    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.100%)  route 0.521ns (94.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.175ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.413     3.207    AD9783_inst1/rst_in
    SLICE_X15Y47         LUT3 (Prop_lut3_I2_O)        0.028     3.235 f  AD9783_inst1/rst_out_i_1__0/O
                         net (fo=1, routed)           0.108     3.343    AD9783_inst1/rst_out_i_1__0_n_0
    SLICE_X15Y47         FDRE                                         f  AD9783_inst1/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     2.175    AD9783_inst1/clk_in
    SLICE_X15Y47         FDRE                                         r  AD9783_inst1/rst_out_reg/C
                         clock pessimism             -0.147     2.027    
    SLICE_X15Y47         FDRE (Hold_fdre_C_CE)        0.010     2.037    AD9783_inst1/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.420ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.028ns (3.934%)  route 0.684ns (96.066%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.174ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.684     3.478    ADC2/rst_in
    SLICE_X9Y42          LUT6 (Prop_lut6_I4_O)        0.028     3.506 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     3.506    ADC2/spi_data[9]_i_1_n_0
    SLICE_X9Y42          FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     2.174    ADC2/clk_in
    SLICE_X9Y42          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     2.026    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.060     2.086    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/rst_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.028ns (3.977%)  route 0.676ns (96.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.735ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.576     3.370    AD9783_inst0/rst_in
    SLICE_X3Y46          LUT3 (Prop_lut3_I2_O)        0.028     3.398 f  AD9783_inst0/rst_out_i_1/O
                         net (fo=1, routed)           0.100     3.498    AD9783_inst0/rst_out_i_1_n_0
    SLICE_X3Y47          FDRE                                         f  AD9783_inst0/rst_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.958     2.207    AD9783_inst0/clk_in
    SLICE_X3Y47          FDRE                                         r  AD9783_inst0/rst_out_reg/C
                         clock pessimism             -0.147     2.059    
    SLICE_X3Y47          FDRE (Hold_fdre_C_CE)        0.010     2.069    AD9783_inst0/rst_out_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           3.498    
  -------------------------------------------------------------------
                         slack                                  1.429    





---------------------------------------------------------------------------------------------------
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        2.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.230ns  (logic 0.053ns (2.377%)  route 2.177ns (97.623%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.721    11.754    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.053    11.807 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__2/O
                         net (fo=1, routed)           0.456    12.262    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X9Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407    15.039    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.163    15.045    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -12.262    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             3.133ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.993ns  (logic 0.053ns (2.659%)  route 1.940ns (97.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.546    12.026    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X8Y46          FDCE (Setup_fdce_C_CE)      -0.138    15.159    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                  3.133    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.053ns (2.724%)  route 1.893ns (97.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.498    11.978    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.163    15.134    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.946ns  (logic 0.053ns (2.724%)  route 1.893ns (97.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.498    11.978    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.163    15.134    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.872ns  (logic 0.053ns (2.831%)  route 1.819ns (97.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.424    11.904    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407    15.039    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X8Y47          FDCE (Setup_fdce_C_CE)      -0.138    15.070    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.966ns  (logic 0.053ns (2.696%)  route 1.913ns (97.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    11.998    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.966ns  (logic 0.053ns (2.696%)  route 1.913ns (97.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    11.998    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.966ns  (logic 0.053ns (2.696%)  route 1.913ns (97.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    11.998    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.966ns  (logic 0.053ns (2.696%)  route 1.913ns (97.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    11.998    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.277    

Slack (MET) :             3.277ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.966ns  (logic 0.053ns (2.696%)  route 1.913ns (97.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           1.395    11.427    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.053    11.480 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    11.998    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -11.998    
  -------------------------------------------------------------------
                         slack                                  3.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.028ns (3.057%)  route 0.888ns (96.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     2.821    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.569    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.624    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.028ns (3.057%)  route 0.888ns (96.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     2.821    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.569    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.624    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.028ns (3.057%)  route 0.888ns (96.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     2.821    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.569    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.624    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.028ns (3.057%)  route 0.888ns (96.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     2.821    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.569    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.624    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.028ns (3.057%)  route 0.888ns (96.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     2.821    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.569    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.624    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.028ns (3.057%)  route 0.888ns (96.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     2.821    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     2.569    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.624    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.028ns (3.057%)  route 0.888ns (96.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     2.821    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     2.569    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.624    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.028ns (3.057%)  route 0.888ns (96.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     2.821    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     2.569    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.624    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.028ns (3.089%)  route 0.878ns (96.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.561ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.614ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.237     2.812    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.305     2.614    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     2.466    
    SLICE_X8Y46          FDCE (Hold_fdce_C_CE)        0.075     2.541    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.541    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.028ns (3.256%)  route 0.832ns (96.744%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.503ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     1.905 r  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.642     2.547    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT6 (Prop_lut6_I5_O)        0.028     2.575 f  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.190     2.765    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.247     2.555    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.408    
    SLICE_X8Y47          FDCE (Hold_fdce_C_CE)        0.075     2.483    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.282    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :           18  Failing Endpoints,  Worst Slack       -0.929ns,  Total Violation       -9.911ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.415ns  (logic 0.495ns (34.972%)  route 0.920ns (65.027%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.225    15.173    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X11Y47         LUT3 (Prop_lut3_I1_O)        0.053    15.226 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_3__2/O
                         net (fo=1, routed)           0.239    15.465    AD9783_inst1/AD_9783_SPI_inst/state[0]
    SLICE_X10Y46         LUT5 (Prop_lut5_I4_O)        0.053    15.518 r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__2/O
                         net (fo=1, routed)           0.456    15.974    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X9Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407    15.039    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X9Y47          FDRE (Setup_fdre_C_CE)      -0.163    15.045    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -15.974    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.380ns  (logic 0.442ns (32.029%)  route 0.938ns (67.971%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.546    15.939    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X8Y46          FDCE (Setup_fdce_C_CE)      -0.138    15.159    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                         -15.939    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.757ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.332ns  (logic 0.442ns (33.177%)  route 0.890ns (66.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.498    15.891    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.163    15.134    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -15.891    
  -------------------------------------------------------------------
                         slack                                 -0.757    

Slack (VIOLATED) :        -0.757ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.332ns  (logic 0.442ns (33.177%)  route 0.890ns (66.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.498    15.891    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X9Y46          FDCE (Setup_fdce_C_CE)      -0.163    15.134    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.134    
                         arrival time                         -15.891    
  -------------------------------------------------------------------
                         slack                                 -0.757    

Slack (VIOLATED) :        -0.747ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.258ns  (logic 0.442ns (35.125%)  route 0.816ns (64.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.424    15.817    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407    15.039    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X8Y47          FDCE (Setup_fdce_C_CE)      -0.138    15.070    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.070    
                         arrival time                         -15.817    
  -------------------------------------------------------------------
                         slack                                 -0.747    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.442ns (32.684%)  route 0.910ns (67.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    15.911    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.442ns (32.684%)  route 0.910ns (67.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    15.911    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.442ns (32.684%)  route 0.910ns (67.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    15.911    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.442ns (32.684%)  route 0.910ns (67.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    15.911    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                 -0.636    

Slack (VIOLATED) :        -0.636ns  (required time - arrival time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.352ns  (logic 0.442ns (32.684%)  route 0.910ns (67.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    9.559ns = ( 14.559 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.709    14.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053    14.073 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486    14.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.389    14.948 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.392    15.340    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.053    15.393 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.518    15.911    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Setup_fdce_C_CE)      -0.163    15.275    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -15.911    
  -------------------------------------------------------------------
                         slack                                 -0.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.028ns (3.666%)  route 0.736ns (96.334%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.555ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.541     3.335    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y46         LUT5 (Prop_lut5_I2_O)        0.028     3.363 f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_i_1__2/O
                         net (fo=1, routed)           0.195     3.558    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out4_out
    SLICE_X9Y47          FDRE                                         f  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.247     2.555    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y47          FDRE                                         r  AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.408    
    SLICE_X9Y47          FDRE (Hold_fdre_C_CE)        0.055     2.463    AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           3.558    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             6.657ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.171ns (44.886%)  route 0.210ns (55.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.210     9.244    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I3_O)        0.028     9.272 r  AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2/O
                         net (fo=1, routed)           0.000     9.272    AD9783_inst1/AD_9783_SPI_inst/state_f[1]_i_1__2_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.312     2.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.474    
                         clock uncertainty            0.035     2.509    
    SLICE_X11Y45         FDCE (Hold_fdce_C_D)         0.106     2.615    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           9.272    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.657ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.381ns  (logic 0.171ns (44.886%)  route 0.210ns (55.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.210     9.244    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X11Y45         LUT6 (Prop_lut6_I4_O)        0.028     9.272 r  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2/O
                         net (fo=1, routed)           0.000     9.272    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_1__2_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.312     2.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     2.474    
                         clock uncertainty            0.035     2.509    
    SLICE_X11Y45         FDCE (Hold_fdce_C_D)         0.106     2.615    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           9.272    
  -------------------------------------------------------------------
                         slack                                  6.657    

Slack (MET) :             6.664ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.385ns  (logic 0.171ns (44.420%)  route 0.214ns (55.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.214     9.248    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y46         LUT6 (Prop_lut6_I2_O)        0.028     9.276 r  AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     9.276    AD9783_inst1/AD_9783_SPI_inst/ready_out_i_1_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.283     2.591    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X10Y46         FDCE (Hold_fdce_C_D)         0.132     2.611    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           9.276    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.770ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.450ns  (logic 0.171ns (37.968%)  route 0.279ns (62.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.160     9.193    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I1_O)        0.028     9.221 r  AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__2/O
                         net (fo=2, routed)           0.120     9.341    AD9783_inst1/AD_9783_SPI_inst/state_f[0]_C_i_1__2_n_0
    SLICE_X11Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.283     2.591    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X11Y46         FDCE (Hold_fdce_C_D)         0.092     2.571    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.571    
                         arrival time                           9.341    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.821ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.589ns  (logic 0.171ns (29.015%)  route 0.418ns (70.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.172     9.206    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.028     9.234 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     9.480    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.659    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           9.480    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.589ns  (logic 0.171ns (29.015%)  route 0.418ns (70.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.172     9.206    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.028     9.234 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     9.480    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.659    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           9.480    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.589ns  (logic 0.171ns (29.015%)  route 0.418ns (70.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.172     9.206    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.028     9.234 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     9.480    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.659    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           9.480    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.589ns  (logic 0.171ns (29.015%)  route 0.418ns (70.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.172     9.206    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.028     9.234 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     9.480    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.659    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           9.480    
  -------------------------------------------------------------------
                         slack                                  6.821    

Slack (MET) :             6.821ns  (arrival time - required time)
  Source:                 AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.589ns  (logic 0.171ns (29.015%)  route 0.418ns (70.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    3.891ns = ( 8.891 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.848     8.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     8.671 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.220     8.891    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         LDCE (EnToQ_ldce_G_Q)        0.143     9.034 r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=6, routed)           0.172     9.206    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.028     9.234 r  AD9783_inst1/AD_9783_SPI_inst/counter_f[11]_i_1__2/O
                         net (fo=12, routed)          0.246     9.480    AD9783_inst1/AD_9783_SPI_inst/counter_f
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Hold_fdce_C_CE)        0.055     2.659    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.659    
                         arrival time                           9.480    
  -------------------------------------------------------------------
                         slack                                  6.821    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.829ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.402ns (33.394%)  route 0.802ns (66.606%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.962     5.992    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.053     6.045 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.509     6.554    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.349     6.903 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.802     7.705    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.053     7.758 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     7.758    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.637    15.299    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X7Y40          FDPE (Setup_fdpe_C_D)        0.119    15.587    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                          -7.758    
  -------------------------------------------------------------------
                         slack                                  7.829    

Slack (MET) :             7.995ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.402ns (36.864%)  route 0.689ns (63.136%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.998ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 15.351 - 10.000 ) 
    Source Clock Delay      (SCD):    6.554ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.962     5.992    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.053     6.045 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.509     6.554    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.349     6.903 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.689     7.591    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.053     7.644 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     7.644    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.689    15.351    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.556    
                         clock uncertainty           -0.035    15.520    
    SLICE_X3Y40          FDCE (Setup_fdce_C_D)        0.119    15.639    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.639    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  7.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.156ns (35.254%)  route 0.287ns (64.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.407     2.312    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.028     2.340 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.242     2.582    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     2.710 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.287     2.996    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.028     3.024 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     3.024    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.437     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.608    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.107     2.715    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.156ns (32.650%)  route 0.322ns (67.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.582ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.407     2.312    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.028     2.340 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.242     2.582    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     2.710 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.322     3.031    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.028     3.059 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     3.059    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.588    
    SLICE_X7Y40          FDPE (Hold_fdpe_C_D)         0.107     2.695    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.695    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.232ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.402ns (45.778%)  route 0.476ns (54.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.844     5.873    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.053     5.926 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.573     6.499    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.349     6.848 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.476     7.325    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.053     7.378 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     7.378    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X7Y39          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.660    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y39          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X7Y39          FDPE (Setup_fdpe_C_D)        0.119    15.610    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.610    
                         arrival time                          -7.378    
  -------------------------------------------------------------------
                         slack                                  8.232    

Slack (MET) :             8.248ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.402ns (44.759%)  route 0.496ns (55.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.844     5.873    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.053     5.926 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.573     6.499    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.349     6.848 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.496     7.345    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I1_O)        0.053     7.398 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     7.398    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X6Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.660    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X6Y39          FDCE (Setup_fdce_C_D)        0.155    15.646    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.646    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  8.248    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.402ns (48.289%)  route 0.430ns (51.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.844     5.873    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.053     5.926 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.573     6.499    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.349     6.848 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.430     7.279    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.053     7.332 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     7.332    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.729    15.391    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    15.596    
                         clock uncertainty           -0.035    15.560    
    SLICE_X7Y38          FDCE (Setup_fdce_C_D)        0.119    15.679    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.679    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  8.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.156ns (46.223%)  route 0.181ns (53.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.375     2.279    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.028     2.307 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.227     2.534    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.128     2.662 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.181     2.844    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.028     2.872 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     2.872    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.647    
    SLICE_X7Y38          FDCE (Hold_fdce_C_D)         0.107     2.754    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           2.872    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.156ns (43.801%)  route 0.200ns (56.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.375     2.279    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.028     2.307 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.227     2.534    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.128     2.662 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.200     2.862    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I1_O)        0.028     2.890 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     2.890    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X6Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.438     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     2.609    
    SLICE_X6Y39          FDCE (Hold_fdce_C_D)         0.134     2.743    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.743    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.156ns (45.067%)  route 0.190ns (54.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.375     2.279    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.028     2.307 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.227     2.534    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.128     2.662 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.190     2.852    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X7Y39          LUT3 (Prop_lut3_I1_O)        0.028     2.880 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     2.880    ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1_n_0
    SLICE_X7Y39          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.438     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y39          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.609    
    SLICE_X7Y39          FDPE (Hold_fdpe_C_D)         0.107     2.716    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.164    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        1.382ns  (logic 0.442ns (31.981%)  route 0.940ns (68.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    6.443ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.269     4.991 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.994     5.984    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.053     6.037 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.406     6.443    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          LDCE (EnToQ_ldce_G_Q)        0.389     6.832 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.450     7.282    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X6Y40          LUT3 (Prop_lut3_I1_O)        0.053     7.335 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.490     7.825    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X6Y40          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.637    15.299    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y40          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X6Y40          SRL16E (Setup_srl16e_CLK_D)
                                                      0.058    15.526    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.171ns (30.262%)  route 0.394ns (69.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.100     1.886 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.424     2.310    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.028     2.338 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.198     2.536    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          LDCE (EnToQ_ldce_G_Q)        0.143     2.679 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.191     2.870    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X6Y40          LUT3 (Prop_lut3_I1_O)        0.028     2.898 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.203     3.101    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1_n_0
    SLICE_X6Y40          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y40          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     2.588    
    SLICE_X6Y40          SRL16E (Hold_srl16e_CLK_D)
                                                      0.149     2.737    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.737    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.486ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.852ns  (logic 0.106ns (3.717%)  route 2.746ns (96.283%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.359 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.442    11.472    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.053    11.525 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=3, routed)           0.571    12.096    ADC2/LTC2195_SPI_inst/spi_scs_out_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.053    12.149 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.733    12.882    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X4Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.697    15.359    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    15.563    
                         clock uncertainty           -0.035    15.528    
    SLICE_X4Y41          FDRE (Setup_fdre_C_CE)      -0.160    15.368    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -12.882    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.617ns  (logic 0.106ns (4.051%)  route 2.511ns (95.949%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.276ns = ( 15.276 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.442    11.472    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.053    11.525 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=3, routed)           0.419    11.945    ADC2/LTC2195_SPI_inst/spi_scs_out_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.053    11.998 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.649    12.647    ADC2/LTC2195_SPI_inst/spi_sck_out3_out
    SLICE_X7Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.614    15.276    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    15.480    
                         clock uncertainty           -0.035    15.445    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.160    15.285    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -12.647    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.857ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.504ns  (logic 0.053ns (2.117%)  route 2.451ns (97.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.424    11.454    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.053    11.507 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.027    12.534    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.392    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  2.857    

Slack (MET) :             2.866ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.472ns  (logic 0.106ns (4.288%)  route 2.366ns (95.712%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.359ns = ( 15.359 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.442    11.472    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT2 (Prop_lut2_I0_O)        0.053    11.525 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=3, routed)           0.393    11.918    ADC2/LTC2195_SPI_inst/spi_scs_out_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.053    11.971 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.531    12.502    ADC2/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X5Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.697    15.359    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    15.563    
                         clock uncertainty           -0.035    15.528    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.160    15.368    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         15.368    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.866    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.485ns  (logic 0.053ns (2.133%)  route 2.432ns (97.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.424    11.454    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.053    11.507 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.008    12.515    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.724    15.386    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.590    
                         clock uncertainty           -0.035    15.555    
    SLICE_X3Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.395    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                         -12.515    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.478ns  (logic 0.053ns (2.139%)  route 2.425ns (97.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.424    11.454    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.053    11.507 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.002    12.509    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.737    15.399    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.408    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.478ns  (logic 0.053ns (2.139%)  route 2.425ns (97.861%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.424    11.454    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.053    11.507 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.002    12.509    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.737    15.399    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.408    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                         -12.509    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.053ns (2.234%)  route 2.320ns (97.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.424    11.454    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.053    11.507 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896    12.403    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.392    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.053ns (2.234%)  route 2.320ns (97.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.424    11.454    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.053    11.507 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896    12.403    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.392    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  2.988    

Slack (MET) :             2.988ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.053ns (2.234%)  route 2.320ns (97.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.424    11.454    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.053    11.507 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.896    12.403    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X5Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.392    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                  2.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.156ns (35.254%)  route 0.287ns (64.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.628ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.453     2.358    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.028     2.386 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.242     2.628    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     2.756 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.287     3.042    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.028     3.070 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     3.070    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.437     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.608    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.107     2.715    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.156ns (46.223%)  route 0.181ns (53.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.612     2.517    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.028     2.545 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.227     2.772    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.128     2.900 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.181     3.081    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.028     3.109 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     3.109    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.647    
    SLICE_X7Y38          FDCE (Hold_fdce_C_D)         0.107     2.754    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.754    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.028ns (2.426%)  route 1.126ns (97.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.693     2.598    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     2.626 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.433     3.059    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.454     2.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.626    
    SLICE_X5Y39          FDCE (Hold_fdce_C_CE)        0.057     2.683    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.028ns (2.426%)  route 1.126ns (97.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.693     2.598    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     2.626 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.433     3.059    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.454     2.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.626    
    SLICE_X5Y39          FDCE (Hold_fdce_C_CE)        0.057     2.683    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.028ns (2.426%)  route 1.126ns (97.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.693     2.598    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     2.626 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.433     3.059    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.454     2.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.626    
    SLICE_X5Y39          FDCE (Hold_fdce_C_CE)        0.057     2.683    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.028ns (2.426%)  route 1.126ns (97.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.693     2.598    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     2.626 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.433     3.059    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.454     2.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     2.626    
    SLICE_X5Y39          FDCE (Hold_fdce_C_CE)        0.057     2.683    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.028ns (2.426%)  route 1.126ns (97.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.693     2.598    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     2.626 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.433     3.059    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.454     2.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     2.626    
    SLICE_X5Y39          FDCE (Hold_fdce_C_CE)        0.057     2.683    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.028ns (2.426%)  route 1.126ns (97.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.693     2.598    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     2.626 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.433     3.059    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.454     2.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     2.626    
    SLICE_X5Y39          FDCE (Hold_fdce_C_CE)        0.057     2.683    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.028ns (2.426%)  route 1.126ns (97.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.693     2.598    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     2.626 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.433     3.059    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.454     2.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     2.626    
    SLICE_X5Y39          FDCE (Hold_fdce_C_CE)        0.057     2.683    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.028ns (2.426%)  route 1.126ns (97.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     1.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     1.905 r  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.693     2.598    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     2.626 f  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.433     3.059    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.454     2.773    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     2.626    
    SLICE_X5Y39          FDCE (Hold_fdce_C_CE)        0.057     2.683    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.683    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.376    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :           31  Failing Endpoints,  Worst Slack       -0.383ns,  Total Violation       -7.781ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.771ns  (logic 0.402ns (22.695%)  route 1.369ns (77.305%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.342    14.694    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.053    14.747 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.027    15.774    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X4Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.392    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -15.774    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.752ns  (logic 0.402ns (22.940%)  route 1.350ns (77.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.342    14.694    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.053    14.747 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.008    15.755    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.724    15.386    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.590    
                         clock uncertainty           -0.035    15.555    
    SLICE_X3Y39          FDCE (Setup_fdce_C_CE)      -0.160    15.395    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                         -15.755    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.746ns  (logic 0.402ns (23.024%)  route 1.344ns (76.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.342    14.694    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.053    14.747 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.002    15.749    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.737    15.399    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.408    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.341ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.746ns  (logic 0.402ns (23.024%)  route 1.344ns (76.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.399ns = ( 15.399 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.342    14.694    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I3_O)        0.053    14.747 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.002    15.749    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.737    15.399    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.603    
                         clock uncertainty           -0.035    15.568    
    SLICE_X5Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.408    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.408    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -0.341    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.402ns (23.482%)  route 1.310ns (76.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.662    15.014    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.067 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.648    15.715    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.729    15.391    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism              0.204    15.596    
                         clock uncertainty           -0.035    15.560    
    SLICE_X7Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.400    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.402ns (23.482%)  route 1.310ns (76.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.662    15.014    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.067 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.648    15.715    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.729    15.391    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    15.596    
                         clock uncertainty           -0.035    15.560    
    SLICE_X7Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.400    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.402ns (23.482%)  route 1.310ns (76.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.662    15.014    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.067 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.648    15.715    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.729    15.391    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    15.596    
                         clock uncertainty           -0.035    15.560    
    SLICE_X7Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.400    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.402ns (23.482%)  route 1.310ns (76.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.662    15.014    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.067 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.648    15.715    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.729    15.391    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    15.596    
                         clock uncertainty           -0.035    15.560    
    SLICE_X7Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.400    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.402ns (23.482%)  route 1.310ns (76.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.662    15.014    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.067 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.648    15.715    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.729    15.391    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism              0.204    15.596    
                         clock uncertainty           -0.035    15.560    
    SLICE_X7Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.400    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 -0.315    

Slack (VIOLATED) :        -0.315ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.712ns  (logic 0.402ns (23.482%)  route 1.310ns (76.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    9.003ns = ( 14.003 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.151    13.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053    13.514 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489    14.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.349    14.352 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.662    15.014    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X5Y41          LUT5 (Prop_lut5_I3_O)        0.053    15.067 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.648    15.715    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.729    15.391    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism              0.204    15.596    
                         clock uncertainty           -0.035    15.560    
    SLICE_X7Y38          FDCE (Setup_fdce_C_CE)      -0.160    15.400    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 -0.315    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.037ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.056ns (6.116%)  route 0.860ns (93.884%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.432     3.226    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.028     3.254 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=3, routed)           0.170     3.424    ADC2/LTC2195_SPI_inst/spi_scs_out_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I1_O)        0.028     3.452 f  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.258     3.710    ADC2/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X5Y41          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.445     2.763    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     2.616    
    SLICE_X5Y41          FDRE (Hold_fdre_C_CE)        0.057     2.673    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  1.037    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.056ns (5.765%)  route 0.915ns (94.235%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.432     3.226    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.028     3.254 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=3, routed)           0.172     3.426    ADC2/LTC2195_SPI_inst/spi_scs_out_i_3_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.028     3.454 f  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.311     3.766    ADC2/LTC2195_SPI_inst/spi_sck_out3_out
    SLICE_X7Y41          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     2.567    
    SLICE_X7Y41          FDRE (Hold_fdre_C_CE)        0.057     2.624    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           3.766    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.188ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.056ns (5.250%)  route 1.011ns (94.750%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.763ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.432     3.226    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.028     3.254 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_3/O
                         net (fo=3, routed)           0.235     3.489    ADC2/LTC2195_SPI_inst/spi_scs_out_i_3_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.028     3.517 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.344     3.861    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X4Y41          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.445     2.763    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y41          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.616    
    SLICE_X4Y41          FDRE (Hold_fdre_C_CE)        0.057     2.673    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.673    
                         arrival time                           3.861    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             6.319ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.156ns (38.354%)  route 0.251ns (61.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    3.649ns = ( 8.649 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.619     8.413    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.028     8.441 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.208     8.649    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.128     8.777 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.251     9.027    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I2_O)        0.028     9.055 r  ADC2/LTC2195_SPI_inst/ready_out_i_1/O
                         net (fo=1, routed)           0.000     9.055    ADC2/LTC2195_SPI_inst/ready_out_i_1_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.567    
                         clock uncertainty            0.035     2.602    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.134     2.736    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           9.055    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.319ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.407ns  (logic 0.156ns (38.354%)  route 0.251ns (61.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    3.649ns = ( 8.649 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.619     8.413    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.028     8.441 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.208     8.649    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.128     8.777 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.251     9.027    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I3_O)        0.028     9.055 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.055    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.567    
                         clock uncertainty            0.035     2.602    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.134     2.736    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           9.055    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.371ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.459ns  (logic 0.156ns (34.007%)  route 0.303ns (65.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    3.649ns = ( 8.649 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.619     8.413    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.028     8.441 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.208     8.649    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.128     8.777 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.303     9.079    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I4_O)        0.028     9.107 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.107    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     2.567    
                         clock uncertainty            0.035     2.602    
    SLICE_X6Y41          FDCE (Hold_fdce_C_D)         0.134     2.736    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           9.107    
  -------------------------------------------------------------------
                         slack                                  6.371    

Slack (MET) :             6.380ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.443ns  (logic 0.156ns (35.254%)  route 0.287ns (64.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    3.688ns = ( 8.688 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.624     8.418    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.028     8.446 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.242     8.688    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     8.816 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.287     9.103    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X3Y40          LUT5 (Prop_lut5_I1_O)        0.028     9.131 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     9.131    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.437     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.608    
                         clock uncertainty            0.035     2.644    
    SLICE_X3Y40          FDCE (Hold_fdce_C_D)         0.107     2.751    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           9.131    
  -------------------------------------------------------------------
                         slack                                  6.380    

Slack (MET) :             6.436ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.478ns  (logic 0.156ns (32.650%)  route 0.322ns (67.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    3.688ns = ( 8.688 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.624     8.418    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.028     8.446 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.242     8.688    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          LDCE (EnToQ_ldce_G_Q)        0.128     8.816 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.322     9.138    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.028     9.166 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     9.166    ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.588    
                         clock uncertainty            0.035     2.623    
    SLICE_X7Y40          FDPE (Hold_fdpe_C_D)         0.107     2.730    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.730    
                         arrival time                           9.166    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.450ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.469ns  (logic 0.156ns (33.290%)  route 0.313ns (66.710%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.649ns = ( 8.649 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.619     8.413    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.028     8.441 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.208     8.649    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          LDCE (EnToQ_ldce_G_Q)        0.128     8.777 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=9, routed)           0.202     8.978    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I1_O)        0.028     9.006 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.111     9.117    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X7Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.374     2.693    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.545    
                         clock uncertainty            0.035     2.581    
    SLICE_X7Y43          FDPE (Hold_fdpe_C_D)         0.087     2.668    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           9.117    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.462ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.337ns  (logic 0.156ns (46.223%)  route 0.181ns (53.777%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    3.914ns = ( 8.914 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.864     8.659    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.028     8.687 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.227     8.914    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          LDCE (EnToQ_ldce_G_Q)        0.128     9.042 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.181     9.223    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X7Y38          LUT3 (Prop_lut3_I1_O)        0.028     9.251 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     9.251    ADC2/LTC2195_SPI_inst/data_out[6]_i_2_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Hold_fdce_C_D)         0.107     2.790    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           9.251    
  -------------------------------------------------------------------
                         slack                                  6.462    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 0.269ns (3.521%)  route 7.370ns (96.479%))
  Logic Levels:           0  
  Clock Path Skew:        3.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.808ns = ( 12.808 - 5.000 ) 
    Source Clock Delay      (SCD):    4.581ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.703     4.581    ADC1/clk_in
    SLICE_X0Y63          FDRE                                         r  ADC1/ADC0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.269     4.850 r  ADC1/ADC0_out_reg[10]/Q
                         net (fo=1, routed)           7.370    12.220    AD9783_inst0/D[10]
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.393    12.808    AD9783_inst0/clkD
    SLICE_X0Y121         FDRE                                         r  AD9783_inst0/data_in_reg[10]/C
                         clock pessimism              0.204    13.013    
                         clock uncertainty           -0.186    12.827    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.034    12.793    AD9783_inst0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -12.220    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.825ns  (logic 0.269ns (3.438%)  route 7.556ns (96.562%))
  Logic Levels:           0  
  Clock Path Skew:        3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.820ns = ( 12.820 - 5.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.510     4.388    ADC1/clk_in
    SLICE_X0Y109         FDRE                                         r  ADC1/ADC1_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.269     4.657 r  ADC1/ADC1_out_reg[14]/Q
                         net (fo=1, routed)           7.556    12.212    AD9783_inst0/D[29]
    SLICE_X0Y149         FDRE                                         r  AD9783_inst0/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.405    12.820    AD9783_inst0/clkD
    SLICE_X0Y149         FDRE                                         r  AD9783_inst0/data_in_reg[32]/C
                         clock pessimism              0.204    13.025    
                         clock uncertainty           -0.186    12.839    
    SLICE_X0Y149         FDRE (Setup_fdre_C_D)       -0.045    12.794    AD9783_inst0/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         12.794    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 0.269ns (3.445%)  route 7.539ns (96.555%))
  Logic Levels:           0  
  Clock Path Skew:        3.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.815ns = ( 12.815 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.512     4.390    ADC1/clk_in
    SLICE_X0Y103         FDRE                                         r  ADC1/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC1/ADC1_out_reg[6]/Q
                         net (fo=1, routed)           7.539    12.197    AD9783_inst0/D[21]
    SLICE_X0Y135         FDRE                                         r  AD9783_inst0/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.400    12.815    AD9783_inst0/clkD
    SLICE_X0Y135         FDRE                                         r  AD9783_inst0/data_in_reg[24]/C
                         clock pessimism              0.204    13.020    
                         clock uncertainty           -0.186    12.834    
    SLICE_X0Y135         FDRE (Setup_fdre_C_D)       -0.045    12.789    AD9783_inst0/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         12.789    
                         arrival time                         -12.197    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 0.269ns (3.561%)  route 7.286ns (96.439%))
  Logic Levels:           0  
  Clock Path Skew:        3.639ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.819ns = ( 12.819 - 5.000 ) 
    Source Clock Delay      (SCD):    4.385ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.507     4.385    ADC1/clk_in
    SLICE_X0Y113         FDRE                                         r  ADC1/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.269     4.654 r  ADC1/ADC1_out_reg[7]/Q
                         net (fo=1, routed)           7.286    11.939    AD9783_inst0/D[22]
    SLICE_X0Y141         FDRE                                         r  AD9783_inst0/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.404    12.819    AD9783_inst0/clkD
    SLICE_X0Y141         FDRE                                         r  AD9783_inst0/data_in_reg[25]/C
                         clock pessimism              0.204    13.024    
                         clock uncertainty           -0.186    12.838    
    SLICE_X0Y141         FDRE (Setup_fdre_C_D)       -0.034    12.804    AD9783_inst0/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.889ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.306ns  (logic 0.269ns (3.682%)  route 7.037ns (96.318%))
  Logic Levels:           0  
  Clock Path Skew:        3.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.808ns = ( 12.808 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.709     4.587    ADC1/clk_in
    SLICE_X0Y99          FDRE                                         r  ADC1/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.269     4.856 r  ADC1/ADC1_out_reg[2]/Q
                         net (fo=1, routed)           7.037    11.893    AD9783_inst0/D[17]
    SLICE_X0Y128         FDRE                                         r  AD9783_inst0/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.393    12.808    AD9783_inst0/clkD
    SLICE_X0Y128         FDRE                                         r  AD9783_inst0/data_in_reg[20]/C
                         clock pessimism              0.204    13.013    
                         clock uncertainty           -0.186    12.827    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.045    12.782    AD9783_inst0/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -11.893    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.273ns  (logic 0.269ns (3.698%)  route 7.004ns (96.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.819ns = ( 12.819 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.708     4.586    ADC1/clk_in
    SLICE_X0Y56          FDRE                                         r  ADC1/ADC0_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ADC1/ADC0_out_reg[2]/Q
                         net (fo=1, routed)           7.004    11.859    AD9783_inst0/D[2]
    SLICE_X0Y107         FDRE                                         r  AD9783_inst0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.404    12.819    AD9783_inst0/clkD
    SLICE_X0Y107         FDRE                                         r  AD9783_inst0/data_in_reg[2]/C
                         clock pessimism              0.204    13.024    
                         clock uncertainty           -0.186    12.838    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.045    12.793    AD9783_inst0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.982ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.235ns  (logic 0.269ns (3.718%)  route 6.966ns (96.282%))
  Logic Levels:           0  
  Clock Path Skew:        3.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.807ns = ( 12.807 - 5.000 ) 
    Source Clock Delay      (SCD):    4.575ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.697     4.575    ADC1/clk_in
    SLICE_X0Y68          FDRE                                         r  ADC1/ADC0_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC1/ADC0_out_reg[12]/Q
                         net (fo=1, routed)           6.966    11.810    AD9783_inst0/D[12]
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.392    12.807    AD9783_inst0/clkD
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[12]/C
                         clock pessimism              0.204    13.012    
                         clock uncertainty           -0.186    12.826    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.034    12.792    AD9783_inst0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  0.982    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.179ns  (logic 0.269ns (3.747%)  route 6.910ns (96.253%))
  Logic Levels:           0  
  Clock Path Skew:        3.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.819ns = ( 12.819 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.708     4.586    ADC1/clk_in
    SLICE_X0Y55          FDRE                                         r  ADC1/ADC0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  ADC1/ADC0_out_reg[0]/Q
                         net (fo=1, routed)           6.910    11.764    AD9783_inst0/D[0]
    SLICE_X0Y107         FDRE                                         r  AD9783_inst0/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.404    12.819    AD9783_inst0/clkD
    SLICE_X0Y107         FDRE                                         r  AD9783_inst0/data_in_reg[0]/C
                         clock pessimism              0.204    13.024    
                         clock uncertainty           -0.186    12.838    
    SLICE_X0Y107         FDRE (Setup_fdre_C_D)       -0.034    12.804    AD9783_inst0/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.253ns  (logic 0.269ns (3.709%)  route 6.984ns (96.291%))
  Logic Levels:           0  
  Clock Path Skew:        3.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.820ns = ( 12.820 - 5.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.510     4.388    ADC1/clk_in
    SLICE_X0Y109         FDRE                                         r  ADC1/ADC1_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.269     4.657 r  ADC1/ADC1_out_reg[12]/Q
                         net (fo=1, routed)           6.984    11.640    AD9783_inst0/D[27]
    SLICE_X0Y148         FDRE                                         r  AD9783_inst0/data_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.405    12.820    AD9783_inst0/clkD
    SLICE_X0Y148         FDRE                                         r  AD9783_inst0/data_in_reg[30]/C
                         clock pessimism              0.204    13.025    
                         clock uncertainty           -0.186    12.839    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.034    12.805    AD9783_inst0/data_in_reg[30]
  -------------------------------------------------------------------
                         required time                         12.805    
                         arrival time                         -11.640    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.168ns  (required time - arrival time)
  Source:                 ADC1/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.269ns (3.714%)  route 6.975ns (96.286%))
  Logic Levels:           0  
  Clock Path Skew:        3.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.815ns = ( 12.815 - 5.000 ) 
    Source Clock Delay      (SCD):    4.388ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.510     4.388    ADC1/clk_in
    SLICE_X0Y110         FDRE                                         r  ADC1/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.269     4.657 r  ADC1/ADC1_out_reg[3]/Q
                         net (fo=1, routed)           6.975    11.631    AD9783_inst0/D[18]
    SLICE_X0Y136         FDRE                                         r  AD9783_inst0/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.640     9.313    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.396 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.906    11.302    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    11.415 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.400    12.815    AD9783_inst0/clkD
    SLICE_X0Y136         FDRE                                         r  AD9783_inst0/data_in_reg[21]/C
                         clock pessimism              0.204    13.020    
                         clock uncertainty           -0.186    12.834    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.034    12.800    AD9783_inst0/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                         -11.631    
  -------------------------------------------------------------------
                         slack                                  1.168    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ADC1/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.512ns  (logic 0.216ns (4.788%)  route 4.296ns (95.212%))
  Logic Levels:           0  
  Clock Path Skew:        4.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.368ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.404     4.077    ADC1/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC1/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC1/ADC1_out_reg[4]/Q
                         net (fo=1, routed)           4.296     8.589    AD9783_inst0/D[19]
    SLICE_X0Y138         FDRE                                         r  AD9783_inst0/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.509     8.368    AD9783_inst0/clkD
    SLICE_X0Y138         FDRE                                         r  AD9783_inst0/data_in_reg[22]/C
                         clock pessimism             -0.204     8.163    
                         clock uncertainty            0.186     8.349    
    SLICE_X0Y138         FDRE (Hold_fdre_C_D)         0.161     8.510    AD9783_inst0/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -8.510    
                         arrival time                           8.589    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.362ns  (logic 0.216ns (4.951%)  route 4.146ns (95.049%))
  Logic Levels:           0  
  Clock Path Skew:        3.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.367ns
    Source Clock Delay      (SCD):    4.267ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.594     4.267    ADC1/clk_in
    SLICE_X0Y63          FDRE                                         r  ADC1/ADC0_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.216     4.483 r  ADC1/ADC0_out_reg[3]/Q
                         net (fo=1, routed)           4.146     8.630    AD9783_inst0/D[3]
    SLICE_X0Y112         FDRE                                         r  AD9783_inst0/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.508     8.367    AD9783_inst0/clkD
    SLICE_X0Y112         FDRE                                         r  AD9783_inst0/data_in_reg[3]/C
                         clock pessimism             -0.204     8.162    
                         clock uncertainty            0.186     8.348    
    SLICE_X0Y112         FDRE (Hold_fdre_C_D)         0.161     8.509    AD9783_inst0/data_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -8.509    
                         arrival time                           8.630    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.365ns  (logic 0.216ns (4.948%)  route 4.149ns (95.052%))
  Logic Levels:           0  
  Clock Path Skew:        3.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.354ns
    Source Clock Delay      (SCD):    4.256ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.583     4.256    ADC1/clk_in
    SLICE_X0Y74          FDRE                                         r  ADC1/ADC0_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.216     4.472 r  ADC1/ADC0_out_reg[13]/Q
                         net (fo=1, routed)           4.149     8.621    AD9783_inst0/D[13]
    SLICE_X0Y123         FDRE                                         r  AD9783_inst0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.495     8.354    AD9783_inst0/clkD
    SLICE_X0Y123         FDRE                                         r  AD9783_inst0/data_in_reg[13]/C
                         clock pessimism             -0.204     8.149    
                         clock uncertainty            0.186     8.335    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.161     8.496    AD9783_inst0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -8.496    
                         arrival time                           8.621    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 0.216ns (4.937%)  route 4.159ns (95.063%))
  Logic Levels:           0  
  Clock Path Skew:        3.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.362ns
    Source Clock Delay      (SCD):    4.271ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.598     4.271    ADC1/clk_in
    SLICE_X0Y58          FDRE                                         r  ADC1/ADC0_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y58          FDRE (Prop_fdre_C_Q)         0.216     4.487 r  ADC1/ADC0_out_reg[6]/Q
                         net (fo=1, routed)           4.159     8.646    AD9783_inst0/D[6]
    SLICE_X0Y117         FDRE                                         r  AD9783_inst0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.503     8.362    AD9783_inst0/clkD
    SLICE_X0Y117         FDRE                                         r  AD9783_inst0/data_in_reg[6]/C
                         clock pessimism             -0.204     8.157    
                         clock uncertainty            0.186     8.343    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.161     8.504    AD9783_inst0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.504    
                         arrival time                           8.646    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.216ns (4.905%)  route 4.188ns (95.095%))
  Logic Levels:           0  
  Clock Path Skew:        3.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.359ns
    Source Clock Delay      (SCD):    4.269ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.596     4.269    ADC1/clk_in
    SLICE_X0Y61          FDRE                                         r  ADC1/ADC0_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.216     4.485 r  ADC1/ADC0_out_reg[4]/Q
                         net (fo=1, routed)           4.188     8.673    AD9783_inst0/D[4]
    SLICE_X0Y119         FDRE                                         r  AD9783_inst0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.500     8.359    AD9783_inst0/clkD
    SLICE_X0Y119         FDRE                                         r  AD9783_inst0/data_in_reg[4]/C
                         clock pessimism             -0.204     8.154    
                         clock uncertainty            0.186     8.340    
    SLICE_X0Y119         FDRE (Hold_fdre_C_D)         0.161     8.501    AD9783_inst0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.501    
                         arrival time                           8.673    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 0.216ns (4.899%)  route 4.193ns (95.101%))
  Logic Levels:           0  
  Clock Path Skew:        3.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.355ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.592     4.265    ADC1/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC1/ADC0_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC1/ADC0_out_reg[9]/Q
                         net (fo=1, routed)           4.193     8.674    AD9783_inst0/D[9]
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.496     8.355    AD9783_inst0/clkD
    SLICE_X0Y127         FDRE                                         r  AD9783_inst0/data_in_reg[9]/C
                         clock pessimism             -0.204     8.150    
                         clock uncertainty            0.186     8.336    
    SLICE_X0Y127         FDRE (Hold_fdre_C_D)         0.152     8.488    AD9783_inst0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.488    
                         arrival time                           8.674    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 0.216ns (4.877%)  route 4.213ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        3.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.352ns
    Source Clock Delay      (SCD):    4.263ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.590     4.263    ADC1/clk_in
    SLICE_X0Y68          FDRE                                         r  ADC1/ADC0_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.216     4.479 r  ADC1/ADC0_out_reg[11]/Q
                         net (fo=1, routed)           4.213     8.692    AD9783_inst0/D[11]
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.493     8.352    AD9783_inst0/clkD
    SLICE_X0Y124         FDRE                                         r  AD9783_inst0/data_in_reg[11]/C
                         clock pessimism             -0.204     8.147    
                         clock uncertainty            0.186     8.333    
    SLICE_X0Y124         FDRE (Hold_fdre_C_D)         0.161     8.494    AD9783_inst0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.494    
                         arrival time                           8.692    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.447ns  (logic 0.216ns (4.857%)  route 4.231ns (95.143%))
  Logic Levels:           0  
  Clock Path Skew:        3.895ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.360ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.587     4.260    ADC1/clk_in
    SLICE_X0Y71          FDRE                                         r  ADC1/ADC0_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.216     4.476 r  ADC1/ADC0_out_reg[15]/Q
                         net (fo=1, routed)           4.231     8.707    AD9783_inst0/D[15]
    SLICE_X0Y131         FDRE                                         r  AD9783_inst0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.501     8.360    AD9783_inst0/clkD
    SLICE_X0Y131         FDRE                                         r  AD9783_inst0/data_in_reg[15]/C
                         clock pessimism             -0.204     8.155    
                         clock uncertainty            0.186     8.341    
    SLICE_X0Y131         FDRE (Hold_fdre_C_D)         0.161     8.502    AD9783_inst0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -8.502    
                         arrival time                           8.707    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.216ns (4.818%)  route 4.267ns (95.182%))
  Logic Levels:           0  
  Clock Path Skew:        3.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.354ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.593     4.266    ADC1/clk_in
    SLICE_X0Y65          FDRE                                         r  ADC1/ADC0_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  ADC1/ADC0_out_reg[8]/Q
                         net (fo=1, routed)           4.267     8.749    AD9783_inst0/D[8]
    SLICE_X0Y123         FDRE                                         r  AD9783_inst0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.770     4.648    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.736 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.003     6.739    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.859 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          1.495     8.354    AD9783_inst0/clkD
    SLICE_X0Y123         FDRE                                         r  AD9783_inst0/data_in_reg[8]/C
                         clock pessimism             -0.204     8.149    
                         clock uncertainty            0.186     8.335    
    SLICE_X0Y123         FDRE (Hold_fdre_C_D)         0.152     8.487    AD9783_inst0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.487    
                         arrival time                           8.749    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 ADC1/ADC0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.100ns (3.647%)  route 2.642ns (96.353%))
  Logic Levels:           0  
  Clock Path Skew:        1.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.823ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.661     1.762    ADC1/clk_in
    SLICE_X0Y65          FDRE                                         r  ADC1/ADC0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.100     1.862 r  ADC1/ADC0_out_reg[7]/Q
                         net (fo=1, routed)           2.642     4.504    AD9783_inst0/D[7]
    SLICE_X0Y117         FDRE                                         r  AD9783_inst0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.875     2.124    AD9783_inst0/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  AD9783_inst0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.811     2.988    AD9783_inst0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.018 r  AD9783_inst0/BUFG_clkD/O
                         net (fo=48, routed)          0.805     3.823    AD9783_inst0/clkD
    SLICE_X0Y117         FDRE                                         r  AD9783_inst0/data_in_reg[7]/C
                         clock pessimism             -0.147     3.675    
                         clock uncertainty            0.186     3.861    
    SLICE_X0Y117         FDRE (Hold_fdre_C_D)         0.038     3.899    AD9783_inst0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.899    
                         arrival time                           4.504    
  -------------------------------------------------------------------
                         slack                                  0.605    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.133ns  (logic 0.269ns (3.771%)  route 6.864ns (96.229%))
  Logic Levels:           0  
  Clock Path Skew:        3.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.645ns = ( 12.645 - 5.000 ) 
    Source Clock Delay      (SCD):    4.781ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.903     4.781    ADC2/clk_in
    SLICE_X0Y8           FDRE                                         r  ADC2/ADC0_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.269     5.050 r  ADC2/ADC0_out_reg[14]/Q
                         net (fo=1, routed)           6.864    11.913    AD9783_inst1/D[14]
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.791    12.645    AD9783_inst1/clkD
    SLICE_X0Y9           FDRE                                         r  AD9783_inst1/data_in_reg[14]/C
                         clock pessimism              0.204    12.850    
                         clock uncertainty           -0.186    12.664    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)       -0.034    12.630    AD9783_inst1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                         -11.913    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.637ns  (logic 0.269ns (4.053%)  route 6.368ns (95.947%))
  Logic Levels:           0  
  Clock Path Skew:        3.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.243ns = ( 12.243 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.512     4.390    ADC2/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC2/ADC1_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC2/ADC1_out_reg[11]/Q
                         net (fo=1, routed)           6.368    11.026    AD9783_inst1/D[26]
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.389    12.243    AD9783_inst1/clkD
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[29]/C
                         clock pessimism              0.204    12.448    
                         clock uncertainty           -0.186    12.262    
    SLICE_X0Y163         FDRE (Setup_fdre_C_D)       -0.034    12.228    AD9783_inst1/data_in_reg[29]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 0.269ns (4.089%)  route 6.310ns (95.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.246ns = ( 12.246 - 5.000 ) 
    Source Clock Delay      (SCD):    4.390ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.512     4.390    ADC2/clk_in
    SLICE_X0Y103         FDRE                                         r  ADC2/ADC1_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.269     4.659 r  ADC2/ADC1_out_reg[9]/Q
                         net (fo=1, routed)           6.310    10.968    AD9783_inst1/D[24]
    SLICE_X0Y159         FDRE                                         r  AD9783_inst1/data_in_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.392    12.246    AD9783_inst1/clkD
    SLICE_X0Y159         FDRE                                         r  AD9783_inst1/data_in_reg[27]/C
                         clock pessimism              0.204    12.451    
                         clock uncertainty           -0.186    12.265    
    SLICE_X0Y159         FDRE (Setup_fdre_C_D)       -0.034    12.231    AD9783_inst1/data_in_reg[27]
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.614ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 0.269ns (4.443%)  route 5.786ns (95.557%))
  Logic Levels:           0  
  Clock Path Skew:        2.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.258ns = ( 12.258 - 5.000 ) 
    Source Clock Delay      (SCD):    4.574ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.696     4.574    ADC2/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC0_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.269     4.843 r  ADC2/ADC0_out_reg[7]/Q
                         net (fo=1, routed)           5.786    10.628    AD9783_inst1/D[7]
    SLICE_X0Y144         FDRE                                         r  AD9783_inst1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.404    12.258    AD9783_inst1/clkD
    SLICE_X0Y144         FDRE                                         r  AD9783_inst1/data_in_reg[7]/C
                         clock pessimism              0.204    12.463    
                         clock uncertainty           -0.186    12.277    
    SLICE_X0Y144         FDRE (Setup_fdre_C_D)       -0.034    12.243    AD9783_inst1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -10.628    
  -------------------------------------------------------------------
                         slack                                  1.614    

Slack (MET) :             1.831ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.024ns  (logic 0.269ns (4.465%)  route 5.755ns (95.535%))
  Logic Levels:           0  
  Clock Path Skew:        3.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.259ns = ( 12.259 - 5.000 ) 
    Source Clock Delay      (SCD):    4.389ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.511     4.389    ADC2/clk_in
    SLICE_X1Y107         FDRE                                         r  ADC2/ADC1_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.269     4.658 r  ADC2/ADC1_out_reg[7]/Q
                         net (fo=1, routed)           5.755    10.412    AD9783_inst1/D[22]
    SLICE_X1Y149         FDRE                                         r  AD9783_inst1/data_in_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.405    12.259    AD9783_inst1/clkD
    SLICE_X1Y149         FDRE                                         r  AD9783_inst1/data_in_reg[25]/C
                         clock pessimism              0.204    12.464    
                         clock uncertainty           -0.186    12.278    
    SLICE_X1Y149         FDRE (Setup_fdre_C_D)       -0.034    12.244    AD9783_inst1/data_in_reg[25]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  1.831    

Slack (MET) :             1.877ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 0.269ns (4.656%)  route 5.509ns (95.344%))
  Logic Levels:           0  
  Clock Path Skew:        2.885ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.257ns = ( 12.257 - 5.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.699     4.577    ADC2/clk_in
    SLICE_X0Y67          FDRE                                         r  ADC2/ADC0_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/ADC0_out_reg[4]/Q
                         net (fo=1, routed)           5.509    10.354    AD9783_inst1/D[4]
    SLICE_X0Y139         FDRE                                         r  AD9783_inst1/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.403    12.257    AD9783_inst1/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst1/data_in_reg[4]/C
                         clock pessimism              0.204    12.462    
                         clock uncertainty           -0.186    12.276    
    SLICE_X0Y139         FDRE (Setup_fdre_C_D)       -0.045    12.231    AD9783_inst1/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         12.231    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                  1.877    

Slack (MET) :             2.325ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.327ns  (logic 0.269ns (5.050%)  route 5.058ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.247ns = ( 12.247 - 5.000 ) 
    Source Clock Delay      (SCD):    4.582ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.704     4.582    ADC2/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC2/ADC1_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.269     4.851 r  ADC2/ADC1_out_reg[8]/Q
                         net (fo=1, routed)           5.058     9.908    AD9783_inst1/D[23]
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.393    12.247    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[26]/C
                         clock pessimism              0.204    12.452    
                         clock uncertainty           -0.186    12.266    
    SLICE_X0Y153         FDRE (Setup_fdre_C_D)       -0.032    12.234    AD9783_inst1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         12.234    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  2.325    

Slack (MET) :             2.330ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.341ns  (logic 0.269ns (5.037%)  route 5.072ns (94.963%))
  Logic Levels:           0  
  Clock Path Skew:        2.890ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.255ns = ( 12.255 - 5.000 ) 
    Source Clock Delay      (SCD):    4.570ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.692     4.570    ADC2/clk_in
    SLICE_X0Y77          FDRE                                         r  ADC2/ADC0_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.269     4.839 r  ADC2/ADC0_out_reg[1]/Q
                         net (fo=1, routed)           5.072     9.910    AD9783_inst1/D[1]
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.401    12.255    AD9783_inst1/clkD
    SLICE_X0Y137         FDRE                                         r  AD9783_inst1/data_in_reg[1]/C
                         clock pessimism              0.204    12.460    
                         clock uncertainty           -0.186    12.274    
    SLICE_X0Y137         FDRE (Setup_fdre_C_D)       -0.034    12.240    AD9783_inst1/data_in_reg[1]
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                          -9.910    
  -------------------------------------------------------------------
                         slack                                  2.330    

Slack (MET) :             2.365ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.283ns  (logic 0.269ns (5.091%)  route 5.014ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        2.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.247ns = ( 12.247 - 5.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.706     4.584    ADC2/clk_in
    SLICE_X0Y89          FDRE                                         r  ADC2/ADC1_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.269     4.853 r  ADC2/ADC1_out_reg[10]/Q
                         net (fo=1, routed)           5.014     9.867    AD9783_inst1/D[25]
    SLICE_X0Y157         FDRE                                         r  AD9783_inst1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.393    12.247    AD9783_inst1/clkD
    SLICE_X0Y157         FDRE                                         r  AD9783_inst1/data_in_reg[28]/C
                         clock pessimism              0.204    12.452    
                         clock uncertainty           -0.186    12.266    
    SLICE_X0Y157         FDRE (Setup_fdre_C_D)       -0.034    12.232    AD9783_inst1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         12.232    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  2.365    

Slack (MET) :             2.373ns  (required time - arrival time)
  Source:                 ADC2/ADC1_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 0.269ns (4.919%)  route 5.199ns (95.081%))
  Logic Levels:           0  
  Clock Path Skew:        3.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.634ns = ( 12.634 - 5.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.900     4.778    ADC2/clk_in
    SLICE_X0Y37          FDRE                                         r  ADC2/ADC1_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.269     5.047 r  ADC2/ADC1_out_reg[15]/Q
                         net (fo=1, routed)           5.199    10.246    AD9783_inst1/D[30]
    SLICE_X0Y27          FDRE                                         r  AD9783_inst1/data_in_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     9.118    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    10.854 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.780    12.634    AD9783_inst1/clkD
    SLICE_X0Y27          FDRE                                         r  AD9783_inst1/data_in_reg[33]/C
                         clock pessimism              0.204    12.839    
                         clock uncertainty           -0.186    12.653    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)       -0.034    12.619    AD9783_inst1/data_in_reg[33]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  2.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.216ns (5.785%)  route 3.518ns (94.215%))
  Logic Levels:           0  
  Clock Path Skew:        3.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.589     4.262    ADC2/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.216     4.478 r  ADC2/ADC0_out_reg[10]/Q
                         net (fo=1, routed)           3.518     7.996    AD9783_inst1/D[10]
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y154         FDRE                                         r  AD9783_inst1/data_in_reg[10]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)         0.161     7.931    AD9783_inst1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -7.931    
                         arrival time                           7.996    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.736ns  (logic 0.216ns (5.782%)  route 3.520ns (94.218%))
  Logic Levels:           0  
  Clock Path Skew:        3.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.599     4.272    ADC2/clk_in
    SLICE_X0Y99          FDRE                                         r  ADC2/ADC1_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  ADC2/ADC1_out_reg[5]/Q
                         net (fo=1, routed)           3.520     8.008    AD9783_inst1/D[20]
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[23]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.162     7.932    AD9783_inst1/data_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.932    
                         arrival time                           8.008    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.935ns  (logic 0.216ns (5.489%)  route 3.719ns (94.511%))
  Logic Levels:           0  
  Clock Path Skew:        3.502ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.784ns
    Source Clock Delay      (SCD):    4.077ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.404     4.077    ADC2/clk_in
    SLICE_X0Y104         FDRE                                         r  ADC2/ADC1_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.216     4.293 r  ADC2/ADC1_out_reg[13]/Q
                         net (fo=1, routed)           3.719     8.012    AD9783_inst1/D[28]
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.503     7.784    AD9783_inst1/clkD
    SLICE_X0Y163         FDRE                                         r  AD9783_inst1/data_in_reg[31]/C
                         clock pessimism             -0.204     7.579    
                         clock uncertainty            0.186     7.765    
    SLICE_X0Y163         FDRE (Hold_fdre_C_D)         0.152     7.917    AD9783_inst1/data_in_reg[31]
  -------------------------------------------------------------------
                         required time                         -7.917    
                         arrival time                           8.012    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.216ns (5.713%)  route 3.565ns (94.287%))
  Logic Levels:           0  
  Clock Path Skew:        3.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.593     4.266    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  ADC2/ADC0_out_reg[13]/Q
                         net (fo=1, routed)           3.565     8.047    AD9783_inst1/D[13]
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[13]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.152     7.922    AD9783_inst1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -7.922    
                         arrival time                           8.047    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.216ns (5.682%)  route 3.585ns (94.318%))
  Logic Levels:           0  
  Clock Path Skew:        3.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.789ns
    Source Clock Delay      (SCD):    4.268ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.595     4.268    ADC2/clk_in
    SLICE_X0Y87          FDRE                                         r  ADC2/ADC0_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.216     4.484 r  ADC2/ADC0_out_reg[11]/Q
                         net (fo=1, routed)           3.585     8.070    AD9783_inst1/D[11]
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.508     7.789    AD9783_inst1/clkD
    SLICE_X0Y153         FDRE                                         r  AD9783_inst1/data_in_reg[11]/C
                         clock pessimism             -0.204     7.584    
                         clock uncertainty            0.186     7.770    
    SLICE_X0Y153         FDRE (Hold_fdre_C_D)         0.161     7.931    AD9783_inst1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -7.931    
                         arrival time                           8.070    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.827ns  (logic 0.216ns (5.644%)  route 3.611ns (94.356%))
  Logic Levels:           0  
  Clock Path Skew:        3.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.784ns
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.587     4.260    ADC2/clk_in
    SLICE_X0Y71          FDRE                                         r  ADC2/ADC0_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.216     4.476 r  ADC2/ADC0_out_reg[0]/Q
                         net (fo=1, routed)           3.611     8.087    AD9783_inst1/D[0]
    SLICE_X0Y132         FDRE                                         r  AD9783_inst1/data_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.503     7.784    AD9783_inst1/clkD
    SLICE_X0Y132         FDRE                                         r  AD9783_inst1/data_in_reg[0]/C
                         clock pessimism             -0.204     7.579    
                         clock uncertainty            0.186     7.765    
    SLICE_X0Y132         FDRE (Hold_fdre_C_D)         0.161     7.926    AD9783_inst1/data_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.926    
                         arrival time                           8.087    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.865ns  (logic 0.216ns (5.589%)  route 3.649ns (94.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.793ns
    Source Clock Delay      (SCD):    4.265ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.592     4.265    ADC2/clk_in
    SLICE_X0Y83          FDRE                                         r  ADC2/ADC1_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.216     4.481 r  ADC2/ADC1_out_reg[4]/Q
                         net (fo=1, routed)           3.649     8.130    AD9783_inst1/D[19]
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.512     7.793    AD9783_inst1/clkD
    SLICE_X0Y143         FDRE                                         r  AD9783_inst1/data_in_reg[22]/C
                         clock pessimism             -0.204     7.588    
                         clock uncertainty            0.186     7.774    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.161     7.935    AD9783_inst1/data_in_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.935    
                         arrival time                           8.130    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 0.216ns (5.559%)  route 3.669ns (94.441%))
  Logic Levels:           0  
  Clock Path Skew:        3.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.593     4.266    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC1_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.216     4.482 r  ADC2/ADC1_out_reg[6]/Q
                         net (fo=1, routed)           3.669     8.152    AD9783_inst1/D[21]
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.513     7.794    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[24]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.162     7.937    AD9783_inst1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.937    
                         arrival time                           8.152    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.983ns  (logic 0.216ns (5.423%)  route 3.767ns (94.577%))
  Logic Levels:           0  
  Clock Path Skew:        3.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.791ns
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.589     4.262    ADC2/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC1_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.216     4.478 r  ADC2/ADC1_out_reg[2]/Q
                         net (fo=1, routed)           3.767     8.245    AD9783_inst1/D[17]
    SLICE_X0Y139         FDRE                                         r  AD9783_inst1/data_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.510     7.791    AD9783_inst1/clkD
    SLICE_X0Y139         FDRE                                         r  AD9783_inst1/data_in_reg[20]/C
                         clock pessimism             -0.204     7.586    
                         clock uncertainty            0.186     7.772    
    SLICE_X0Y139         FDRE (Hold_fdre_C_D)         0.161     7.933    AD9783_inst1/data_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.933    
                         arrival time                           8.245    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 ADC2/ADC1_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/data_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.972ns  (logic 0.216ns (5.439%)  route 3.756ns (94.561%))
  Logic Levels:           0  
  Clock Path Skew:        3.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.794ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.599     4.272    ADC2/clk_in
    SLICE_X0Y97          FDRE                                         r  ADC2/ADC1_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  ADC2/ADC1_out_reg[3]/Q
                         net (fo=1, routed)           3.756     8.244    AD9783_inst1/D[18]
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     4.451    AD9783_inst1/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  AD9783_inst1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    AD9783_inst1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     6.281 r  AD9783_inst1/BUFG_clkD/O
                         net (fo=48, routed)          1.513     7.794    AD9783_inst1/clkD
    SLICE_X0Y147         FDRE                                         r  AD9783_inst1/data_in_reg[21]/C
                         clock pessimism             -0.204     7.589    
                         clock uncertainty            0.186     7.775    
    SLICE_X0Y147         FDRE (Hold_fdre_C_D)         0.152     7.927    AD9783_inst1/data_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -7.927    
                         arrival time                           8.244    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 ADC1/FR_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.235ns  (logic 0.229ns (18.539%)  route 1.006ns (81.461%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 4.248 - 1.250 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.874     2.123    ADC1/clk_in
    SLICE_X0Y70          FDRE                                         r  ADC1/FR_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.124     2.247 r  ADC1/FR_out_reg[1]/Q
                         net (fo=3, routed)           0.392     2.639    ADC1/Q[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.035     2.674 f  ADC1/BS_state[1]_i_3/O
                         net (fo=1, routed)           0.204     2.877    ADC1/BS_state[1]_i_3_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.035     2.912 r  ADC1/BS_state[1]_i_2/O
                         net (fo=2, routed)           0.410     3.323    ADC1/BS_state[1]_i_2_n_0
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.035     3.358 r  ADC1/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.358    ADC1/BS_state[1]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/C
                         clock pessimism              0.147     4.396    
                         clock uncertainty           -0.194     4.202    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.031     4.233    ADC1/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.233    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 ADC1/FR_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.137ns  (logic 0.229ns (20.147%)  route 0.908ns (79.853%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 4.248 - 1.250 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.874     2.123    ADC1/clk_in
    SLICE_X0Y70          FDRE                                         r  ADC1/FR_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.124     2.247 f  ADC1/FR_out_reg[1]/Q
                         net (fo=3, routed)           0.392     2.639    ADC1/Q[1]
    SLICE_X0Y64          LUT4 (Prop_lut4_I0_O)        0.035     2.674 r  ADC1/BS_state[1]_i_3/O
                         net (fo=1, routed)           0.204     2.877    ADC1/BS_state[1]_i_3_n_0
    SLICE_X0Y64          LUT5 (Prop_lut5_I4_O)        0.035     2.912 f  ADC1/BS_state[1]_i_2/O
                         net (fo=2, routed)           0.312     3.224    ADC1/BS_state[1]_i_2_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I4_O)        0.035     3.259 r  ADC1/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.259    ADC1/BS_state[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
                         clock pessimism              0.147     4.396    
                         clock uncertainty           -0.194     4.202    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)        0.031     4.233    ADC1/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.233    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  0.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.801ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.986ns  (logic 0.300ns (30.430%)  route 0.686ns (69.570%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 9.245 - 1.250 ) 
    Source Clock Delay      (SCD):    4.265ns = ( 14.265 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y66          FDRE                                         r  ADC1/FR_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.216    14.481 r  ADC1/FR_out_reg[4]/Q
                         net (fo=2, routed)           0.215    14.696    ADC1/Q[4]
    SLICE_X0Y64          LUT5 (Prop_lut5_I1_O)        0.042    14.738 f  ADC1/BS_state[1]_i_2/O
                         net (fo=2, routed)           0.471    15.209    ADC1/BS_state[1]_i_2_n_0
    SLICE_X0Y51          LUT6 (Prop_lut6_I4_O)        0.042    15.251 r  ADC1/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.251    ADC1/BS_state[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
                         clock pessimism             -0.204     9.040    
                         clock uncertainty            0.194     9.234    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.216     9.450    ADC1/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.450    
                         arrival time                          15.251    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.984ns  (arrival time - required time)
  Source:                 ADC1/FR_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.167ns  (logic 0.300ns (25.697%)  route 0.867ns (74.303%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 9.245 - 1.250 ) 
    Source Clock Delay      (SCD):    4.265ns = ( 14.265 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.592    14.265    ADC1/clk_in
    SLICE_X0Y66          FDRE                                         r  ADC1/FR_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.216    14.481 f  ADC1/FR_out_reg[4]/Q
                         net (fo=2, routed)           0.215    14.696    ADC1/Q[4]
    SLICE_X0Y64          LUT5 (Prop_lut5_I1_O)        0.042    14.738 r  ADC1/BS_state[1]_i_2/O
                         net (fo=2, routed)           0.652    15.391    ADC1/BS_state[1]_i_2_n_0
    SLICE_X3Y51          LUT4 (Prop_lut4_I1_O)        0.042    15.433 r  ADC1/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000    15.433    ADC1/BS_state[1]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/C
                         clock pessimism             -0.204     9.040    
                         clock uncertainty            0.194     9.234    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.215     9.449    ADC1/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.449    
                         arrival time                          15.433    
  -------------------------------------------------------------------
                         slack                                  5.984    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int

Setup :            5  Failing Endpoints,  Worst Slack       -0.243ns,  Total Violation       -0.863ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.243ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.000ns (0.000%)  route 1.195ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.456ns = ( 8.706 - 1.250 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.195     8.506    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     2.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     3.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     3.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     5.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545     6.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     7.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.597     8.706    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204     8.911    
                         clock uncertainty           -0.194     8.717    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454     8.263    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.263    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 -0.243    

Slack (VIOLATED) :        -0.232ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.000ns (0.000%)  route 1.181ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.453ns = ( 8.703 - 1.250 ) 
    Source Clock Delay      (SCD):    7.311ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.181     8.492    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     2.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     3.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     3.923 r  BUFG_inst/O
                         net (fo=277, routed)         1.445     5.368    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     5.451 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.545     6.996    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113     7.109 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.594     8.703    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.204     8.908    
                         clock uncertainty           -0.194     8.714    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.454     8.260    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -8.492    
  -------------------------------------------------------------------
                         slack                                 -0.232    

Slack (VIOLATED) :        -0.217ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.000ns (0.000%)  route 0.767ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.051ns = ( 4.301 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.767     4.226    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.719     4.301    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.449    
                         clock uncertainty           -0.194     4.255    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.010    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.010    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                 -0.217    

Slack (VIOLATED) :        -0.128ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.000ns (0.000%)  route 0.675ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 4.298 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.675     4.135    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.716     4.298    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.446    
                         clock uncertainty           -0.194     4.252    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.007    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.007    
                         arrival time                          -4.135    
  -------------------------------------------------------------------
                         slack                                 -0.128    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.000ns (0.000%)  route 0.532ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 4.240 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.532     3.992    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.658     4.240    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.388    
                         clock uncertainty           -0.194     4.194    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.949    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.949    
                         arrival time                          -3.992    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (MET) :             0.208ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.035ns (5.999%)  route 0.548ns (94.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 4.243 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.548     4.008    ADC1/rst_in
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.035     4.043 f  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.043    ADC1/counter[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         f  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.661     4.243    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism              0.147     4.391    
                         clock uncertainty           -0.194     4.197    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.054     4.251    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -4.043    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.036ns (6.160%)  route 0.548ns (93.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.993ns = ( 4.243 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.548     4.008    ADC1/rst_in
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.036     4.044 f  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.044    ADC1/counter[1]_i_1_n_0
    SLICE_X2Y63          FDRE                                         f  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.661     4.243    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism              0.147     4.391    
                         clock uncertainty           -0.194     4.197    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)        0.066     4.263    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.263    
                         arrival time                          -4.044    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.035ns (6.921%)  route 0.471ns (93.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 4.248 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.471     3.930    ADC1/rst_in
    SLICE_X3Y51          LUT4 (Prop_lut4_I3_O)        0.035     3.965 f  ADC1/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.965    ADC1/BS_state[1]_i_1_n_0
    SLICE_X3Y51          FDRE                                         f  ADC1/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/C
                         clock pessimism              0.147     4.396    
                         clock uncertainty           -0.194     4.202    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.031     4.233    ADC1/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.233    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.041ns (8.012%)  route 0.471ns (91.988%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 4.248 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.471     3.930    ADC1/rst_in
    SLICE_X3Y51          LUT4 (Prop_lut4_I3_O)        0.041     3.971 f  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000     3.971    ADC1/bit_slip_i_1_n_0
    SLICE_X3Y51          FDRE                                         f  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism              0.147     4.396    
                         clock uncertainty           -0.194     4.202    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.049     4.251    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.251    
                         arrival time                          -3.971    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.035ns (15.945%)  route 0.185ns (84.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.998ns = ( 4.248 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.185     3.644    ADC1/rst_in
    SLICE_X0Y51          LUT6 (Prop_lut6_I5_O)        0.035     3.679 f  ADC1/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.679    ADC1/BS_state[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         f  ADC1/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.594     2.945    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.995 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.561     3.556    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.582 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.666     4.248    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
                         clock pessimism              0.147     4.396    
                         clock uncertainty           -0.194     4.202    
    SLICE_X0Y51          FDRE (Setup_fdre_C_D)        0.031     4.233    ADC1/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.233    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.530ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.293ns  (logic 0.042ns (14.359%)  route 0.251ns (85.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 9.245 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.251    11.938    ADC1/rst_in
    SLICE_X0Y51          LUT6 (Prop_lut6_I5_O)        0.042    11.980 r  ADC1/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000    11.980    ADC1/BS_state[0]_i_1_n_0
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X0Y51          FDRE                                         r  ADC1/BS_state_reg[0]/C
                         clock pessimism             -0.204     9.040    
                         clock uncertainty            0.194     9.234    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.216     9.450    ADC1/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.450    
                         arrival time                          11.980    
  -------------------------------------------------------------------
                         slack                                  2.530    

Slack (MET) :             2.965ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.737ns  (logic 0.050ns (6.787%)  route 0.687ns (93.213%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 9.245 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.687    12.374    ADC1/rst_in
    SLICE_X3Y51          LUT4 (Prop_lut4_I3_O)        0.050    12.424 r  ADC1/bit_slip_i_1/O
                         net (fo=1, routed)           0.000    12.424    ADC1/bit_slip_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/bit_slip_reg/C
                         clock pessimism             -0.204     9.040    
                         clock uncertainty            0.194     9.234    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.225     9.459    ADC1/bit_slip_reg
  -------------------------------------------------------------------
                         required time                         -9.459    
                         arrival time                          12.424    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.967ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.729ns  (logic 0.042ns (5.763%)  route 0.687ns (94.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns = ( 9.245 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.687    12.374    ADC1/rst_in
    SLICE_X3Y51          LUT4 (Prop_lut4_I3_O)        0.042    12.416 r  ADC1/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.416    ADC1/BS_state[1]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.709     9.245    ADC1/clk_div
    SLICE_X3Y51          FDRE                                         r  ADC1/BS_state_reg[1]/C
                         clock pessimism             -0.204     9.040    
                         clock uncertainty            0.194     9.234    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.215     9.449    ADC1/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.449    
                         arrival time                          12.416    
  -------------------------------------------------------------------
                         slack                                  2.967    

Slack (MET) :             3.048ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.847ns  (logic 0.044ns (5.192%)  route 0.803ns (94.808%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.989ns = ( 9.239 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.803    12.491    ADC1/rst_in
    SLICE_X2Y63          LUT5 (Prop_lut5_I4_O)        0.044    12.535 r  ADC1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.535    ADC1/counter[1]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.703     9.239    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[1]/C
                         clock pessimism             -0.204     9.034    
                         clock uncertainty            0.194     9.228    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.259     9.487    ADC1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.487    
                         arrival time                          12.535    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.050ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.845ns  (logic 0.042ns (4.968%)  route 0.803ns (95.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.989ns = ( 9.239 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.803    12.491    ADC1/rst_in
    SLICE_X2Y63          LUT4 (Prop_lut4_I3_O)        0.042    12.533 r  ADC1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.533    ADC1/counter[0]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.703     9.239    ADC1/clk_div
    SLICE_X2Y63          FDRE                                         r  ADC1/counter_reg[0]/C
                         clock pessimism             -0.204     9.034    
                         clock uncertainty            0.194     9.228    
    SLICE_X2Y63          FDRE (Hold_fdre_C_D)         0.255     9.483    ADC1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.483    
                         arrival time                          12.533    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.430ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.465ns  (logic 0.000ns (0.000%)  route 0.465ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.633ns = ( 4.883 - 1.250 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.465     8.260    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    f  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.876     4.883    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.735    
                         clock uncertainty            0.194     4.929    
    ILOGIC_X0Y70         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.830    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.830    
                         arrival time                           8.260    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.460ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.022ns  (logic 0.000ns (0.000%)  route 1.022ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.187ns = ( 9.437 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.022    12.710    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    f  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.573     5.701    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.627     7.416    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     7.536 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          1.901     9.437    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.232    
                         clock uncertainty            0.194     9.426    
    ILOGIC_X0Y12         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.250    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.250    
                         arrival time                          12.710    
  -------------------------------------------------------------------
                         slack                                  3.460    

Slack (MET) :             3.525ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.566ns  (logic 0.000ns (0.000%)  route 0.566ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.696ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.638ns = ( 4.888 - 1.250 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.566     8.360    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    f  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.881     4.888    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.740    
                         clock uncertainty            0.194     4.934    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.835    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.835    
                         arrival time                           8.360    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.537ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.581ns  (logic 0.000ns (0.000%)  route 0.581ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.642ns = ( 4.892 - 1.250 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.581     8.376    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    f  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.885     4.892    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.744    
                         clock uncertainty            0.194     4.938    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.839    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.839    
                         arrival time                           8.376    
  -------------------------------------------------------------------
                         slack                                  3.537    

Slack (MET) :             3.544ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.750ns  (clk_div_int rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.663ns  (logic 0.000ns (0.000%)  route 0.663ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.716ns = ( 4.966 - 1.250 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.663     8.457    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    f  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=277, routed)         0.803     3.302    ADC1/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.355 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.622     3.977    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.007 r  ADC1/BUFG_clk_div/O
                         net (fo=10, routed)          0.959     4.966    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.147     4.818    
                         clock uncertainty            0.194     5.012    
    ILOGIC_X0Y6          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.099     4.913    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.913    
                         arrival time                           8.457    
  -------------------------------------------------------------------
                         slack                                  3.544    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        1.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.548ns  (required time - arrival time)
  Source:                 ADC2/FR_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 0.229ns (22.813%)  route 0.775ns (77.187%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.772 - 1.250 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y40          FDRE                                         r  ADC2/FR_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.124     2.329 f  ADC2/FR_out_reg[2]/Q
                         net (fo=2, routed)           0.411     2.739    ADC2/FR_out_reg_n_0_[2]
    SLICE_X0Y47          LUT4 (Prop_lut4_I3_O)        0.035     2.774 r  ADC2/BS_state[1]_i_3__0/O
                         net (fo=1, routed)           0.146     2.920    ADC2/BS_state[1]_i_3__0_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.035     2.955 f  ADC2/BS_state[1]_i_2__0/O
                         net (fo=2, routed)           0.219     3.173    ADC2/BS_state[1]_i_2__0_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I4_O)        0.035     3.208 r  ADC2/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.208    ADC2/BS_state[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
                         clock pessimism              0.147     4.920    
                         clock uncertainty           -0.194     4.726    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.031     4.757    ADC2/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -3.208    
  -------------------------------------------------------------------
                         slack                                  1.548    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 ADC2/FR_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.229ns (24.470%)  route 0.707ns (75.530%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.772 - 1.250 ) 
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    ADC2/clk_in
    SLICE_X0Y40          FDRE                                         r  ADC2/FR_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.124     2.329 r  ADC2/FR_out_reg[2]/Q
                         net (fo=2, routed)           0.411     2.739    ADC2/FR_out_reg_n_0_[2]
    SLICE_X0Y47          LUT4 (Prop_lut4_I3_O)        0.035     2.774 f  ADC2/BS_state[1]_i_3__0/O
                         net (fo=1, routed)           0.146     2.920    ADC2/BS_state[1]_i_3__0_n_0
    SLICE_X0Y47          LUT5 (Prop_lut5_I4_O)        0.035     2.955 r  ADC2/BS_state[1]_i_2__0/O
                         net (fo=2, routed)           0.151     3.105    ADC2/BS_state[1]_i_2__0_n_0
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.035     3.140 r  ADC2/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.140    ADC2/BS_state[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
                         clock pessimism              0.147     4.920    
                         clock uncertainty           -0.194     4.726    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.031     4.757    ADC2/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -3.140    
  -------------------------------------------------------------------
                         slack                                  1.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.497ns  (arrival time - required time)
  Source:                 ADC2/FR_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.815ns  (logic 0.300ns (36.810%)  route 0.515ns (63.190%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    4.466ns = ( 14.466 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.793    14.466    ADC2/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC2/FR_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.216    14.682 f  ADC2/FR_out_reg[5]/Q
                         net (fo=2, routed)           0.267    14.950    ADC2/FR_out_reg_n_0_[5]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.042    14.992 r  ADC2/BS_state[1]_i_2__0/O
                         net (fo=2, routed)           0.248    15.239    ADC2/BS_state[1]_i_2__0_n_0
    SLICE_X1Y46          LUT4 (Prop_lut4_I1_O)        0.042    15.281 r  ADC2/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000    15.281    ADC2/BS_state[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.216    10.784    ADC2/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.784    
                         arrival time                          15.281    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.620ns  (arrival time - required time)
  Source:                 ADC2/FR_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.937ns  (logic 0.300ns (32.017%)  route 0.637ns (67.983%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    4.466ns = ( 14.466 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.793    14.466    ADC2/clk_in
    SLICE_X0Y47          FDRE                                         r  ADC2/FR_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.216    14.682 r  ADC2/FR_out_reg[5]/Q
                         net (fo=2, routed)           0.267    14.950    ADC2/FR_out_reg_n_0_[5]
    SLICE_X0Y47          LUT5 (Prop_lut5_I2_O)        0.042    14.992 f  ADC2/BS_state[1]_i_2__0/O
                         net (fo=2, routed)           0.370    15.361    ADC2/BS_state[1]_i_2__0_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I4_O)        0.042    15.403 r  ADC2/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000    15.403    ADC2/BS_state[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.215    10.783    ADC2/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.783    
                         arrival time                          15.403    
  -------------------------------------------------------------------
                         slack                                  4.620    





---------------------------------------------------------------------------------------------------
From Clock:  rst_in
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.000ns (0.000%)  route 0.969ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.519ns = ( 4.769 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.969     4.429    ADC2/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.714     4.769    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.917    
                         clock uncertainty           -0.194     4.723    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.478    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.478    
                         arrival time                          -4.429    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.000ns (0.000%)  route 0.879ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.513ns = ( 4.763 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.879     4.338    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.708     4.763    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.911    
                         clock uncertainty           -0.194     4.717    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.472    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.472    
                         arrival time                          -4.338    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.000ns (0.000%)  route 0.795ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 4.773 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.795     4.254    ADC2/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.718     4.773    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.921    
                         clock uncertainty           -0.194     4.727    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.482    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.482    
                         arrival time                          -4.254    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.000ns (0.000%)  route 0.751ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.520ns = ( 4.770 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.751     4.211    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.715     4.770    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.918    
                         clock uncertainty           -0.194     4.724    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.479    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.479    
                         arrival time                          -4.211    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.000ns (0.000%)  route 0.665ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.524ns = ( 4.774 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.665     4.125    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.719     4.774    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.922    
                         clock uncertainty           -0.194     4.728    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.483    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.483    
                         arrival time                          -4.125    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.035ns (4.586%)  route 0.728ns (95.414%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.772 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.728     4.188    ADC2/rst_in
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.035     4.223 f  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.223    ADC2/counter[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         f  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism              0.147     4.920    
                         clock uncertainty           -0.194     4.726    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.032     4.758    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          4.758    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.036ns (4.711%)  route 0.728ns (95.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.772 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.728     4.188    ADC2/rst_in
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.036     4.224 f  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.224    ADC2/counter[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         f  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism              0.147     4.920    
                         clock uncertainty           -0.194     4.726    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.049     4.775    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.224    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.035ns (5.077%)  route 0.654ns (94.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.772 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.654     4.114    ADC2/rst_in
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.035     4.149 f  ADC2/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.149    ADC2/BS_state[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         f  ADC2/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
                         clock pessimism              0.147     4.920    
                         clock uncertainty           -0.194     4.726    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.031     4.757    ADC2/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.609ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.035ns (5.084%)  route 0.653ns (94.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.772 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.653     4.113    ADC2/rst_in
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.035     4.148 f  ADC2/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.148    ADC2/BS_state[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         f  ADC2/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
                         clock pessimism              0.147     4.920    
                         clock uncertainty           -0.194     4.726    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.031     4.757    ADC2/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  0.609    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - rst_in rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.037ns (5.359%)  route 0.653ns (94.641%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.522ns = ( 4.772 - 1.250 ) 
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.653     4.113    ADC2/rst_in
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.037     4.150 f  ADC2/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000     4.150    ADC2/bit_slip_i_1__0_n_0
    SLICE_X1Y46          FDRE                                         f  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=277, routed)         0.697     3.048    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.098 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.931     4.029    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     4.055 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          0.717     4.772    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism              0.147     4.920    
                         clock uncertainty           -0.194     4.726    
    SLICE_X1Y46          FDRE (Setup_fdre_C_D)        0.049     4.775    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                          4.775    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                  0.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.882ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.978ns  (logic 0.042ns (4.293%)  route 0.936ns (95.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.936    12.624    ADC2/rst_in
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.042    12.666 r  ADC2/BS_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.666    ADC2/BS_state[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[1]/C
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.216    10.784    ADC2/BS_state_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.784    
                         arrival time                          12.666    
  -------------------------------------------------------------------
                         slack                                  1.882    

Slack (MET) :             1.883ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.978ns  (logic 0.042ns (4.293%)  route 0.936ns (95.707%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.936    12.624    ADC2/rst_in
    SLICE_X1Y46          LUT6 (Prop_lut6_I5_O)        0.042    12.666 r  ADC2/BS_state[0]_i_1/O
                         net (fo=1, routed)           0.000    12.666    ADC2/BS_state[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/BS_state_reg[0]/C
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.215    10.783    ADC2/BS_state_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.783    
                         arrival time                          12.666    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             1.883ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.988ns  (logic 0.052ns (5.261%)  route 0.936ns (94.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.936    12.624    ADC2/rst_in
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.052    12.676 r  ADC2/bit_slip_i_1__0/O
                         net (fo=1, routed)           0.000    12.676    ADC2/bit_slip_i_1__0_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/bit_slip_reg/C
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.225    10.793    ADC2/bit_slip_reg
  -------------------------------------------------------------------
                         required time                        -10.793    
                         arrival time                          12.676    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             2.040ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.137ns  (logic 0.042ns (3.693%)  route 1.095ns (96.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        2.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.095    12.782    ADC2/rst_in
    SLICE_X1Y46          LUT4 (Prop_lut4_I3_O)        0.042    12.824 r  ADC2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.824    ADC2/counter[0]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[0]/C
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.216    10.784    ADC2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.784    
                         arrival time                          12.824    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.042ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.148ns  (logic 0.053ns (4.616%)  route 1.095ns (95.384%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.095    12.782    ADC2/rst_in
    SLICE_X1Y46          LUT5 (Prop_lut5_I4_O)        0.053    12.835 r  ADC2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.835    ADC2/counter[1]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    SLICE_X1Y46          FDRE                                         r  ADC2/counter_reg[1]/C
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.225    10.793    ADC2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.793    
                         arrival time                          12.835    
  -------------------------------------------------------------------
                         slack                                  2.042    

Slack (MET) :             2.279ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        0.984ns  (logic 0.000ns (0.000%)  route 0.984ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.330ns = ( 10.580 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.984    12.672    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    f  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.905    10.580    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.375    
                         clock uncertainty            0.194    10.569    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.393    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.393    
                         arrival time                          12.672    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.415ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.114ns  (logic 0.000ns (0.000%)  route 1.114ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.324ns = ( 10.574 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.114    12.801    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    f  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.899    10.574    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.369    
                         clock uncertainty            0.194    10.563    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.387    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.387    
                         arrival time                          12.801    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.503ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.208ns  (logic 0.000ns (0.000%)  route 1.208ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.329ns = ( 10.579 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.208    12.895    ADC2/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    f  ADC2/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.904    10.579    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.374    
                         clock uncertainty            0.194    10.568    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.392    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.392    
                         arrival time                          12.895    
  -------------------------------------------------------------------
                         slack                                  2.503    

Slack (MET) :             2.569ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.259ns  (logic 0.000ns (0.000%)  route 1.259ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.422ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.314ns = ( 10.564 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.259    12.946    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    f  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.889    10.564    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.359    
                         clock uncertainty            0.194    10.553    
    ILOGIC_X0Y22         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.377    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.377    
                         arrival time                          12.946    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.690ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.750ns  (clk_div_int_1 rise@1.250ns - rst_in fall@5.000ns)
  Data Path Delay:        1.388ns  (logic 0.000ns (0.000%)  route 1.388ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.322ns = ( 10.572 - 1.250 ) 
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.388    13.075    ADC2/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    f  ADC2/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=277, routed)         1.965     6.093    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     6.181 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.374     8.555    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     8.675 r  ADC2/BUFG_clk_div/O
                         net (fo=10, routed)          1.897    10.572    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204    10.367    
                         clock uncertainty            0.194    10.561    
    ILOGIC_X0Y16         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176    10.385    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                        -10.385    
                         arrival time                          13.075    
  -------------------------------------------------------------------
                         slack                                  2.690    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  AD9783_inst1/spi_trigger_reg_n_0
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        3.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.863ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.463ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.533ns  (logic 0.053ns (3.457%)  route 1.480ns (96.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns = ( 14.996 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.837    10.869    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.053    10.922 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.643    11.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X11Y47         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.364    14.996    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y47         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X11Y47         FDPE (Recov_fdpe_C_PRE)     -0.136    15.029    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -11.565    
  -------------------------------------------------------------------
                         slack                                  3.463    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.097ns  (logic 0.053ns (4.832%)  route 1.044ns (95.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.583    10.615    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.053    10.668 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.461    11.129    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X10Y46         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.459    15.091    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.111    15.149    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -11.129    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.052ns  (logic 0.053ns (5.036%)  route 0.999ns (94.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.583    10.615    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.053    10.668 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.417    11.085    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.129    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.174    15.124    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.052ns  (logic 0.053ns (5.036%)  route 0.999ns (94.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.033ns = ( 10.033 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.847     9.725    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.308    10.033 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.583    10.615    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.053    10.668 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.417    11.085    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.129    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.174    15.124    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  4.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.863ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.442ns  (logic 0.028ns (6.328%)  route 0.414ns (93.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     6.905 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.256     7.161    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.028     7.189 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.159     7.348    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.312     2.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.474    
                         clock uncertainty            0.035     2.509    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.024     2.485    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           7.348    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.863ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.442ns  (logic 0.028ns (6.328%)  route 0.414ns (93.672%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     6.905 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.256     7.161    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.028     7.189 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.159     7.348    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.312     2.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.147     2.474    
                         clock uncertainty            0.035     2.509    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.024     2.485    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           7.348    
  -------------------------------------------------------------------
                         slack                                  4.863    

Slack (MET) :             4.884ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.453ns  (logic 0.028ns (6.184%)  route 0.425ns (93.816%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     6.905 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.256     7.161    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y46         LUT2 (Prop_lut2_I1_O)        0.028     7.189 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.169     7.358    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X10Y46         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.283     2.591    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.479    
    SLICE_X10Y46         FDCE (Remov_fdce_C_CLR)     -0.005     2.474    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           7.358    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             5.177ns  (arrival time - required time)
  Source:                 AD9783_inst1/spi_trigger_reg/Q
                            (clock source 'AD9783_inst1/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.660ns  (logic 0.028ns (4.243%)  route 0.632ns (95.757%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.475ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    AD9783_inst1/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.118     6.905 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.370     7.275    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.028     7.303 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.262     7.565    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X11Y47         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.219     2.527    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y47         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.380    
                         clock uncertainty            0.035     2.415    
    SLICE_X11Y47         FDPE (Remov_fdpe_C_PRE)     -0.027     2.388    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.388    
                         arrival time                           7.565    
  -------------------------------------------------------------------
                         slack                                  5.177    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0

Setup :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.902ns  (logic 0.000ns (0.000%)  route 1.902ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.902    14.212    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X11Y46         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.459    15.091    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X11Y46         FDCE (Recov_fdce_C_CLR)     -0.174    15.086    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.086    
                         arrival time                         -14.212    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.758ns  (logic 0.000ns (0.000%)  route 1.758ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.758    14.069    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y47          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407    15.039    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y47          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.243    
                         clock uncertainty           -0.035    15.208    
    SLICE_X8Y47          FDCE (Recov_fdce_C_CLR)     -0.111    15.097    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                         -14.069    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.662ns  (logic 0.000ns (0.000%)  route 1.662ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.662    13.972    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.174    15.123    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.662ns  (logic 0.000ns (0.000%)  route 1.662ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.662    13.972    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X9Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X9Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X9Y46          FDCE (Recov_fdce_C_CLR)     -0.174    15.123    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.214ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.662ns  (logic 0.000ns (0.000%)  route 1.662ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.662    13.972    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X8Y46          FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.128    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y46          FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.297    
    SLICE_X8Y46          FDCE (Recov_fdce_C_CLR)     -0.111    15.186    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.972    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.427ns  (logic 0.053ns (3.713%)  route 1.374ns (96.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 15.091 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.913    13.224    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.053    13.277 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.461    13.738    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X10Y46         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.459    15.091    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X10Y46         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    15.295    
                         clock uncertainty           -0.035    15.260    
    SLICE_X10Y46         FDCE (Recov_fdce_C_CLR)     -0.111    15.149    AD9783_inst1/AD_9783_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -13.738    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.383ns  (logic 0.053ns (3.832%)  route 1.330ns (96.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.913    13.224    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.053    13.277 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.417    13.694    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.129    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.174    15.124    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -13.694    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.383ns  (logic 0.053ns (3.832%)  route 1.330ns (96.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.913    13.224    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.053    13.277 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.417    13.694    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.496    15.129    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.333    
                         clock uncertainty           -0.035    15.298    
    SLICE_X11Y45         FDCE (Recov_fdce_C_CLR)     -0.174    15.124    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -13.694    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.189ns  (logic 0.000ns (0.000%)  route 1.189ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.189    13.500    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Recov_fdce_C_CLR)     -0.174    15.264    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
                            (recovery check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.189ns  (logic 0.000ns (0.000%)  route 1.189ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.189    13.500    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    14.406    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.226    14.632 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.637    15.270    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.474    
                         clock uncertainty           -0.035    15.438    
    SLICE_X13Y47         FDCE (Recov_fdce_C_CLR)     -0.174    15.264    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -13.500    
  -------------------------------------------------------------------
                         slack                                  1.765    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.580ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.028ns (2.459%)  route 1.111ns (97.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.527ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.848     3.643    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.028     3.671 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.262     3.933    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X11Y47         FDPE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.219     2.527    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y47         FDPE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.380    
    SLICE_X11Y47         FDPE (Remov_fdpe_C_PRE)     -0.027     2.353    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           3.933    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.625     8.419    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.024     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.625     8.419    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.024     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.625     8.419    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.024     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.625     8.419    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.024     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.625     8.419    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.024     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.625     8.419    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.024     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.625     8.419    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.024     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.625ns  (logic 0.000ns (0.000%)  route 0.625ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.625     8.419    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X13Y47         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.407     2.716    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X13Y47         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/C
                         clock pessimism             -0.147     2.569    
                         clock uncertainty            0.035     2.604    
    SLICE_X13Y47         FDCE (Remov_fdce_C_CLR)     -0.024     2.580    AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           8.419    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.984ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.675ns  (logic 0.028ns (4.148%)  route 0.647ns (95.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.621ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.488     8.283    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.028     8.311 f  AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2/O
                         net (fo=3, routed)           0.159     8.469    AD9783_inst1/AD_9783_SPI_inst/state_f[2]_i_2__2_n_0
    SLICE_X11Y45         FDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.927     2.176    AD9783_inst1/AD_9783_SPI_inst/clk_in
    SLICE_X10Y48         FDCE (Prop_fdce_C_Q)         0.133     2.309 r  AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg/Q
                         net (fo=18, routed)          0.312     2.621    AD9783_inst1/AD_9783_SPI_inst/spi_clk_reg_n_0
    SLICE_X11Y45         FDCE                                         r  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.474    
                         clock uncertainty            0.035     2.509    
    SLICE_X11Y45         FDCE (Remov_fdce_C_CLR)     -0.024     2.485    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           8.469    
  -------------------------------------------------------------------
                         slack                                  5.984    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  AD9783_inst1/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        6.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.740ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.651ns  (logic 0.000ns (0.000%)  route 1.651ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.814ns = ( 20.814 - 15.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.651    13.962    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.733    19.406    AD9783_inst1/clk_in
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.248    19.654 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.701    20.355    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.042    20.397 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.417    20.814    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.018    
                         clock uncertainty           -0.035    20.983    
    SLICE_X10Y47         LDCE (Recov_ldce_G_CLR)     -0.192    20.791    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         20.791    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  6.829    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.740ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock AD9783_inst1/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (AD9783_inst1/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.813ns  (logic 0.000ns (0.000%)  route 0.813ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.065ns = ( 8.065 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.813     8.608    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock AD9783_inst1/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    AD9783_inst1/clk_in
    SLICE_X12Y47         FDCE (Prop_fdce_C_Q)         0.147     7.322 f  AD9783_inst1/spi_trigger_reg/Q
                         net (fo=5, routed)           0.447     7.768    AD9783_inst1/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X10Y47         LUT2 (Prop_lut2_I0_O)        0.035     7.803 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.262     8.065    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.918    
    SLICE_X10Y47         LDCE (Remov_ldce_G_CLR)     -0.050     7.868    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.608    
  -------------------------------------------------------------------
                         slack                                  0.740    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.889ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        8.551ns  (logic 0.053ns (0.620%)  route 8.498ns (99.380%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 15.409 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           7.013    12.043    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.053    12.096 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.485    13.581    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X8Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.747    15.409    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    15.614    
                         clock uncertainty           -0.035    15.578    
    SLICE_X8Y40          FDCE (Recov_fdce_C_CLR)     -0.108    15.470    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  1.889    

Slack (MET) :             3.510ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        1.677ns  (logic 0.053ns (3.160%)  route 1.624ns (96.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns = ( 10.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     9.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308    10.030 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.962    10.992    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.053    11.045 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.662    11.707    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X7Y42          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.518    15.181    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    15.385    
                         clock uncertainty           -0.035    15.349    
    SLICE_X7Y42          FDPE (Recov_fdpe_C_PRE)     -0.133    15.216    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -11.707    
  -------------------------------------------------------------------
                         slack                                  3.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.387ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.028ns (0.675%)  route 4.117ns (99.325%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.420     5.324    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.028     5.352 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.697     6.050    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X8Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.494     2.813    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     2.665    
    SLICE_X8Y40          FDCE (Remov_fdce_C_CLR)     -0.003     2.662    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -2.662    
                         arrival time                           6.050    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             5.111ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        0.719ns  (logic 0.028ns (3.893%)  route 0.691ns (96.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    1.904ns = ( 6.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     6.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     6.904 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.407     7.312    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.028     7.340 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.284     7.623    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X7Y42          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.331     2.650    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     2.503    
                         clock uncertainty            0.035     2.538    
    SLICE_X7Y42          FDPE (Remov_fdpe_C_PRE)     -0.025     2.513    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.513    
                         arrival time                           7.623    
  -------------------------------------------------------------------
                         slack                                  5.111    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            2  Failing Endpoints,  Worst Slack       -0.689ns,  Total Violation       -1.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        11.059ns  (logic 0.053ns (0.479%)  route 11.006ns (99.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 15.401 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.387    14.417    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.053    14.470 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.619    16.088    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.739    15.401    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y37          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X7Y37          FDCE (Recov_fdce_C_CLR)     -0.171    15.399    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -16.088    
  -------------------------------------------------------------------
                         slack                                 -0.689    

Slack (VIOLATED) :        -0.486ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        10.806ns  (logic 0.053ns (0.490%)  route 10.753ns (99.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 15.351 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.387    14.417    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.053    14.470 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.366    15.835    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X3Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.689    15.351    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.556    
                         clock uncertainty           -0.035    15.520    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.171    15.349    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -15.835    
  -------------------------------------------------------------------
                         slack                                 -0.486    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.174ns  (logic 0.053ns (4.516%)  route 1.121ns (95.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns = ( 10.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     9.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308    10.030 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.844    10.873    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.053    10.926 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.277    11.203    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X7Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.637    15.299    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X7Y40          FDPE (Recov_fdpe_C_PRE)     -0.133    15.335    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.174ns  (logic 0.053ns (4.516%)  route 1.121ns (95.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.474ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns = ( 10.030 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     9.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308    10.030 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.844    10.873    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.053    10.926 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.277    11.203    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X7Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.637    15.299    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X7Y40          FDPE (Recov_fdpe_C_PRE)     -0.133    15.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -11.203    
  -------------------------------------------------------------------
                         slack                                  4.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.625ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.307ns  (logic 0.028ns (0.528%)  route 5.279ns (99.472%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.603     6.507    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.028     6.535 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.676     7.211    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X3Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.437     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.608    
    SLICE_X3Y40          FDCE (Remov_fdce_C_CLR)     -0.022     2.586    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           7.211    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.692ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        5.421ns  (logic 0.028ns (0.517%)  route 5.393ns (99.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.751ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.603     6.507    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.028     6.535 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.790     7.325    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.484     2.802    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y37          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     2.655    
    SLICE_X7Y37          FDCE (Remov_fdce_C_CLR)     -0.022     2.633    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -2.633    
                         arrival time                           7.325    
  -------------------------------------------------------------------
                         slack                                  4.692    

Slack (MET) :             4.815ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.509ns  (logic 0.028ns (5.505%)  route 0.481ns (94.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.904ns = ( 6.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     6.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     6.904 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.375     7.279    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.028     7.307 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.106     7.413    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X7Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     2.588    
                         clock uncertainty            0.035     2.623    
    SLICE_X7Y40          FDPE (Remov_fdpe_C_PRE)     -0.025     2.598    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           7.413    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.815ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.509ns  (logic 0.028ns (5.505%)  route 0.481ns (94.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    1.904ns = ( 6.904 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     6.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     6.904 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.375     7.279    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.028     7.307 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.106     7.413    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X7Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.588    
                         clock uncertainty            0.035     2.623    
    SLICE_X7Y40          FDPE (Remov_fdpe_C_PRE)     -0.025     2.598    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.598    
                         arrival time                           7.413    
  -------------------------------------------------------------------
                         slack                                  4.815    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.425ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        7.967ns  (logic 0.053ns (0.665%)  route 7.914ns (99.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.269     4.991 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           6.485    11.475    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.053    11.528 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.429    12.958    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.660    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X6Y39          FDCE (Recov_fdce_C_CLR)     -0.108    15.383    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.504ns  (logic 0.053ns (3.524%)  route 1.451ns (96.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.536ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns = ( 9.991 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     9.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.269     9.991 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.994    10.984    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.053    11.037 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.457    11.495    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X7Y39          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.660    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y39          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X7Y39          FDPE (Recov_fdpe_C_PRE)     -0.133    15.358    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  3.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.169ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.028ns (0.720%)  route 3.861ns (99.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.100     1.886 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           3.155     5.041    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.028     5.069 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.706     5.775    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.438     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     2.609    
    SLICE_X6Y39          FDCE (Remov_fdce_C_CLR)     -0.003     2.606    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.606    
                         arrival time                           5.775    
  -------------------------------------------------------------------
                         slack                                  3.169    

Slack (MET) :             4.912ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        0.645ns  (logic 0.028ns (4.341%)  route 0.617ns (95.659%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    1.886ns = ( 6.886 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     6.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.100     6.886 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.424     7.310    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.028     7.338 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.193     7.531    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X7Y39          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.438     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y39          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.609    
                         clock uncertainty            0.035     2.644    
    SLICE_X7Y39          FDPE (Remov_fdpe_C_PRE)     -0.025     2.619    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.619    
                         arrival time                           7.531    
  -------------------------------------------------------------------
                         slack                                  4.912    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.840ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.758ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.611ns  (logic 0.053ns (1.468%)  route 3.558ns (98.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 15.401 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.939    11.970    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.053    12.023 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.619    13.641    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.739    15.401    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y37          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X7Y37          FDCE (Recov_fdce_C_CLR)     -0.171    15.399    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  1.758    

Slack (MET) :             1.888ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.551ns  (logic 0.053ns (1.492%)  route 3.498ns (98.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 15.409 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          2.013    12.044    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.053    12.097 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.485    13.582    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X8Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.747    15.409    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    15.614    
                         clock uncertainty           -0.035    15.578    
    SLICE_X8Y40          FDCE (Recov_fdce_C_CLR)     -0.108    15.470    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -13.582    
  -------------------------------------------------------------------
                         slack                                  1.888    

Slack (MET) :             1.961ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.358ns  (logic 0.053ns (1.578%)  route 3.305ns (98.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 15.351 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.939    11.970    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.053    12.023 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.366    13.388    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X3Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.689    15.351    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.556    
                         clock uncertainty           -0.035    15.520    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.171    15.349    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -13.388    
  -------------------------------------------------------------------
                         slack                                  1.961    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.215ns  (logic 0.053ns (1.648%)  route 3.162ns (98.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.733    11.763    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.053    11.816 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.429    13.246    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.660    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X6Y39          FDCE (Recov_fdce_C_CLR)     -0.108    15.383    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -13.246    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.653ns  (logic 0.053ns (3.207%)  route 1.600ns (96.793%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.938    10.968    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.053    11.021 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.662    11.683    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X7Y42          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.518    15.181    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    15.385    
                         clock uncertainty           -0.035    15.349    
    SLICE_X7Y42          FDPE (Recov_fdpe_C_PRE)     -0.133    15.216    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -11.683    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.569ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.694ns  (logic 0.053ns (3.129%)  route 1.641ns (96.871%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 15.257 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.176    11.206    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.053    11.259 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.465    11.724    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X7Y43          FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.595    15.257    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism              0.204    15.462    
                         clock uncertainty           -0.035    15.426    
    SLICE_X7Y43          FDPE (Recov_fdpe_C_PRE)     -0.133    15.293    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  3.569    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.521ns  (logic 0.053ns (3.484%)  route 1.468ns (96.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.192    11.222    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.053    11.275 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.277    11.552    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X7Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.637    15.299    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X7Y40          FDPE (Recov_fdpe_C_PRE)     -0.133    15.335    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.521ns  (logic 0.053ns (3.484%)  route 1.468ns (96.516%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 15.299 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.192    11.222    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.053    11.275 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.277    11.552    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X7Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.637    15.299    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    15.503    
                         clock uncertainty           -0.035    15.468    
    SLICE_X7Y40          FDPE (Recov_fdpe_C_PRE)     -0.133    15.335    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -11.552    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.518ns  (logic 0.053ns (3.492%)  route 1.465ns (96.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.008    11.038    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.053    11.091 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.457    11.548    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X7Y39          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.660    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y39          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X7Y39          FDPE (Recov_fdpe_C_PRE)     -0.133    15.358    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.358    
                         arrival time                         -11.548    
  -------------------------------------------------------------------
                         slack                                  3.810    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.350ns  (logic 0.053ns (3.927%)  route 1.297ns (96.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.565ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.758    10.789    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.053    10.842 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.539    11.380    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.729    15.391    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism              0.204    15.596    
                         clock uncertainty           -0.035    15.560    
    SLICE_X7Y38          FDCE (Recov_fdce_C_CLR)     -0.171    15.389    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.389    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  4.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.840ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.596ns  (logic 0.028ns (4.700%)  route 0.568ns (95.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     7.501    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           7.501    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.596ns  (logic 0.028ns (4.700%)  route 0.568ns (95.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     7.501    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           7.501    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.596ns  (logic 0.028ns (4.700%)  route 0.568ns (95.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     7.501    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           7.501    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.596ns  (logic 0.028ns (4.700%)  route 0.568ns (95.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     7.501    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           7.501    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.596ns  (logic 0.028ns (4.700%)  route 0.568ns (95.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     7.501    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           7.501    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.596ns  (logic 0.028ns (4.700%)  route 0.568ns (95.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     7.501    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           7.501    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.840ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.596ns  (logic 0.028ns (4.700%)  route 0.568ns (95.300%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.742ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     7.501    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           7.501    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.849ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.584ns  (logic 0.028ns (4.795%)  route 0.556ns (95.205%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.205     7.489    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X2Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.437     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X2Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism             -0.147     2.608    
                         clock uncertainty            0.035     2.644    
    SLICE_X2Y40          FDCE (Remov_fdce_C_CLR)     -0.003     2.641    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.641    
                         arrival time                           7.489    
  -------------------------------------------------------------------
                         slack                                  4.849    

Slack (MET) :             4.855ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.102%)  route 0.521ns (94.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.170     7.454    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X6Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.147     2.567    
                         clock uncertainty            0.035     2.602    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.003     2.599    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           7.454    
  -------------------------------------------------------------------
                         slack                                  4.855    

Slack (MET) :             4.855ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.549ns  (logic 0.028ns (5.102%)  route 0.521ns (94.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.351     7.256    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT2 (Prop_lut2_I1_O)        0.028     7.284 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.170     7.454    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X6Y41          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.714    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y41          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.147     2.567    
                         clock uncertainty            0.035     2.602    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.003     2.599    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.599    
                         arrival time                           7.454    
  -------------------------------------------------------------------
                         slack                                  4.855    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.828ns  (logic 0.053ns (1.874%)  route 2.775ns (98.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.322ns = ( 15.322 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.346    13.657    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.053    13.710 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.429    15.139    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.660    15.322    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X6Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.526    
                         clock uncertainty           -0.035    15.491    
    SLICE_X6Y39          FDCE (Recov_fdce_C_CLR)     -0.108    15.383    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -15.139    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.660ns  (logic 0.053ns (1.992%)  route 2.607ns (98.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 15.409 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.122    13.432    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.053    13.485 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.485    14.971    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X8Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.747    15.409    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X8Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    15.614    
                         clock uncertainty           -0.035    15.578    
    SLICE_X8Y40          FDCE (Recov_fdce_C_CLR)     -0.108    15.470    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.470    
                         arrival time                         -14.971    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.436ns  (logic 0.053ns (2.176%)  route 2.383ns (97.824%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 15.401 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.764    13.075    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X6Y41          LUT3 (Prop_lut3_I1_O)        0.053    13.128 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.619    14.746    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X7Y37          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.739    15.401    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y37          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X7Y37          FDCE (Recov_fdce_C_CLR)     -0.171    15.399    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.399    
                         arrival time                         -14.746    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.183ns  (logic 0.053ns (2.428%)  route 2.130ns (97.572%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.351ns = ( 15.351 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.764    13.075    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X6Y41          LUT3 (Prop_lut3_I1_O)        0.053    13.128 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.366    14.493    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X3Y40          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.689    15.351    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X3Y40          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.556    
                         clock uncertainty           -0.035    15.520    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.171    15.349    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.349    
                         arrival time                         -14.493    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.503ns  (logic 0.000ns (0.000%)  route 1.503ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.178ns = ( 15.178 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.503    13.814    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y44          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.516    15.178    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y44          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism              0.204    15.383    
                         clock uncertainty           -0.035    15.347    
    SLICE_X7Y44          FDCE (Recov_fdce_C_CLR)     -0.171    15.176    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.674ns  (logic 0.000ns (0.000%)  route 1.674ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.674    13.984    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X4Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X4Y39          FDCE (Recov_fdce_C_CLR)     -0.171    15.381    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.672ns  (logic 0.000ns (0.000%)  route 1.672ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.672    13.982    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.171    15.381    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.672ns  (logic 0.000ns (0.000%)  route 1.672ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.672    13.982    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.171    15.381    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.672ns  (logic 0.000ns (0.000%)  route 1.672ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.672    13.982    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.171    15.381    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  1.398    

Slack (MET) :             1.398ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.672ns  (logic 0.000ns (0.000%)  route 1.672ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.724ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.383ns = ( 15.383 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.672    13.982    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y39          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.792    14.465    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.197    14.662 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.720    15.383    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X5Y39          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism              0.204    15.587    
                         clock uncertainty           -0.035    15.552    
    SLICE_X5Y39          FDCE (Recov_fdce_C_CLR)     -0.171    15.381    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         15.381    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  1.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.090ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.028ns (3.430%)  route 0.788ns (96.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.619     3.413    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.028     3.441 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.170     3.611    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X7Y43          FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.374     2.693    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y43          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.545    
    SLICE_X7Y43          FDPE (Remov_fdpe_C_PRE)     -0.025     2.520    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           3.611    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.028ns (2.919%)  route 0.931ns (97.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.756ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.738     3.532    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.028     3.560 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.193     3.754    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X7Y39          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.438     2.756    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y39          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.609    
    SLICE_X7Y39          FDPE (Remov_fdpe_C_PRE)     -0.025     2.584    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.584    
                         arrival time                           3.754    
  -------------------------------------------------------------------
                         slack                                  1.170    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.028ns (2.805%)  route 0.970ns (97.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.864     3.659    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.028     3.687 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.106     3.792    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X7Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     2.588    
    SLICE_X7Y40          FDPE (Remov_fdpe_C_PRE)     -0.025     2.563    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.230ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.998ns  (logic 0.028ns (2.805%)  route 0.970ns (97.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.864     3.659    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.028     3.687 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.106     3.792    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X7Y40          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.417     2.735    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y40          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.588    
    SLICE_X7Y40          FDPE (Remov_fdpe_C_PRE)     -0.025     2.563    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           3.792    
  -------------------------------------------------------------------
                         slack                                  1.230    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in rise@0.000ns)
  Data Path Delay:        0.936ns  (logic 0.028ns (2.992%)  route 0.908ns (97.008%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     1.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     1.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     2.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     2.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     2.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     2.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.624     3.418    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.028     3.446 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.284     3.730    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X7Y42          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.331     2.650    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y42          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     2.503    
    SLICE_X7Y42          FDPE (Remov_fdpe_C_PRE)     -0.025     2.478    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           3.730    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             5.871ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.492     8.287    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.028     8.315 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     8.531    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           8.531    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.492     8.287    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.028     8.315 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     8.531    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           8.531    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.492     8.287    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.028     8.315 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     8.531    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           8.531    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.492     8.287    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.028     8.315 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     8.531    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           8.531    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.871ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.799%)  route 0.709ns (96.201%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.492     8.287    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT2 (Prop_lut2_I0_O)        0.028     8.315 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.217     8.531    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X7Y38          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.957     2.206    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X7Y49          FDCE (Prop_fdce_C_Q)         0.113     2.319 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.476     2.795    ADC2/LTC2195_SPI_inst/spi_clk_reg_n_0
    SLICE_X7Y38          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.147     2.647    
                         clock uncertainty            0.035     2.683    
    SLICE_X7Y38          FDCE (Remov_fdce_C_CLR)     -0.022     2.661    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           8.531    
  -------------------------------------------------------------------
                         slack                                  5.871    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :            1  Failing Endpoint ,  Worst Slack       -1.635ns,  Total Violation       -1.635ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.907ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.635ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.053ns (0.695%)  route 7.570ns (99.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 10.931 - 5.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           7.013    12.043    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.053    12.096 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.557    12.652    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.248     9.652 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.798    10.451    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.042    10.493 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.438    10.931    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.377    11.308    
                         clock uncertainty           -0.035    11.272    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    11.017    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         11.017    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                 -1.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.907ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        3.684ns  (logic 0.028ns (0.760%)  route 3.656ns (99.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 8.131 - 5.000 ) 
    Source Clock Delay      (SCD):    1.904ns = ( 11.904 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685    11.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118    11.904 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.420    15.324    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.028    15.352 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    15.588    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.147     7.321 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.492     7.813    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.035     7.848 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.283     8.131    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.416     7.715    
                         clock uncertainty            0.035     7.750    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.681    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.681    
                         arrival time                          15.588    
  -------------------------------------------------------------------
                         slack                                  7.907    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        8.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.191ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.623ns  (logic 0.053ns (2.021%)  route 2.570ns (97.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 20.931 - 15.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          2.013    12.044    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.053    12.097 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.557    12.653    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.248    19.652 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.798    20.451    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.042    20.493 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.438    20.931    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.135    
                         clock uncertainty           -0.035    21.099    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    20.844    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.844    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  8.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.215ns  (logic 0.028ns (2.305%)  route 1.187ns (97.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 8.131 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.951     7.856    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.028     7.884 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236     8.120    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.147     7.321 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.492     7.813    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.035     7.848 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.283     8.131    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.984    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.915    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.915    
                         arrival time                           8.120    
  -------------------------------------------------------------------
                         slack                                  0.206    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        6.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.802ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.732ns  (logic 0.053ns (3.061%)  route 1.679ns (96.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.931ns = ( 20.931 - 15.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.122    13.432    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.053    13.485 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.557    14.042    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.248    19.652 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.798    20.451    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.042    20.493 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.438    20.931    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.135    
                         clock uncertainty           -0.035    21.099    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    20.844    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.844    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  6.802    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.766ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.887ns  (logic 0.028ns (3.158%)  route 0.859ns (96.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 8.131 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.623     8.417    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.028     8.445 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236     8.681    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.147     7.321 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.492     7.813    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.035     7.848 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.283     8.131    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.984    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.915    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.915    
                         arrival time                           8.681    
  -------------------------------------------------------------------
                         slack                                  0.766    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :            1  Failing Endpoint ,  Worst Slack       -4.023ns,  Total Violation       -4.023ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.023ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.053ns (0.532%)  route 9.908ns (99.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 10.881 - 5.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.387    14.417    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.053    14.470 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.521    14.991    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.248     9.652 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.701    10.353    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.042    10.395 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.486    10.881    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.377    11.258    
                         clock uncertainty           -0.035    11.223    
    SLICE_X4Y40          LDCE (Recov_ldce_G_CLR)     -0.255    10.968    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                 -4.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.115ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        4.836ns  (logic 0.028ns (0.579%)  route 4.808ns (99.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.755ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 8.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.904ns = ( 11.904 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685    11.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118    11.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.603    16.507    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.028    16.535 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.205    16.740    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.147     7.321 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.449     7.769    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.035     7.804 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.271     8.075    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.416     7.659    
                         clock uncertainty            0.035     7.695    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.069     7.626    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.626    
                         arrival time                          16.740    
  -------------------------------------------------------------------
                         slack                                  9.115    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        8.252ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.252ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.513ns  (logic 0.053ns (2.109%)  route 2.460ns (97.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 20.881 - 15.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.939    11.970    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.053    12.023 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.521    12.544    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.248    19.652 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.701    20.353    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.042    20.395 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.486    20.881    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.085    
                         clock uncertainty           -0.035    21.050    
    SLICE_X4Y40          LDCE (Recov_ldce_G_CLR)     -0.255    20.795    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.795    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  8.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.178ns  (logic 0.028ns (2.377%)  route 1.150ns (97.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 8.075 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.945     7.850    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.028     7.878 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.205     8.083    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.147     7.321 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.449     7.769    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.035     7.804 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.271     8.075    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.928    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.069     7.859    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.859    
                         arrival time                           8.083    
  -------------------------------------------------------------------
                         slack                                  0.224    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        7.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.146ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.338ns  (logic 0.053ns (3.961%)  route 1.285ns (96.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.881ns = ( 20.881 - 15.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.764    13.075    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X6Y41          LUT3 (Prop_lut3_I1_O)        0.053    13.128 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.521    13.649    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.248    19.652 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.701    20.353    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.042    20.395 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.486    20.881    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.085    
                         clock uncertainty           -0.035    21.050    
    SLICE_X4Y40          LDCE (Recov_ldce_G_CLR)     -0.255    20.795    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.795    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  7.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.628ns  (logic 0.028ns (4.458%)  route 0.600ns (95.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.075ns = ( 8.075 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.395     8.189    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X6Y41          LUT3 (Prop_lut3_I1_O)        0.028     8.217 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.205     8.422    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.147     7.321 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.449     7.769    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X7Y41          LUT3 (Prop_lut3_I0_O)        0.035     7.804 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.271     8.075    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.928    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.069     7.859    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.859    
                         arrival time                           8.422    
  -------------------------------------------------------------------
                         slack                                  0.563    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :            1  Failing Endpoint ,  Worst Slack       -1.497ns,  Total Violation       -1.497ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.888ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.497ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 0.053ns (0.708%)  route 7.433ns (99.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 10.837 - 5.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.370ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.269     4.991 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           6.485    11.475    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.053    11.528 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.948    12.477    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.216     9.620 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.823    10.443    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.042    10.485 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.352    10.837    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.370    11.207    
                         clock uncertainty           -0.035    11.172    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.192    10.980    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                 -1.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.888ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        3.648ns  (logic 0.028ns (0.768%)  route 3.620ns (99.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 8.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.886ns = ( 11.886 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685    11.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.100    11.886 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           3.155    15.041    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.028    15.069 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.465    15.534    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.124     7.298 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.512     7.809    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.035     7.844 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.228     8.072    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.411     7.661    
                         clock uncertainty            0.035     7.696    
    SLICE_X6Y38          LDCE (Remov_ldce_G_CLR)     -0.050     7.646    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.646    
                         arrival time                          15.534    
  -------------------------------------------------------------------
                         slack                                  7.888    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        8.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.049ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.734ns  (logic 0.053ns (1.938%)  route 2.681ns (98.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 20.837 - 15.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.733    11.763    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.053    11.816 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.948    12.765    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.216    19.620 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.823    20.443    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.042    20.485 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.352    20.837    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    21.041    
                         clock uncertainty           -0.035    21.006    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.192    20.814    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  8.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.314ns  (logic 0.028ns (2.130%)  route 1.286ns (97.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 8.072 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.821     7.726    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.028     7.754 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.465     8.220    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.124     7.298 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.512     7.809    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.035     7.844 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.228     8.072    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.925    
    SLICE_X6Y38          LDCE (Remov_ldce_G_CLR)     -0.050     7.875    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.875    
                         arrival time                           8.220    
  -------------------------------------------------------------------
                         slack                                  0.345    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        6.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.348ns  (logic 0.053ns (2.258%)  route 2.295ns (97.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.837ns = ( 20.837 - 15.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.346    13.657    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.053    13.710 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.948    14.658    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.216    19.620 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.823    20.443    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.042    20.485 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.352    20.837    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    21.041    
                         clock uncertainty           -0.035    21.006    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.192    20.814    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.814    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  6.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.150ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.231ns  (logic 0.028ns (2.275%)  route 1.203ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns = ( 8.072 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.737     8.531    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.028     8.559 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.465     9.025    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.925     7.174    ADC2/clk_in
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.124     7.298 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.512     7.809    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.035     7.844 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.228     8.072    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.925    
    SLICE_X6Y38          LDCE (Remov_ldce_G_CLR)     -0.050     7.875    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.875    
                         arrival time                           9.025    
  -------------------------------------------------------------------
                         slack                                  1.150    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.818ns,  Total Violation       -1.818ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.596ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.053ns (0.695%)  route 7.570ns (99.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 10.921 - 5.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           7.013    12.043    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.053    12.096 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.557    12.652    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248     9.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.789    10.441    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.042    10.483 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.438    10.921    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    11.125    
                         clock uncertainty           -0.035    11.090    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    10.835    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                 -1.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.596ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        3.684ns  (logic 0.028ns (0.760%)  route 3.656ns (99.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 8.173 - 5.000 ) 
    Source Clock Delay      (SCD):    1.904ns = ( 11.904 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685    11.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118    11.904 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.420    15.324    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.028    15.352 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236    15.588    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.534     7.855    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.035     7.890 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.283     8.173    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.026    
                         clock uncertainty            0.035     8.061    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.992    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.992    
                         arrival time                          15.588    
  -------------------------------------------------------------------
                         slack                                  7.596    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -3.877ns,  Total Violation       -3.877ns
Hold  :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.877ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.053ns (0.532%)  route 9.908ns (99.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 11.200 - 5.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.387    14.417    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.053    14.470 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.521    14.991    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248     9.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.020    10.672    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.042    10.714 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.486    11.200    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    11.404    
                         clock uncertainty           -0.035    11.369    
    SLICE_X4Y40          LDCE (Recov_ldce_G_CLR)     -0.255    11.114    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         11.114    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                 -3.877    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.592ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        4.836ns  (logic 0.028ns (0.579%)  route 4.808ns (99.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns = ( 8.329 - 5.000 ) 
    Source Clock Delay      (SCD):    1.904ns = ( 11.904 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685    11.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118    11.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.603    16.507    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.028    16.535 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.205    16.740    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.702     8.023    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.035     8.058 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.271     8.329    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.182    
                         clock uncertainty            0.035     8.217    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.069     8.148    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.148    
                         arrival time                          16.740    
  -------------------------------------------------------------------
                         slack                                  8.592    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            1  Failing Endpoint ,  Worst Slack       -1.608ns,  Total Violation       -1.608ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.536ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.608ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 0.053ns (0.708%)  route 7.433ns (99.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 10.891 - 5.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.269     4.991 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           6.485    11.475    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.053    11.528 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.948    12.477    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248     9.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.846    10.498    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.042    10.540 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.352    10.891    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    11.096    
                         clock uncertainty           -0.035    11.060    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.192    10.868    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.868    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                 -1.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.536ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        3.648ns  (logic 0.028ns (0.768%)  route 3.620ns (99.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 8.161 - 5.000 ) 
    Source Clock Delay      (SCD):    1.886ns = ( 11.886 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685    11.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.100    11.886 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           3.155    15.041    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.028    15.069 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.465    15.534    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.577     7.898    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.035     7.933 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.228     8.161    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.013    
                         clock uncertainty            0.035     8.049    
    SLICE_X6Y38          LDCE (Remov_ldce_G_CLR)     -0.050     7.999    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.999    
                         arrival time                          15.534    
  -------------------------------------------------------------------
                         slack                                  7.536    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        8.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.277ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.734ns  (logic 0.053ns (1.938%)  route 2.681ns (98.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 20.891 - 15.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.733    11.763    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.053    11.816 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.948    12.765    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248    19.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.846    20.498    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.042    20.540 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.352    20.891    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.378    21.270    
                         clock uncertainty           -0.035    21.234    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.192    21.042    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         21.042    
                         arrival time                         -12.765    
  -------------------------------------------------------------------
                         slack                                  8.277    

Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.623ns  (logic 0.053ns (2.021%)  route 2.570ns (97.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 20.921 - 15.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          2.013    12.044    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.053    12.097 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.557    12.653    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248    19.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.789    20.441    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.042    20.483 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.438    20.921    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.378    21.299    
                         clock uncertainty           -0.035    21.264    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    21.009    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         21.009    
                         arrival time                         -12.653    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.744ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.513ns  (logic 0.053ns (2.109%)  route 2.460ns (97.891%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 21.200 - 15.000 ) 
    Source Clock Delay      (SCD):    5.031ns = ( 10.031 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.845     9.723    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.308    10.031 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.939    11.970    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.053    12.023 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.521    12.544    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248    19.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.020    20.672    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.042    20.714 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.486    21.200    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.378    21.578    
                         clock uncertainty           -0.035    21.543    
    SLICE_X4Y40          LDCE (Recov_ldce_G_CLR)     -0.255    21.288    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         21.288    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  8.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.178ns  (logic 0.028ns (2.377%)  route 1.150ns (97.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns = ( 8.329 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.945     7.850    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.028     7.878 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.205     8.083    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.702     8.023    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.035     8.058 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.271     8.329    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.416     7.913    
                         clock uncertainty            0.035     7.948    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.069     7.879    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.879    
                         arrival time                           8.083    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.215ns  (logic 0.028ns (2.305%)  route 1.187ns (97.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 8.173 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.951     7.856    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.028     7.884 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236     8.120    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.534     7.855    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.035     7.890 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.283     8.173    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.416     7.757    
                         clock uncertainty            0.035     7.792    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.723    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.723    
                         arrival time                           8.120    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.314ns  (logic 0.028ns (2.130%)  route 1.286ns (97.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 8.161 - 5.000 ) 
    Source Clock Delay      (SCD):    1.905ns = ( 6.905 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.686     6.787    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.118     6.905 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.821     7.726    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.028     7.754 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.465     8.220    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.577     7.898    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.035     7.933 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.228     8.161    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.416     7.744    
                         clock uncertainty            0.035     7.780    
    SLICE_X6Y38          LDCE (Remov_ldce_G_CLR)     -0.050     7.730    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.730    
                         arrival time                           8.220    
  -------------------------------------------------------------------
                         slack                                  0.490    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        6.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.348ns  (logic 0.053ns (2.258%)  route 2.295ns (97.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.891ns = ( 20.891 - 15.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.346    13.657    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.053    13.710 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.948    14.658    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248    19.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.846    20.498    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.042    20.540 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.352    20.891    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    21.096    
                         clock uncertainty           -0.035    21.060    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.192    20.868    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.868    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.793ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.732ns  (logic 0.053ns (3.061%)  route 1.679ns (96.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.921ns = ( 20.921 - 15.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.122    13.432    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.053    13.485 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.557    14.042    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248    19.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.789    20.441    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.042    20.483 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.438    20.921    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    21.125    
                         clock uncertainty           -0.035    21.090    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    20.835    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.835    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  6.793    

Slack (MET) :             6.939ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.775ns  (logic 0.000ns (0.000%)  route 1.775ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.111ns = ( 21.111 - 15.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.775    14.085    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248    19.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.001    20.653    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.042    20.695 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.416    21.111    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    21.315    
                         clock uncertainty           -0.035    21.280    
    SLICE_X5Y40          LDCE (Recov_ldce_G_CLR)     -0.255    21.025    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         21.025    
                         arrival time                         -14.085    
  -------------------------------------------------------------------
                         slack                                  6.939    

Slack (MET) :             7.465ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.338ns  (logic 0.053ns (3.961%)  route 1.285ns (96.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.200ns = ( 21.200 - 15.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         0.764    13.075    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X6Y41          LUT3 (Prop_lut3_I1_O)        0.053    13.128 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.521    13.649    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    19.404    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248    19.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.020    20.672    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.042    20.714 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.486    21.200    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    21.404    
                         clock uncertainty           -0.035    21.369    
    SLICE_X4Y40          LDCE (Recov_ldce_G_CLR)     -0.255    21.114    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         21.114    
                         arrival time                         -13.649    
  -------------------------------------------------------------------
                         slack                                  7.465    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.628ns  (logic 0.028ns (4.458%)  route 0.600ns (95.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.329ns = ( 8.329 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.395     8.189    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X6Y41          LUT3 (Prop_lut3_I1_O)        0.028     8.217 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.205     8.422    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.702     8.023    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y41          LUT3 (Prop_lut3_I1_O)        0.035     8.058 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.271     8.329    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     8.182    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.069     8.113    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.113    
                         arrival time                           8.422    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.940ns  (logic 0.000ns (0.000%)  route 0.940ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.281ns = ( 8.281 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.940     8.734    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.676     7.997    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y43          LUT2 (Prop_lut2_I0_O)        0.035     8.032 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.249     8.281    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     8.134    
    SLICE_X5Y40          LDCE (Remov_ldce_G_CLR)     -0.069     8.065    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.065    
                         arrival time                           8.734    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.887ns  (logic 0.028ns (3.158%)  route 0.859ns (96.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.173ns = ( 8.173 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.623     8.417    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.028     8.445 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236     8.681    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.534     7.855    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.035     7.890 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.283     8.173    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.026    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     7.957    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.957    
                         arrival time                           8.681    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             1.061ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.231ns  (logic 0.028ns (2.275%)  route 1.203ns (97.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns = ( 8.161 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.737     8.531    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.028     8.559 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.465     9.025    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.577     7.898    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.035     7.933 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.228     8.161    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     8.013    
    SLICE_X6Y38          LDCE (Remov_ldce_G_CLR)     -0.050     7.963    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.963    
                         arrival time                           9.025    
  -------------------------------------------------------------------
                         slack                                  1.061    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.424ns  (logic 0.000ns (0.000%)  route 1.424ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.424    13.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X19Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X19Y44         FDCE (Recov_fdce_C_CLR)     -0.255    14.318    ADC1/LTC2195_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.424ns  (logic 0.000ns (0.000%)  route 1.424ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.424    13.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X19Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X19Y44         FDCE (Recov_fdce_C_CLR)     -0.255    14.318    ADC1/LTC2195_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.424ns  (logic 0.000ns (0.000%)  route 1.424ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.424    13.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X19Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X19Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X19Y44         FDCE (Recov_fdce_C_CLR)     -0.255    14.318    ADC1/LTC2195_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.318    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.424ns  (logic 0.000ns (0.000%)  route 1.424ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.424    13.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X18Y44         FDCE (Recov_fdce_C_CLR)     -0.228    14.345    ADC1/LTC2195_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.424ns  (logic 0.000ns (0.000%)  route 1.424ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.424    13.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/spi_clk_reg/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X18Y44         FDCE (Recov_fdce_C_CLR)     -0.228    14.345    ADC1/LTC2195_SPI_inst/spi_clk_reg
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.424ns  (logic 0.000ns (0.000%)  route 1.424ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.424    13.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X18Y44         FDCE (Recov_fdce_C_CLR)     -0.192    14.381    ADC1/LTC2195_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.424ns  (logic 0.000ns (0.000%)  route 1.424ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.424    13.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X18Y44         FDCE (Recov_fdce_C_CLR)     -0.192    14.381    ADC1/LTC2195_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.424ns  (logic 0.000ns (0.000%)  route 1.424ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 14.404 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.424    13.735    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X18Y44         FDCE                                         f  ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731    14.404    ADC1/LTC2195_SPI_inst/clk_in
    SLICE_X18Y44         FDCE                                         r  ADC1/LTC2195_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism              0.204    14.609    
                         clock uncertainty           -0.035    14.573    
    SLICE_X18Y44         FDCE (Recov_fdce_C_CLR)     -0.192    14.381    ADC1/LTC2195_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.381    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.290ns  (logic 0.000ns (0.000%)  route 1.290ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.290    13.600    ADC1/rst_in
    SLICE_X15Y42         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.732    14.405    ADC1/clk_in
    SLICE_X15Y42         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.255    14.319    ADC1/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[8]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.290ns  (logic 0.000ns (0.000%)  route 1.290ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 14.405 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.290    13.600    ADC1/rst_in
    SLICE_X15Y42         FDCE                                         f  ADC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.732    14.405    ADC1/clk_in
    SLICE_X15Y42         FDCE                                         r  ADC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.610    
                         clock uncertainty           -0.035    14.574    
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.255    14.319    ADC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.319    
                         arrival time                         -13.600    
  -------------------------------------------------------------------
                         slack                                  0.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.146ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/counter_f_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.393ns  (logic 0.000ns (0.000%)  route 0.393ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.393     8.187    AD9783_inst0/rst_in
    SLICE_X6Y44          FDPE                                         f  AD9783_inst0/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/clk_in
    SLICE_X6Y44          FDPE                                         r  AD9783_inst0/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.052     2.041    AD9783_inst0/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           8.187    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.146ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/counter_f_reg[1]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.393ns  (logic 0.000ns (0.000%)  route 0.393ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.393     8.187    AD9783_inst0/rst_in
    SLICE_X6Y44          FDPE                                         f  AD9783_inst0/counter_f_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/clk_in
    SLICE_X6Y44          FDPE                                         r  AD9783_inst0/counter_f_reg[1]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X6Y44          FDPE (Remov_fdpe_C_PRE)     -0.052     2.041    AD9783_inst0/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           8.187    
  -------------------------------------------------------------------
                         slack                                  6.146    

Slack (MET) :             6.153ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.000ns (0.000%)  route 0.401ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.401     8.195    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y42          FDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y42          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[1]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X2Y42          FDCE (Remov_fdce_C_CLR)     -0.050     2.043    AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           8.195    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.000ns (0.000%)  route 0.401ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.401     8.195    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y42          FDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y42          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[3]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X2Y42          FDCE (Remov_fdce_C_CLR)     -0.050     2.043    AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           8.195    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.171ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.000ns (0.000%)  route 0.401ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.401     8.195    AD9783_inst0/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/clk_in
    SLICE_X4Y45          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    AD9783_inst0/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.195    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.000ns (0.000%)  route 0.401ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.401     8.195    AD9783_inst0/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/clk_in
    SLICE_X4Y45          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    AD9783_inst0/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.195    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/FSM_onehot_state_f_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.401ns  (logic 0.000ns (0.000%)  route 0.401ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.401     8.195    AD9783_inst0/rst_in
    SLICE_X4Y45          FDCE                                         f  AD9783_inst0/FSM_onehot_state_f_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/clk_in
    SLICE_X4Y45          FDCE                                         r  AD9783_inst0/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.069     2.024    AD9783_inst0/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           8.195    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.196ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.445ns  (logic 0.000ns (0.000%)  route 0.445ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.445     8.239    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y41          FDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y41          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[5]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.050     2.043    AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           8.239    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.445ns  (logic 0.000ns (0.000%)  route 0.445ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.445     8.239    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y41          FDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y41          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[6]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.050     2.043    AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           8.239    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.196ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (clk rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.445ns  (logic 0.000ns (0.000%)  route 0.445ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.445     8.239    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y41          FDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.956     2.205    AD9783_inst0/AD_9783_SPI_inst/clk_in
    SLICE_X2Y41          FDCE                                         r  AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[7]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.035     2.093    
    SLICE_X2Y41          FDCE (Remov_fdce_C_CLR)     -0.050     2.043    AD9783_inst0/AD_9783_SPI_inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           8.239    
  -------------------------------------------------------------------
                         slack                                  6.196    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  clkPS_int_1

Setup :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.238ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (recovery check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int_1 rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        5.577ns  (logic 0.000ns (0.000%)  route 5.577ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.823ns = ( 18.823 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         5.577    17.888    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.833    14.506    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    14.589 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           2.262    16.851    ADC2/clkPS_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    16.964 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    18.823    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism              0.204    19.028    
                         clock uncertainty           -0.194    18.834    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    18.570    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         18.570    
                         arrival time                         -17.888    
  -------------------------------------------------------------------
                         slack                                  0.682    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.238ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (removal check against falling-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkPS_int_1 fall@5.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.745ns  (logic 0.000ns (0.000%)  route 2.745ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.255 - 5.000 ) 
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         2.745    10.539    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 f  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 f  BUFG_inst/O
                         net (fo=277, routed)         0.946     7.195    ADC2/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     7.248 f  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           0.996     8.244    ADC2/clkPS_int
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     8.274 f  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           0.981     9.255    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/C
                         clock pessimism             -0.147     9.107    
                         clock uncertainty            0.194     9.301    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     9.301    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -9.301    
                         arrival time                          10.539    
  -------------------------------------------------------------------
                         slack                                  1.238    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        5.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        7.623ns  (logic 0.053ns (0.695%)  route 7.570ns (99.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 18.131 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           7.013    12.043    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.053    12.096 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.557    12.652    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.964    17.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.042    17.693 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.438    18.131    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.335    
                         clock uncertainty           -0.035    18.300    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    18.045    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.045    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  5.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 0.028ns (0.760%)  route 3.656ns (99.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.430ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           3.420     5.324    ADC2/LTC2195_SPI_inst/spi_data_reg[7]
    SLICE_X8Y42          LUT3 (Prop_lut3_I0_O)        0.028     5.352 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236     5.588    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.704     4.163    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.035     4.198 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.283     4.481    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.334    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     4.265    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                           5.588    
  -------------------------------------------------------------------
                         slack                                  1.323    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.211ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.509ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        9.961ns  (logic 0.053ns (0.532%)  route 9.908ns (99.468%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.586ns = ( 18.586 - 10.000 ) 
    Source Clock Delay      (SCD):    5.030ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.308     5.030 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           9.387    14.417    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.053    14.470 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.521    14.991    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         1.370    18.058    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.042    18.100 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.486    18.586    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.790    
                         clock uncertainty           -0.035    18.755    
    SLICE_X4Y40          LDCE (Recov_ldce_G_CLR)     -0.255    18.500    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.500    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                  3.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.211ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.028ns (0.579%)  route 4.808ns (99.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.746ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.118     1.904 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           4.603     6.507    ADC2/LTC2195_SPI_inst/spi_data_reg[8]
    SLICE_X6Y41          LUT3 (Prop_lut3_I0_O)        0.028     6.535 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.205     6.740    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.980     4.440    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.035     4.475 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.271     4.746    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.599    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.069     4.530    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.530    
                         arrival time                           6.740    
  -------------------------------------------------------------------
                         slack                                  2.211    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        5.741ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 0.053ns (0.708%)  route 7.433ns (99.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.241ns = ( 18.241 - 10.000 ) 
    Source Clock Delay      (SCD):    4.991ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.844     4.722    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.269     4.991 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           6.485    11.475    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.053    11.528 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.948    12.477    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         1.160    17.847    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.042    17.889 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.352    18.241    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    18.445    
                         clock uncertainty           -0.035    18.410    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.192    18.218    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.218    
                         arrival time                         -12.477    
  -------------------------------------------------------------------
                         slack                                  5.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 0.028ns (0.768%)  route 3.620ns (99.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.557ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.685     1.786    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.100     1.886 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           3.155     5.041    ADC2/LTC2195_SPI_inst/spi_data_reg[9]
    SLICE_X8Y39          LUT3 (Prop_lut3_I0_O)        0.028     5.069 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.465     5.534    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.835     4.295    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.035     4.330 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.228     4.557    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     4.410    
    SLICE_X6Y38          LDCE (Remov_ldce_G_CLR)     -0.050     4.360    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -4.360    
                         arrival time                           5.534    
  -------------------------------------------------------------------
                         slack                                  1.174    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        4.931ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.555ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.931ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.431ns  (logic 0.035ns (2.446%)  route 1.396ns (97.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.688ns = ( 13.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns = ( 7.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.121     8.443    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.035     8.478 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.275     8.752    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242    12.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    12.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666    12.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100    12.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.624    13.418    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.028    13.446 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.242    13.688    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.147    13.835    
                         clock uncertainty           -0.035    13.800    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.117    13.683    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                  4.931    

Slack (MET) :             4.938ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.531ns  (logic 0.035ns (2.285%)  route 1.496ns (97.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.758ns = ( 13.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns = ( 7.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          0.962     8.283    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.035     8.318 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.534     8.853    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242    12.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    12.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666    12.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100    12.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.738    13.532    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.028    13.560 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.198    13.758    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.147    13.905    
                         clock uncertainty           -0.035    13.870    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.079    13.791    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         13.791    
                         arrival time                          -8.853    
  -------------------------------------------------------------------
                         slack                                  4.938    

Slack (MET) :             5.207ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.380ns  (logic 0.035ns (2.536%)  route 1.345ns (97.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 13.914 - 10.000 ) 
    Source Clock Delay      (SCD):    2.322ns = ( 7.322 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.926     7.175    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.147     7.322 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.103     8.425    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.035     8.460 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.242     8.702    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541    11.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118    11.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242    12.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    12.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666    12.694    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100    12.794 r  rst_in_reg/Q
                         net (fo=243, routed)         0.864    13.659    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.028    13.687 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.227    13.914    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.147    14.061    
                         clock uncertainty           -0.035    14.026    
    SLICE_X4Y40          LDCE (Recov_ldce_G_CLR)     -0.117    13.909    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  5.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.555ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.116ns  (logic 0.042ns (1.985%)  route 2.074ns (98.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    4.652ns = ( 9.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248     9.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.639    11.291    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X6Y41          LUT3 (Prop_lut3_I2_O)        0.042    11.333 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.435    11.768    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.594     8.905    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.053     8.958 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.573     9.531    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.204     9.327    
                         clock uncertainty            0.035     9.362    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.149     9.213    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -9.213    
                         arrival time                          11.768    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             3.137ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.318ns  (logic 0.042ns (1.812%)  route 2.276ns (98.188%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.117ns
    Source Clock Delay      (SCD):    4.652ns = ( 9.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248     9.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.466    11.118    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.042    11.160 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.810    11.971    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.348     8.659    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.053     8.712 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.406     9.117    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.204     8.913    
                         clock uncertainty            0.035     8.948    
    SLICE_X6Y38          LDCE (Remov_ldce_G_CLR)     -0.115     8.833    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -8.833    
                         arrival time                          11.971    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.194ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.211ns  (logic 0.042ns (1.900%)  route 2.169ns (98.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        4.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.987ns
    Source Clock Delay      (SCD):    4.652ns = ( 9.652 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.731     9.404    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y44          FDCE (Prop_fdce_C_Q)         0.248     9.652 f  ADC2/spi_trigger_reg/Q
                         net (fo=11, routed)          1.700    11.352    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.042    11.394 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.469    11.863    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.115     8.425    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.053     8.478 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.509     8.987    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.204     8.783    
                         clock uncertainty            0.035     8.818    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.149     8.669    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.669    
                         arrival time                          11.863    
  -------------------------------------------------------------------
                         slack                                  3.194    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        4.947ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.947ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.268ns  (logic 0.322ns (3.895%)  route 7.946ns (96.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.083ns = ( 18.083 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.904     4.782    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.269     5.051 r  AD9783_inst0/spi_data_reg[7]/Q
                         net (fo=2, routed)           7.460    12.510    AD9783_inst0/AD_9783_SPI_inst/Q[0]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.053    12.563 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.486    13.049    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y42          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.953    17.641    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT3 (Prop_lut3_I2_O)        0.042    17.683 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.400    18.083    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y42          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    18.287    
                         clock uncertainty           -0.035    18.251    
    SLICE_X4Y42          LDCE (Recov_ldce_G_CLR)     -0.255    17.996    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         17.996    
                         arrival time                         -13.049    
  -------------------------------------------------------------------
                         slack                                  4.947    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.322ns (4.071%)  route 7.587ns (95.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.025ns = ( 18.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    AD9783_inst0/clk_in
    SLICE_X5Y47          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.269     5.052 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=13, routed)          6.934    11.985    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y47          LUT3 (Prop_lut3_I2_O)        0.053    12.038 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.653    12.691    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X4Y48          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.892    17.579    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y47          LUT3 (Prop_lut3_I2_O)        0.042    17.621 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.404    18.025    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X4Y48          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.204    18.229    
                         clock uncertainty           -0.035    18.194    
    SLICE_X4Y48          LDCE (Recov_ldce_G_CLR)     -0.255    17.939    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         17.939    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.322ns (4.143%)  route 7.449ns (95.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 17.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    AD9783_inst0/clk_in
    SLICE_X5Y47          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.269     5.052 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=13, routed)          6.850    11.902    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.053    11.955 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.599    12.554    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.928    17.615    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.042    17.657 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.333    17.990    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.204    18.195    
                         clock uncertainty           -0.035    18.159    
    SLICE_X3Y41          LDCE (Recov_ldce_G_CLR)     -0.255    17.904    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.771ns  (logic 0.322ns (4.143%)  route 7.449ns (95.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 17.990 - 10.000 ) 
    Source Clock Delay      (SCD):    4.783ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.905     4.783    AD9783_inst0/clk_in
    SLICE_X5Y47          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.269     5.052 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=13, routed)          6.850    11.902    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.053    11.955 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.599    12.554    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.928    17.615    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.042    17.657 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.333    17.990    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.204    18.195    
                         clock uncertainty           -0.035    18.159    
    SLICE_X3Y41          LDCE (Recov_ldce_G_CLR)     -0.255    17.904    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         17.904    
                         arrival time                         -12.554    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 AD9783_inst0/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (rst_in rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 0.322ns (4.163%)  route 7.412ns (95.837%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 18.035 - 10.000 ) 
    Source Clock Delay      (SCD):    4.782ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.904     4.782    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.269     5.051 r  AD9783_inst0/spi_data_reg[8]/Q
                         net (fo=2, routed)           6.533    11.584    AD9783_inst0/AD_9783_SPI_inst/Q[1]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.053    11.637 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.879    12.516    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y43          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.946    17.634    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.042    17.676 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.359    18.035    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y43          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    18.239    
                         clock uncertainty           -0.035    18.204    
    SLICE_X5Y43          LDCE (Recov_ldce_G_CLR)     -0.255    17.949    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         17.949    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                  5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.157ns (4.270%)  route 3.520ns (95.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.091     1.909 r  AD9783_inst0/spi_data_reg[15]/Q
                         net (fo=2, routed)           3.260     5.170    AD9783_inst0/AD_9783_SPI_inst/Q[3]
    SLICE_X3Y47          LUT3 (Prop_lut3_I0_O)        0.066     5.236 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.260     5.495    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X4Y48          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.610     4.069    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y47          LUT3 (Prop_lut3_I2_O)        0.035     4.104 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.252     4.356    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X4Y48          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.147     4.209    
    SLICE_X4Y48          LDCE (Remov_ldce_G_CLR)     -0.069     4.140    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -4.140    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.360ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.710ns  (logic 0.128ns (3.450%)  route 3.582ns (96.550%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.385ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.100     1.918 r  AD9783_inst0/spi_data_reg[8]/Q
                         net (fo=2, routed)           3.168     5.086    AD9783_inst0/AD_9783_SPI_inst/Q[1]
    SLICE_X2Y44          LUT3 (Prop_lut3_I0_O)        0.028     5.114 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.414     5.529    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y43          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.678     4.138    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.035     4.173 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.212     4.385    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y43          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     4.238    
    SLICE_X5Y43          LDCE (Remov_ldce_G_CLR)     -0.069     4.169    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -4.169    
                         arrival time                           5.529    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.128ns (3.389%)  route 3.649ns (96.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.100     1.918 r  AD9783_inst0/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.396     5.315    AD9783_inst0/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.028     5.343 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.252     5.595    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.643     4.102    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.035     4.137 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.209     4.347    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.147     4.199    
    SLICE_X3Y41          LDCE (Remov_ldce_G_CLR)     -0.069     4.130    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -4.130    
                         arrival time                           5.595    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.464ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.128ns (3.389%)  route 3.649ns (96.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    AD9783_inst0/clk_in
    SLICE_X3Y45          FDRE                                         r  AD9783_inst0/spi_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.100     1.918 r  AD9783_inst0/spi_data_reg[10]/Q
                         net (fo=2, routed)           3.396     5.315    AD9783_inst0/AD_9783_SPI_inst/Q[2]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.028     5.343 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.252     5.595    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.643     4.102    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.035     4.137 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.209     4.347    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.147     4.199    
    SLICE_X3Y41          LDCE (Remov_ldce_G_CLR)     -0.069     4.130    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -4.130    
                         arrival time                           5.595    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.507ns  (arrival time - required time)
  Source:                 AD9783_inst0/spi_trigger_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rst_in rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.128ns (3.283%)  route 3.771ns (96.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.426ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.717     1.818    AD9783_inst0/clk_in
    SLICE_X5Y47          FDCE                                         r  AD9783_inst0/spi_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.100     1.918 f  AD9783_inst0/spi_trigger_reg/Q
                         net (fo=13, routed)          3.567     5.486    AD9783_inst0/AD_9783_SPI_inst/spi_trigger_reg
    SLICE_X2Y44          LUT3 (Prop_lut3_I2_O)        0.028     5.514 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.203     5.717    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y42          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.683     4.143    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT3 (Prop_lut3_I2_O)        0.035     4.178 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.248     4.426    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y42          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     4.279    
    SLICE_X4Y42          LDCE (Remov_ldce_G_CLR)     -0.069     4.210    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           5.717    
  -------------------------------------------------------------------
                         slack                                  1.507    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rst_in
  To Clock:  rst_in

Setup :            0  Failing Endpoints,  Worst Slack        3.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.979ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.348ns  (logic 0.053ns (2.258%)  route 2.295ns (97.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.241ns = ( 18.241 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.346    13.657    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I1_O)        0.053    13.710 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.948    14.658    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         1.160    17.847    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y39          LUT3 (Prop_lut3_I2_O)        0.042    17.889 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.352    18.241    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X6Y38          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.623    18.864    
                         clock uncertainty           -0.035    18.829    
    SLICE_X6Y38          LDCE (Recov_ldce_G_CLR)     -0.192    18.637    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         18.637    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  3.979    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.039ns  (logic 0.053ns (2.600%)  route 1.986ns (97.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.035ns = ( 18.035 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.106    13.417    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.053    13.470 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0/O
                         net (fo=2, routed)           0.879    14.349    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_2__0_n_0
    SLICE_X5Y43          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.946    17.634    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.042    17.676 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0/O
                         net (fo=2, routed)           0.359    18.035    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC_i_1__0_n_0
    SLICE_X5Y43          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.623    18.658    
                         clock uncertainty           -0.035    18.623    
    SLICE_X5Y43          LDCE (Recov_ldce_G_CLR)     -0.255    18.368    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -14.349    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        2.015ns  (logic 0.053ns (2.631%)  route 1.962ns (97.369%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.025ns = ( 18.025 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.309    13.619    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.053    13.672 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.653    14.325    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X4Y48          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.892    17.579    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y47          LUT3 (Prop_lut3_I2_O)        0.042    17.621 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.404    18.025    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X4Y48          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism              0.623    18.648    
                         clock uncertainty           -0.035    18.613    
    SLICE_X4Y48          LDCE (Recov_ldce_G_CLR)     -0.255    18.358    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         18.358    
                         arrival time                         -14.325    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.920ns  (logic 0.053ns (2.761%)  route 1.867ns (97.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 17.990 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.267    13.578    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.053    13.631 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.599    14.230    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.928    17.615    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.042    17.657 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.333    17.990    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism              0.623    18.614    
                         clock uncertainty           -0.035    18.578    
    SLICE_X3Y41          LDCE (Recov_ldce_G_CLR)     -0.255    18.323    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.093ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.920ns  (logic 0.053ns (2.761%)  route 1.867ns (97.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.990ns = ( 17.990 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.267    13.578    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.053    13.631 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.599    14.230    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.928    17.615    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.042    17.657 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.333    17.990    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism              0.623    18.614    
                         clock uncertainty           -0.035    18.578    
    SLICE_X3Y41          LDCE (Recov_ldce_G_CLR)     -0.255    18.323    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         18.323    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  4.093    

Slack (MET) :             4.381ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.775ns  (logic 0.000ns (0.000%)  route 1.775ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.134ns = ( 18.134 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.775    14.085    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.989    17.676    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.042    17.718 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.416    18.134    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.623    18.757    
                         clock uncertainty           -0.035    18.721    
    SLICE_X5Y40          LDCE (Recov_ldce_G_CLR)     -0.255    18.466    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         18.466    
                         arrival time                         -14.085    
  -------------------------------------------------------------------
                         slack                                  4.381    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.732ns  (logic 0.053ns (3.061%)  route 1.679ns (96.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.131ns = ( 18.131 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.122    13.432    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.053    13.485 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.557    14.042    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.964    17.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.042    17.693 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.438    18.131    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.623    18.754    
                         clock uncertainty           -0.035    18.719    
    SLICE_X5Y42          LDCE (Recov_ldce_G_CLR)     -0.255    18.464    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.464    
                         arrival time                         -14.042    
  -------------------------------------------------------------------
                         slack                                  4.422    

Slack (MET) :             4.466ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.639ns  (logic 0.053ns (3.235%)  route 1.586ns (96.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.083ns = ( 18.083 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.099    13.410    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.053    13.463 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.486    13.949    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y42          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.953    17.641    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT3 (Prop_lut3_I2_O)        0.042    17.683 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.400    18.083    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y42          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.623    18.706    
                         clock uncertainty           -0.035    18.670    
    SLICE_X4Y42          LDCE (Recov_ldce_G_CLR)     -0.255    18.415    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         18.415    
                         arrival time                         -13.949    
  -------------------------------------------------------------------
                         slack                                  4.466    

Slack (MET) :             4.746ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.217ns  (logic 0.000ns (0.000%)  route 1.217ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.878ns = ( 17.878 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.217    13.528    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y46          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         0.895    17.582    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.042    17.624 f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.253    17.878    AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y46          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.623    18.501    
                         clock uncertainty           -0.035    18.466    
    SLICE_X2Y46          LDCE (Recov_ldce_G_CLR)     -0.192    18.274    AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         18.274    
                         arrival time                         -13.528    
  -------------------------------------------------------------------
                         slack                                  4.746    

Slack (MET) :             5.037ns  (required time - arrival time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (rst_in rise@10.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.651ns  (logic 0.000ns (0.000%)  route 1.651ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.915ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.603ns = ( 18.603 - 10.000 ) 
    Source Clock Delay      (SCD):    7.311ns = ( 12.311 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     9.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     9.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636    10.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120    10.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709    12.042    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269    12.311 f  rst_in_reg/Q
                         net (fo=243, routed)         1.651    13.962    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)    10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280    13.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248    14.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558    14.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113    14.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    16.471    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    16.687 r  rst_in_reg/Q
                         net (fo=243, routed)         1.456    18.144    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.042    18.186 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.417    18.603    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.623    19.226    
                         clock uncertainty           -0.035    19.191    
    SLICE_X10Y47         LDCE (Recov_ldce_G_CLR)     -0.192    18.999    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         18.999    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  5.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.021ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.128ns  (logic 0.042ns (3.723%)  route 1.086ns (96.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.531ns
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.651    12.338    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X6Y41          LUT3 (Prop_lut3_I1_O)        0.042    12.380 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.435    12.815    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.594     8.905    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y41          LUT3 (Prop_lut3_I2_O)        0.053     8.958 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.573     9.531    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.623     8.908    
                         clock uncertainty            0.035     8.943    
    SLICE_X4Y40          LDCE (Remov_ldce_G_CLR)     -0.149     8.794    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -8.794    
                         arrival time                          12.815    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.080ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.042ns  (logic 0.000ns (0.000%)  route 1.042ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.353ns
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.042    12.729    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X16Y44         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.716     9.026    ADC1/LTC2195_SPI_inst/rst_in
    SLICE_X15Y44         LUT2 (Prop_lut2_I1_O)        0.053     9.079 f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.273     9.353    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X16Y44         LDCE                                         f  ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.623     8.729    
                         clock uncertainty            0.035     8.765    
    SLICE_X16Y44         LDCE (Remov_ldce_G_CLR)     -0.115     8.650    ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.650    
                         arrival time                          12.729    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.241ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.409ns  (logic 0.000ns (0.000%)  route 1.409ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        2.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.559ns
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.409    13.097    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.709     9.020    AD9783_inst1/AD_9783_SPI_inst/rst_in
    SLICE_X10Y47         LUT2 (Prop_lut2_I1_O)        0.053     9.073 f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0/O
                         net (fo=2, routed)           0.486     9.559    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1__0_n_0
    SLICE_X10Y47         LDCE                                         f  AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.623     8.936    
                         clock uncertainty            0.035     8.971    
    SLICE_X10Y47         LDCE (Remov_ldce_G_CLR)     -0.115     8.856    AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.856    
                         arrival time                          13.097    
  -------------------------------------------------------------------
                         slack                                  4.241    

Slack (MET) :             4.734ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.042ns  (logic 0.000ns (0.000%)  route 1.042ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.698ns
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.042    12.729    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y46          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.039     8.350    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.053     8.403 f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.295     8.698    AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X2Y46          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.623     8.075    
                         clock uncertainty            0.035     8.110    
    SLICE_X2Y46          LDCE (Remov_ldce_G_CLR)     -0.115     7.995    AD9783_inst0/AD_9783_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.995    
                         arrival time                          12.729    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.895ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.403ns  (logic 0.042ns (2.995%)  route 1.361ns (97.005%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.932ns
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         0.952    12.640    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT3 (Prop_lut3_I1_O)        0.042    12.682 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0/O
                         net (fo=5, routed)           0.408    13.090    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_2__0_n_0
    SLICE_X4Y42          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.100     8.411    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X2Y44          LUT3 (Prop_lut3_I2_O)        0.053     8.464 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0/O
                         net (fo=5, routed)           0.468     8.932    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC_i_1__0_n_0
    SLICE_X4Y42          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.623     8.309    
                         clock uncertainty            0.035     8.344    
    SLICE_X4Y42          LDCE (Remov_ldce_G_CLR)     -0.149     8.195    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.195    
                         arrival time                          13.090    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.898ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.887ns  (logic 0.028ns (3.158%)  route 0.859ns (96.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.623     8.417    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I1_O)        0.028     8.445 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.236     8.681    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.704     4.163    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X8Y42          LUT3 (Prop_lut3_I2_O)        0.035     4.198 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.283     4.481    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X5Y42          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.665     3.816    
                         clock uncertainty            0.035     3.851    
    SLICE_X5Y42          LDCE (Remov_ldce_G_CLR)     -0.069     3.782    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -3.782    
                         arrival time                           8.681    
  -------------------------------------------------------------------
                         slack                                  4.898    

Slack (MET) :             4.945ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        1.524ns  (logic 0.000ns (0.000%)  route 1.524ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.003ns
    Source Clock Delay      (SCD):    6.687ns = ( 11.687 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=277, routed)         1.280     8.953    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.248     9.201 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.558     9.759    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.113     9.872 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.599    11.471    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.216    11.687 f  rst_in_reg/Q
                         net (fo=243, routed)         1.524    13.211    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X5Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=277, routed)         1.391     4.269    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.308     4.577 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.636     5.213    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.120     5.333 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          1.709     7.042    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.269     7.311 r  rst_in_reg/Q
                         net (fo=243, routed)         1.151     8.461    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y43          LUT2 (Prop_lut2_I1_O)        0.053     8.514 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.489     9.003    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X5Y40          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.623     8.380    
                         clock uncertainty            0.035     8.415    
    SLICE_X5Y40          LDCE (Remov_ldce_G_CLR)     -0.149     8.266    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -8.266    
                         arrival time                          13.211    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.064ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.928ns  (logic 0.028ns (3.019%)  route 0.900ns (96.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.356ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.640     8.434    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y47          LUT3 (Prop_lut3_I1_O)        0.028     8.462 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.260     8.722    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_2_n_0
    SLICE_X4Y48          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.610     4.069    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y47          LUT3 (Prop_lut3_I2_O)        0.035     4.104 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1/O
                         net (fo=2, routed)           0.252     4.356    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1_n_0
    SLICE_X4Y48          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC/G
                         clock pessimism             -0.665     3.691    
                         clock uncertainty            0.035     3.726    
    SLICE_X4Y48          LDCE (Remov_ldce_G_CLR)     -0.069     3.657    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[15]_LDC
  -------------------------------------------------------------------
                         required time                         -3.657    
                         arrival time                           8.722    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.095ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.949ns  (logic 0.028ns (2.951%)  route 0.921ns (97.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.668     8.463    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.028     8.491 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.252     8.743    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.643     4.102    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.035     4.137 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.209     4.347    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC/G
                         clock pessimism             -0.665     3.681    
                         clock uncertainty            0.035     3.717    
    SLICE_X3Y41          LDCE (Remov_ldce_G_CLR)     -0.069     3.648    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           8.743    
  -------------------------------------------------------------------
                         slack                                  5.095    

Slack (MET) :             5.095ns  (arrival time - required time)
  Source:                 rst_in_reg/Q
                            (clock source 'rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
                            (removal check against falling-edge clock rst_in'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (rst_in rise@0.000ns - rst_in fall@5.000ns)
  Data Path Delay:        0.949ns  (logic 0.028ns (2.951%)  route 0.921ns (97.049%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.887ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    2.794ns = ( 7.794 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.665ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rst_in fall edge)     5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=277, routed)         0.541     6.642    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.118     6.760 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.242     7.002    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     7.028 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.666     7.694    clk__0
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.100     7.794 f  rst_in_reg/Q
                         net (fo=243, routed)         0.668     8.463    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I1_O)        0.028     8.491 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2/O
                         net (fo=6, routed)           0.252     8.743    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_2_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rst_in rise edge)     0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=277, routed)         0.740     1.989    rstLEDclk/clk_in
    SLICE_X54Y146        FDRE (Prop_fdre_C_Q)         0.147     2.136 r  rstLEDclk/div_clk_reg/Q
                         net (fo=1, routed)           0.284     2.420    rstLEDclk/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     2.450 r  rstLEDclk/clk_BUFG_inst/O
                         net (fo=32, routed)          0.886     3.336    clk__0
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.124     3.460 r  rst_in_reg/Q
                         net (fo=243, routed)         0.643     4.102    AD9783_inst0/AD_9783_SPI_inst/rst_in
    SLICE_X3Y44          LUT3 (Prop_lut3_I2_O)        0.035     4.137 f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1/O
                         net (fo=6, routed)           0.209     4.347    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1_n_0
    SLICE_X3Y41          LDCE                                         f  AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC/G
                         clock pessimism             -0.665     3.681    
                         clock uncertainty            0.035     3.717    
    SLICE_X3Y41          LDCE (Remov_ldce_G_CLR)     -0.069     3.648    AD9783_inst0/AD_9783_SPI_inst/data_out_reg[4]_LDC
  -------------------------------------------------------------------
                         required time                         -3.648    
                         arrival time                           8.743    
  -------------------------------------------------------------------
                         slack                                  5.095    





