initSidebarItems({"enum":[["GPIOAEN_A","IO port A clock enable"]],"struct":[["AHB1ENR_SPEC","AHB1 peripheral clock register"],["CRCEN_W","Field `CRCEN` writer - CRC clock enable"],["DMA1EN_W","Field `DMA1EN` writer - DMA1 clock enable"],["DMA2EN_W","Field `DMA2EN` writer - DMA2 clock enable"],["GPIOAEN_R","Field `GPIOAEN` reader - IO port A clock enable"],["GPIOAEN_W","Field `GPIOAEN` writer - IO port A clock enable"],["GPIOBEN_W","Field `GPIOBEN` writer - IO port B clock enable"],["GPIOCEN_W","Field `GPIOCEN` writer - IO port C clock enable"],["GPIODEN_W","Field `GPIODEN` writer - IO port D clock enable"],["GPIOEEN_W","Field `GPIOEEN` writer - IO port E clock enable"],["GPIOHEN_W","Field `GPIOHEN` writer - IO port H clock enable"],["R","Register `AHB1ENR` reader"],["W","Register `AHB1ENR` writer"]],"type":[["CRCEN_A","CRC clock enable"],["CRCEN_R","Field `CRCEN` reader - CRC clock enable"],["DMA1EN_A","DMA1 clock enable"],["DMA1EN_R","Field `DMA1EN` reader - DMA1 clock enable"],["DMA2EN_A","DMA2 clock enable"],["DMA2EN_R","Field `DMA2EN` reader - DMA2 clock enable"],["GPIOBEN_A","IO port B clock enable"],["GPIOBEN_R","Field `GPIOBEN` reader - IO port B clock enable"],["GPIOCEN_A","IO port C clock enable"],["GPIOCEN_R","Field `GPIOCEN` reader - IO port C clock enable"],["GPIODEN_A","IO port D clock enable"],["GPIODEN_R","Field `GPIODEN` reader - IO port D clock enable"],["GPIOEEN_A","IO port E clock enable"],["GPIOEEN_R","Field `GPIOEEN` reader - IO port E clock enable"],["GPIOHEN_A","IO port H clock enable"],["GPIOHEN_R","Field `GPIOHEN` reader - IO port H clock enable"]]});