TimeQuest Timing Analyzer report for g07_stack
Sun Apr  2 16:18:03 2017
Quartus II 32-bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; g07_stack                                          ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C20F484C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 10.0 MHz ; 10.0 MHz        ; clock      ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -99.018 ; -2981.048     ;
+-------+---------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.814 ; -475.387              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -99.018 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[4]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 100.063    ;
; -98.980 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[4]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 100.025    ;
; -98.935 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[4]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 99.980     ;
; -98.623 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[4]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 99.668     ;
; -95.714 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[3]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 96.759     ;
; -95.676 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[3]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 96.721     ;
; -95.631 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[3]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 96.676     ;
; -95.319 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[3]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 96.364     ;
; -92.137 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[2]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 93.182     ;
; -92.099 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[2]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 93.144     ;
; -92.054 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[2]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 93.099     ;
; -91.742 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[2]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 92.787     ;
; -88.623 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[1]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 89.668     ;
; -88.585 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[1]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 89.630     ;
; -88.540 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[1]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 89.585     ;
; -88.228 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[1]                                   ; clock        ; clock       ; 1.000        ; 0.007      ; 89.273     ;
; -84.830 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[0]                                   ; clock        ; clock       ; 1.000        ; 0.008      ; 85.876     ;
; -84.792 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[0]                                   ; clock        ; clock       ; 1.000        ; 0.008      ; 85.838     ;
; -84.747 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[0]                                   ; clock        ; clock       ; 1.000        ; 0.008      ; 85.793     ;
; -84.435 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[0]                                   ; clock        ; clock       ; 1.000        ; 0.008      ; 85.481     ;
; -10.154 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.192     ;
; -10.154 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.192     ;
; -10.154 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.192     ;
; -10.154 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.192     ;
; -10.154 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.192     ;
; -10.154 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.192     ;
; -10.017 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.055     ;
; -10.017 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.055     ;
; -10.017 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.055     ;
; -10.017 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.055     ;
; -10.017 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.055     ;
; -10.017 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 11.055     ;
; -9.873  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.911     ;
; -9.873  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.911     ;
; -9.873  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.911     ;
; -9.873  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.911     ;
; -9.873  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.911     ;
; -9.873  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.911     ;
; -9.749  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.015     ; 10.772     ;
; -9.749  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.015     ; 10.772     ;
; -9.749  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.015     ; 10.772     ;
; -9.749  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.015     ; 10.772     ;
; -9.749  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.015     ; 10.772     ;
; -9.749  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.015     ; 10.772     ;
; -9.364  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.402     ;
; -9.364  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.402     ;
; -9.364  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.402     ;
; -9.364  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.402     ;
; -9.364  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.402     ;
; -9.364  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.402     ;
; -9.299  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.337     ;
; -9.299  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.337     ;
; -9.299  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.337     ;
; -9.299  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.337     ;
; -9.299  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.337     ;
; -9.299  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.337     ;
; -9.100  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.138     ;
; -9.100  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.138     ;
; -9.100  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.138     ;
; -9.100  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.138     ;
; -9.100  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.138     ;
; -9.100  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 10.138     ;
; -8.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.484      ;
; -8.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.484      ;
; -8.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.484      ;
; -8.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.484      ;
; -8.434  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.484      ;
; -8.408  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.464      ;
; -8.408  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.464      ;
; -8.408  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.464      ;
; -8.408  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.464      ;
; -8.408  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.464      ;
; -8.408  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.464      ;
; -8.332  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.388      ;
; -8.332  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.388      ;
; -8.332  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.388      ;
; -8.332  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.388      ;
; -8.332  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.388      ;
; -8.332  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.388      ;
; -8.297  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.347      ;
; -8.297  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.347      ;
; -8.297  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.347      ;
; -8.297  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.347      ;
; -8.297  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 9.347      ;
; -8.271  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.327      ;
; -8.271  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.327      ;
; -8.271  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.327      ;
; -8.271  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.327      ;
; -8.271  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.327      ;
; -8.271  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.327      ;
; -8.254  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst39|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.015      ; 9.307      ;
; -8.254  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst39|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.015      ; 9.307      ;
; -8.195  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst94|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.251      ;
; -8.195  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst94|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.251      ;
; -8.195  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst94|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.251      ;
; -8.195  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst94|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.251      ;
; -8.195  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst94|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.251      ;
; -8.195  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst94|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.018      ; 9.251      ;
; -8.157  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst28|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.010      ; 9.205      ;
; -8.157  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst28|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.010      ; 9.205      ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g07_debounder:inst18|inst7                                                ; g07_debounder:inst18|inst7                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g07_debounder:inst18|inst                                                 ; g07_debounder:inst18|inst                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.C                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.622 ; g07_stack:inst|lpm_ff:Trevor|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.624 ; g07_stack:inst|lpm_ff:inst4|dffs[5]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.627 ; g07_stack:inst|lpm_ff:inst83|dffs[1]                                      ; g07_stack:inst|lpm_ff:DFF30|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.913      ;
; 0.628 ; g07_stack:inst|lpm_ff:DFF30|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst83|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; g07_stack:inst|lpm_ff:inst39|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.631 ; g07_stack:inst|lpm_ff:inst39|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; g07_stack:inst|lpm_ff:inst18|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g07_stack:inst|lpm_ff:inst39|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.632 ; g07_stack:inst|lpm_ff:inst17|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst18|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.D                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g07_stack:inst|lpm_ff:DFF30|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst83|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; g07_stack:inst|lpm_ff:DFF30|dffs[5]                                       ; g07_stack:inst|lpm_ff:inst83|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.635 ; g07_stack:inst|lpm_ff:inst40|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst39|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; g07_stack:inst|lpm_ff:inst3|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[0]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.638 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; g07_stack:inst|lpm_ff:inst83|dffs[3]                                      ; g07_stack:inst|lpm_ff:DFF30|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.639 ; g07_stack:inst|lpm_ff:DFF20|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.644 ; g07_stack:inst|lpm_ff:inst18|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.649 ; g07_debounder:inst18|inst                                                 ; g07_debounder:inst18|inst7                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.649 ; g07_debounder:inst18|inst7                                                ; g07_debounder:inst18|inst                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.650 ; g07_debounder:inst18|inst7                                                ; g07_dealerFSM:inst2|state.B                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.773 ; g07_stack:inst|lpm_ff:DFF20|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.059      ;
; 0.775 ; g07_stack:inst|lpm_ff:Ricky|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.061      ;
; 0.778 ; g07_stack:inst|lpm_ff:inst30|dffs[1]                                      ; g07_stack:inst|lpm_ff:Ricky|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.064      ;
; 0.780 ; g07_stack:inst|lpm_ff:RANDY|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.066      ;
; 0.780 ; g07_stack:inst|lpm_ff:inst2|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst3|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.066      ;
; 0.781 ; g07_stack:inst|lpm_ff:inst4|dffs[1]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.782 ; g07_stack:inst|lpm_ff:Ricky|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.782 ; g07_stack:inst|lpm_ff:inst52|dffs[2]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.068      ;
; 0.783 ; g07_stack:inst|lpm_ff:inst3|dffs[5]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.784 ; g07_stack:inst|lpm_ff:RANDY|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.070      ;
; 0.787 ; g07_stack:inst|lpm_ff:inst17|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst18|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.073      ;
; 0.790 ; g07_stack:inst|lpm_ff:inst18|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.076      ;
; 0.792 ; g07_stack:inst|lpm_ff:inst40|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst39|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.078      ;
; 0.806 ; g07_stack:inst|lpm_ff:inst30|dffs[1]                                      ; g07_stack:inst|lpm_ff:DFF10|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.093      ;
; 0.818 ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[1]                                 ; g07_stack:inst|lpm_ff:inst74|dffs[1]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.103      ;
; 0.824 ; g07_stack:inst|lpm_ff:inst123|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[4]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 1.101      ;
; 0.824 ; g07_stack:inst|lpm_ff:inst40|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst41|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.110      ;
; 0.828 ; g07_stack:inst|lpm_ff:inst51|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.114      ;
; 0.857 ; g07_stack:inst|lpm_ff:inst40|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst41|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.144      ;
; 0.860 ; g07_stack:inst|lpm_ff:inst102|dffs[1]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.146      ;
; 0.861 ; g07_stack:inst|lpm_ff:inst102|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst101|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.147      ;
; 0.861 ; g07_stack:inst|lpm_ff:inst102|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst101|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.147      ;
; 0.861 ; g07_stack:inst|lpm_ff:inst94|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst85|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.147      ;
; 0.862 ; g07_stack:inst|lpm_ff:inst113|dffs[3]                                     ; g07_stack:inst|lpm_ff:DFF40|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.149      ;
; 0.863 ; g07_stack:inst|lpm_ff:inst100|dffs[3]                                     ; g07_stack:inst|lpm_ff:Donna|dffs[3]                                       ; clock        ; clock       ; 0.000        ; -0.001     ; 1.148      ;
; 0.863 ; g07_stack:inst|lpm_ff:inst17|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst18|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.149      ;
; 0.866 ; g07_stack:inst|lpm_ff:inst142|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst141|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.153      ;
; 0.866 ; g07_stack:inst|lpm_ff:inst111|dffs[2]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.152      ;
; 0.867 ; g07_stack:inst|lpm_ff:inst95|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.153      ;
; 0.868 ; g07_stack:inst|lpm_ff:inst95|dffs[4]                                      ; g07_stack:inst|lpm_ff:Donna|dffs[4]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.154      ;
; 0.870 ; g07_stack:inst|lpm_ff:inst30|dffs[4]                                      ; g07_stack:inst|lpm_ff:DFF10|dffs[4]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.157      ;
; 0.870 ; g07_stack:inst|lpm_ff:inst102|dffs[5]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.156      ;
; 0.870 ; g07_stack:inst|lpm_ff:inst102|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst101|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.156      ;
; 0.871 ; g07_stack:inst|lpm_ff:inst111|dffs[3]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.157      ;
; 0.871 ; g07_stack:inst|lpm_ff:inst95|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.157      ;
; 0.871 ; g07_stack:inst|lpm_ff:inst95|dffs[1]                                      ; g07_stack:inst|lpm_ff:Donna|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.157      ;
; 0.872 ; g07_stack:inst|lpm_ff:inst95|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.158      ;
; 0.872 ; g07_stack:inst|lpm_ff:inst95|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.158      ;
; 0.873 ; g07_stack:inst|lpm_ff:inst130|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst131|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.160      ;
; 0.873 ; g07_stack:inst|lpm_ff:inst50|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst51|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.159      ;
; 0.873 ; g07_stack:inst|lpm_ff:inst85|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.159      ;
; 0.874 ; g07_stack:inst|lpm_ff:inst94|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst95|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.160      ;
; 0.874 ; g07_stack:inst|lpm_ff:inst95|dffs[2]                                      ; g07_stack:inst|lpm_ff:Donna|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.160      ;
; 0.875 ; g07_stack:inst|lpm_ff:inst94|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst85|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.161      ;
; 0.875 ; g07_stack:inst|lpm_ff:inst94|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst85|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.161      ;
; 0.875 ; g07_stack:inst|lpm_ff:inst62|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst61|dffs[2]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.160      ;
; 0.878 ; g07_stack:inst|lpm_ff:Trevor|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[0]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.163      ;
; 0.878 ; g07_stack:inst|lpm_ff:Julian|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.164      ;
; 0.879 ; g07_stack:inst|lpm_ff:Trevor|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[4]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.164      ;
; 0.881 ; g07_stack:inst|lpm_ff:inst50|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst51|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.167      ;
; 0.881 ; g07_stack:inst|lpm_ff:inst51|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst52|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.167      ;
; 0.882 ; g07_stack:inst|lpm_ff:inst51|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.168      ;
; 0.882 ; g07_stack:inst|lpm_ff:Julian|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.168      ;
; 0.885 ; g07_stack:inst|lpm_ff:Trevor|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[5]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.170      ;
; 0.888 ; g07_stack:inst|lpm_ff:inst73|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst74|dffs[2]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.173      ;
; 0.889 ; g07_stack:inst|lpm_ff:inst129|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[2]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 1.166      ;
; 0.890 ; g07_stack:inst|lpm_ff:inst129|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst130|dffs[5]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 1.167      ;
; 0.891 ; g07_stack:inst|lpm_ff:inst129|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[3]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 1.168      ;
; 0.892 ; g07_stack:inst|lpm_ff:inst73|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst72|dffs[1]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.177      ;
; 0.892 ; g07_stack:inst|lpm_ff:inst129|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[5]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 1.169      ;
; 0.909 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.B                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.195      ;
; 0.952 ; g07_stack:inst|lpm_ff:inst113|dffs[4]                                     ; g07_stack:inst|lpm_ff:DFF40|dffs[4]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 1.239      ;
; 0.953 ; g07_stack:inst|lpm_ff:inst122|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.239      ;
; 0.954 ; g07_stack:inst|lpm_ff:inst113|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst122|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.241      ;
; 0.957 ; g07_stack:inst|lpm_ff:inst17|dffs[3]                                      ; g07_stack:inst|lpm_ff:Trevor|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.243      ;
; 0.959 ; g07_stack:inst|lpm_ff:inst61|dffs[5]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.245      ;
; 0.966 ; g07_stack:inst|lpm_ff:inst61|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst62|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 1.253      ;
; 0.966 ; g07_stack:inst|lpm_ff:inst123|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[1]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 1.243      ;
; 0.967 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.253      ;
; 0.968 ; g07_stack:inst|lpm_ff:inst52|dffs[1]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; g07_stack:inst|lpm_ff:inst128|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst123|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.009      ; 1.263      ;
; 0.969 ; g07_stack:inst|lpm_ff:inst30|dffs[3]                                      ; g07_stack:inst|lpm_ff:Ricky|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; g07_stack:inst|lpm_ff:inst28|dffs[3]                                      ; g07_stack:inst|lpm_ff:RANDY|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; g07_stack:inst|lpm_ff:inst28|dffs[1]                                      ; g07_stack:inst|lpm_ff:RANDY|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; g07_stack:inst|lpm_ff:inst41|dffs[4]                                      ; g07_stack:inst|lpm_ff:Julian|dffs[4]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 1.256      ;
; 0.971 ; g07_stack:inst|lpm_ff:inst83|dffs[5]                                      ; g07_stack:inst|lpm_ff:DFF30|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.257      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                                            ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.B                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.B                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.C                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.C                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.D                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.D                                                                                                                      ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|inst                                                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|inst                                                                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|inst7                                                                                                                       ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|inst7                                                                                                                       ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                        ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[0]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[0]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[1]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[1]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[2]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[2]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[3]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[3]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[4]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[4]                                                                                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; mode[*]      ; clock      ; 6.642 ; 6.642 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 6.642 ; 6.642 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 4.672 ; 4.672 ; Rise       ; clock           ;
; request_deal ; clock      ; 5.251 ; 5.251 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; mode[*]      ; clock      ; -0.016 ; -0.016 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; -1.767 ; -1.767 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; -0.016 ; -0.016 ; Rise       ; clock           ;
; request_deal ; clock      ; -5.003 ; -5.003 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; card_f[*]    ; clock      ; 10.505 ; 10.505 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 10.442 ; 10.442 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 10.151 ; 10.151 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 10.160 ; 10.160 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 10.387 ; 10.387 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 10.500 ; 10.500 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 10.505 ; 10.505 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 13.485 ; 13.485 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 13.472 ; 13.472 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 13.098 ; 13.098 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 13.094 ; 13.094 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 13.111 ; 13.111 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 13.118 ; 13.118 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 13.485 ; 13.485 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 13.358 ; 13.358 ; Rise       ; clock           ;
; empty        ; clock      ; 12.771 ; 12.771 ; Rise       ; clock           ;
; enabling     ; clock      ; 14.420 ; 14.420 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 11.469 ; 11.469 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 10.966 ; 10.966 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 11.469 ; 11.469 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 10.913 ; 10.913 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 10.575 ; 10.575 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 10.940 ; 10.940 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 11.328 ; 11.328 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 13.737 ; 13.737 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 13.585 ; 13.585 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 13.366 ; 13.366 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 13.400 ; 13.400 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 13.399 ; 13.399 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 13.611 ; 13.611 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 13.719 ; 13.719 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 13.737 ; 13.737 ; Rise       ; clock           ;
; randenable   ; clock      ; 9.995  ; 9.995  ; Rise       ; clock           ;
; stack_enable ; clock      ; 10.059 ; 10.059 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; card_f[*]    ; clock      ; 8.236  ; 8.236  ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 8.526  ; 8.526  ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 8.236  ; 8.236  ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 8.244  ; 8.244  ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 8.478  ; 8.478  ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 8.591  ; 8.591  ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 8.584  ; 8.584  ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 9.263  ; 9.263  ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 9.642  ; 9.642  ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 9.263  ; 9.263  ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 9.266  ; 9.266  ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 9.271  ; 9.271  ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 9.284  ; 9.284  ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 9.644  ; 9.644  ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 9.529  ; 9.529  ; Rise       ; clock           ;
; empty        ; clock      ; 11.130 ; 11.130 ; Rise       ; clock           ;
; enabling     ; clock      ; 13.366 ; 13.366 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 8.537  ; 8.537  ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 8.930  ; 8.930  ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 9.431  ; 9.431  ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 8.877  ; 8.877  ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 8.537  ; 8.537  ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 8.910  ; 8.910  ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 9.288  ; 9.288  ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 9.636  ; 9.636  ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 9.853  ; 9.853  ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 9.636  ; 9.636  ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 9.674  ; 9.674  ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 9.674  ; 9.674  ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 9.880  ; 9.880  ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 9.989  ; 9.989  ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 10.006 ; 10.006 ; Rise       ; clock           ;
; randenable   ; clock      ; 9.995  ; 9.995  ; Rise       ; clock           ;
; stack_enable ; clock      ; 10.059 ; 10.059 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -34.566 ; -925.388      ;
+-------+---------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -1.423 ; -387.840              ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -34.566 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[4]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 35.602     ;
; -34.560 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[4]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 35.596     ;
; -34.543 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[4]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 35.579     ;
; -34.425 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[4]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 35.461     ;
; -33.425 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[3]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 34.461     ;
; -33.419 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[3]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 34.455     ;
; -33.402 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[3]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 34.438     ;
; -33.284 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[3]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 34.320     ;
; -32.142 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[2]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 33.178     ;
; -32.136 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[2]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 33.172     ;
; -32.119 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[2]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 33.155     ;
; -32.001 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[2]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 33.037     ;
; -30.910 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[1]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 31.946     ;
; -30.904 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[1]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 31.940     ;
; -30.887 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[1]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 31.923     ;
; -30.769 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[1]                                   ; clock        ; clock       ; 1.000        ; 0.004      ; 31.805     ;
; -29.574 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_register6:inst6|data_out[0]                                   ; clock        ; clock       ; 1.000        ; 0.005      ; 30.611     ;
; -29.568 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_register6:inst6|data_out[0]                                   ; clock        ; clock       ; 1.000        ; 0.005      ; 30.605     ;
; -29.551 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_register6:inst6|data_out[0]                                   ; clock        ; clock       ; 1.000        ; 0.005      ; 30.588     ;
; -29.433 ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_register6:inst6|data_out[0]                                   ; clock        ; clock       ; 1.000        ; 0.005      ; 30.470     ;
; -3.555  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.587      ;
; -3.555  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.587      ;
; -3.555  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.587      ;
; -3.555  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.587      ;
; -3.555  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.587      ;
; -3.555  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.587      ;
; -3.501  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; -0.014     ; 4.519      ;
; -3.501  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; -0.014     ; 4.519      ;
; -3.501  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; -0.014     ; 4.519      ;
; -3.501  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; -0.014     ; 4.519      ;
; -3.501  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; -0.014     ; 4.519      ;
; -3.501  ; g07_dealerFSM:inst2|state.D                                       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; -0.014     ; 4.519      ;
; -3.461  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.493      ;
; -3.461  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.493      ;
; -3.461  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.493      ;
; -3.461  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.493      ;
; -3.461  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.493      ;
; -3.461  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.493      ;
; -3.430  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.462      ;
; -3.430  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.462      ;
; -3.430  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.462      ;
; -3.430  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.462      ;
; -3.430  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.462      ;
; -3.430  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.462      ;
; -3.239  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.271      ;
; -3.239  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.271      ;
; -3.239  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.271      ;
; -3.239  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.271      ;
; -3.239  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.271      ;
; -3.239  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.271      ;
; -3.216  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.248      ;
; -3.216  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.248      ;
; -3.216  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.248      ;
; -3.216  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.248      ;
; -3.216  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.248      ;
; -3.216  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.248      ;
; -3.150  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.182      ;
; -3.150  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.182      ;
; -3.150  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.182      ;
; -3.150  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.182      ;
; -3.150  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.182      ;
; -3.150  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0] ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1] ; clock        ; clock       ; 1.000        ; 0.000      ; 4.182      ;
; -2.690  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.738      ;
; -2.690  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.738      ;
; -2.690  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.738      ;
; -2.690  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.738      ;
; -2.690  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.738      ;
; -2.690  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst85|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.738      ;
; -2.664  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.705      ;
; -2.664  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.705      ;
; -2.664  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.705      ;
; -2.664  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.705      ;
; -2.664  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst73|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.705      ;
; -2.619  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.017      ; 3.668      ;
; -2.619  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.017      ; 3.668      ;
; -2.619  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.017      ; 3.668      ;
; -2.619  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.017      ; 3.668      ;
; -2.619  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.017      ; 3.668      ;
; -2.619  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst94|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.017      ; 3.668      ;
; -2.596  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.644      ;
; -2.596  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.644      ;
; -2.596  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.644      ;
; -2.596  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.644      ;
; -2.596  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.644      ;
; -2.596  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst85|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.644      ;
; -2.581  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst39|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 3.625      ;
; -2.581  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst39|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.012      ; 3.625      ;
; -2.570  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.611      ;
; -2.570  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.611      ;
; -2.570  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.611      ;
; -2.570  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[5]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.611      ;
; -2.570  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3] ; g07_stack:inst|lpm_ff:inst73|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.009      ; 3.611      ;
; -2.566  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst28|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.010      ; 3.608      ;
; -2.566  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst28|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.010      ; 3.608      ;
; -2.566  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst28|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.010      ; 3.608      ;
; -2.566  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst28|dffs[1]                              ; clock        ; clock       ; 1.000        ; 0.010      ; 3.608      ;
; -2.566  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5] ; g07_stack:inst|lpm_ff:inst28|dffs[2]                              ; clock        ; clock       ; 1.000        ; 0.010      ; 3.608      ;
; -2.565  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_ff:inst85|dffs[4]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.613      ;
; -2.565  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_ff:inst85|dffs[3]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.613      ;
; -2.565  ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2] ; g07_stack:inst|lpm_ff:inst85|dffs[0]                              ; clock        ; clock       ; 1.000        ; 0.016      ; 3.613      ;
+---------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g07_debounder:inst18|inst7                                                ; g07_debounder:inst18|inst7                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g07_debounder:inst18|inst                                                 ; g07_debounder:inst18|inst                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.C                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; g07_stack:inst|lpm_ff:inst4|dffs[5]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; g07_stack:inst|lpm_ff:Trevor|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.242 ; g07_stack:inst|lpm_ff:inst83|dffs[1]                                      ; g07_stack:inst|lpm_ff:DFF30|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g07_stack:inst|lpm_ff:DFF30|dffs[4]                                       ; g07_stack:inst|lpm_ff:inst83|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g07_stack:inst|lpm_ff:inst39|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; g07_stack:inst|lpm_ff:inst39|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.D                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g07_stack:inst|lpm_ff:inst39|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst40|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g07_stack:inst|lpm_ff:inst18|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; g07_stack:inst|lpm_ff:inst17|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst18|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; g07_stack:inst|lpm_ff:DFF30|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst83|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g07_stack:inst|lpm_ff:inst40|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst39|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; g07_stack:inst|lpm_ff:DFF30|dffs[5]                                       ; g07_stack:inst|lpm_ff:inst83|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; g07_stack:inst|lpm_ff:inst83|dffs[3]                                      ; g07_stack:inst|lpm_ff:DFF30|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g07_stack:inst|lpm_ff:inst3|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[0]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g07_stack:inst|lpm_ff:DFF20|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; g07_stack:inst|lpm_ff:inst18|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; g07_debounder:inst18|inst                                                 ; g07_debounder:inst18|inst7                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; g07_debounder:inst18|inst7                                                ; g07_debounder:inst18|inst                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; g07_debounder:inst18|inst7                                                ; g07_dealerFSM:inst2|state.B                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.408      ;
; 0.290 ; g07_stack:inst|lpm_ff:DFF20|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst52|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.442      ;
; 0.292 ; g07_stack:inst|lpm_ff:Ricky|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.444      ;
; 0.292 ; g07_stack:inst|lpm_ff:inst30|dffs[1]                                      ; g07_stack:inst|lpm_ff:Ricky|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.444      ;
; 0.293 ; g07_stack:inst|lpm_ff:inst4|dffs[1]                                       ; g07_stack:inst|lpm_ff:Trevor|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.445      ;
; 0.295 ; g07_stack:inst|lpm_ff:RANDY|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; g07_stack:inst|lpm_ff:Ricky|dffs[0]                                       ; g07_stack:inst|lpm_ff:inst30|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; g07_stack:inst|lpm_ff:inst52|dffs[2]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.295 ; g07_stack:inst|lpm_ff:inst2|dffs[2]                                       ; g07_stack:inst|lpm_ff:inst3|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.447      ;
; 0.296 ; g07_stack:inst|lpm_ff:RANDY|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst28|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.448      ;
; 0.297 ; g07_stack:inst|lpm_ff:inst17|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst18|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.449      ;
; 0.299 ; g07_stack:inst|lpm_ff:inst40|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst39|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; g07_stack:inst|lpm_ff:inst18|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.452      ;
; 0.300 ; g07_stack:inst|lpm_ff:inst3|dffs[5]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.452      ;
; 0.316 ; g07_stack:inst|lpm_ff:inst30|dffs[1]                                      ; g07_stack:inst|lpm_ff:DFF10|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.469      ;
; 0.323 ; g07_stack:inst|lpm_ff:inst40|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst41|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.476      ;
; 0.325 ; g07_stack:inst|lpm_ff:inst40|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst41|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; g07_stack:inst|lpm_ff:inst102|dffs[1]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.478      ;
; 0.325 ; g07_stack:inst|lpm_ff:GeorgeGreen|dffs[1]                                 ; g07_stack:inst|lpm_ff:inst74|dffs[1]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.476      ;
; 0.326 ; g07_stack:inst|lpm_ff:inst102|dffs[1]                                     ; g07_stack:inst|lpm_ff:inst101|dffs[1]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.479      ;
; 0.326 ; g07_stack:inst|lpm_ff:inst17|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst18|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; g07_stack:inst|lpm_ff:inst102|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst101|dffs[3]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.480      ;
; 0.328 ; g07_stack:inst|lpm_ff:inst95|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.481      ;
; 0.328 ; g07_stack:inst|lpm_ff:inst100|dffs[3]                                     ; g07_stack:inst|lpm_ff:Donna|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; g07_stack:inst|lpm_ff:inst111|dffs[2]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.481      ;
; 0.328 ; g07_stack:inst|lpm_ff:inst94|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst85|dffs[2]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.479      ;
; 0.329 ; g07_stack:inst|lpm_ff:inst113|dffs[3]                                     ; g07_stack:inst|lpm_ff:DFF40|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; g07_stack:inst|lpm_ff:inst95|dffs[4]                                      ; g07_stack:inst|lpm_ff:Donna|dffs[4]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.483      ;
; 0.330 ; g07_stack:inst|lpm_ff:inst30|dffs[4]                                      ; g07_stack:inst|lpm_ff:DFF10|dffs[4]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.483      ;
; 0.330 ; g07_stack:inst|lpm_ff:inst51|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[0]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.481      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst142|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst141|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.484      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst123|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[4]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 0.474      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst111|dffs[3]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.484      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst95|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[0]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.484      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst95|dffs[1]                                      ; g07_stack:inst|lpm_ff:Donna|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.484      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst95|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.484      ;
; 0.331 ; g07_stack:inst|lpm_ff:inst85|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[5]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.484      ;
; 0.332 ; g07_stack:inst|lpm_ff:inst95|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst94|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.485      ;
; 0.333 ; g07_stack:inst|lpm_ff:inst130|dffs[4]                                     ; g07_stack:inst|lpm_ff:inst131|dffs[4]                                     ; clock        ; clock       ; 0.000        ; 0.002      ; 0.487      ;
; 0.333 ; g07_stack:inst|lpm_ff:inst50|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst51|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.486      ;
; 0.333 ; g07_stack:inst|lpm_ff:inst102|dffs[5]                                     ; g07_stack:inst|lpm_ff:Cyrus|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.486      ;
; 0.333 ; g07_stack:inst|lpm_ff:inst102|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst101|dffs[5]                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.486      ;
; 0.333 ; g07_stack:inst|lpm_ff:inst95|dffs[2]                                      ; g07_stack:inst|lpm_ff:Donna|dffs[2]                                       ; clock        ; clock       ; 0.000        ; 0.001      ; 0.486      ;
; 0.334 ; g07_stack:inst|lpm_ff:Trevor|dffs[0]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[0]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.485      ;
; 0.335 ; g07_stack:inst|lpm_ff:inst50|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst51|dffs[4]                                      ; clock        ; clock       ; 0.000        ; 0.001      ; 0.488      ;
; 0.335 ; g07_stack:inst|lpm_ff:inst94|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst85|dffs[1]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.486      ;
; 0.336 ; g07_stack:inst|lpm_ff:inst62|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst61|dffs[2]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.488      ;
; 0.336 ; g07_stack:inst|lpm_ff:Trevor|dffs[4]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[4]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.487      ;
; 0.337 ; g07_stack:inst|lpm_ff:Julian|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[1]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.488      ;
; 0.337 ; g07_stack:inst|lpm_ff:inst94|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst95|dffs[5]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.488      ;
; 0.339 ; g07_stack:inst|lpm_ff:Julian|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[5]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.490      ;
; 0.340 ; g07_stack:inst|lpm_ff:inst51|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst52|dffs[3]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.491      ;
; 0.340 ; g07_stack:inst|lpm_ff:inst51|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst50|dffs[3]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.491      ;
; 0.340 ; g07_stack:inst|lpm_ff:inst94|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst85|dffs[5]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.491      ;
; 0.341 ; g07_stack:inst|lpm_ff:Trevor|dffs[5]                                      ; g07_stack:inst|lpm_ff:inst17|dffs[5]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.492      ;
; 0.344 ; g07_stack:inst|lpm_ff:inst73|dffs[2]                                      ; g07_stack:inst|lpm_ff:inst74|dffs[2]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.495      ;
; 0.346 ; g07_stack:inst|lpm_ff:inst73|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst72|dffs[1]                                      ; clock        ; clock       ; 0.000        ; -0.001     ; 0.497      ;
; 0.346 ; g07_stack:inst|lpm_ff:inst129|dffs[2]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[2]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 0.489      ;
; 0.348 ; g07_stack:inst|lpm_ff:inst129|dffs[3]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[3]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 0.491      ;
; 0.348 ; g07_stack:inst|lpm_ff:inst129|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst130|dffs[5]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 0.491      ;
; 0.350 ; g07_stack:inst|lpm_ff:inst129|dffs[5]                                     ; g07_stack:inst|lpm_ff:inst128|dffs[5]                                     ; clock        ; clock       ; 0.000        ; -0.009     ; 0.493      ;
; 0.356 ; g07_stack:inst|lpm_ff:inst52|dffs[1]                                      ; g07_stack:inst|lpm_ff:DFF20|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; g07_stack:inst|lpm_ff:inst30|dffs[3]                                      ; g07_stack:inst|lpm_ff:Ricky|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; g07_stack:inst|lpm_ff:inst28|dffs[3]                                      ; g07_stack:inst|lpm_ff:RANDY|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; g07_stack:inst|lpm_ff:inst17|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst18|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; g07_stack:inst|lpm_ff:Trevor|dffs[1]                                      ; g07_stack:inst|lpm_ff:inst4|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.362 ; g07_stack:inst|lpm_ff:inst40|dffs[3]                                      ; g07_stack:inst|lpm_ff:inst39|dffs[3]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_stack:inst|lpm_ff:DFF30|dffs[1]                                       ; g07_stack:inst|lpm_ff:inst83|dffs[1]                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g07_stack:inst|lpm_ff:inst83|dffs[5]                                      ; g07_stack:inst|lpm_ff:DFF30|dffs[5]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]  ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g07_stack:inst|lpm_ff:inst3|dffs[3]                                       ; g07_stack:inst|lpm_ff:inst2|dffs[3]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g07_stack:inst|lpm_ff:inst28|dffs[1]                                      ; g07_stack:inst|lpm_ff:RANDY|dffs[1]                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g07_dealerFSM:inst2|state.C                                               ; g07_dealerFSM:inst2|state.B                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]  ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]  ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|g07_popenable:inst13|lpm_rom:rom|altrom:srom|altsyncram:rom_block|altsyncram_q001:auto_generated|ram_block1a36~porta_address_reg4 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clock ; Rise       ; clock                                                                                                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.B                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.B                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.C                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.C                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_dealerFSM:inst2|state.D                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_dealerFSM:inst2|state.D                                                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|inst                                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|inst                                                                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|inst7                                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|inst7                                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[0]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[10]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[11]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[12]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[13]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[14]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[15]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[16]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[17]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[18]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[19]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[1]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[20]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[21]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[22]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[23]                                                                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[2]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[3]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[4]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[5]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[6]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[7]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[8]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_debounder:inst18|lpm_counter:inst8|cntr_7jg:auto_generated|safe_q[9]                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[0]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[0]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[1]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[1]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[2]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[2]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[3]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[3]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_register6:inst6|data_out[4]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_register6:inst6|data_out[4]                                                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[0]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[1]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[2]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[3]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[4]                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clock ; Rise       ; g07_stack:inst|lpm_counter:inst|cntr_qeg:auto_generated|safe_q[5]                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; mode[*]      ; clock      ; 2.120 ; 2.120 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 2.120 ; 2.120 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 1.451 ; 1.451 ; Rise       ; clock           ;
; request_deal ; clock      ; 2.378 ; 2.378 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; mode[*]      ; clock      ; 0.471  ; 0.471  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; -0.120 ; -0.120 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.471  ; 0.471  ; Rise       ; clock           ;
; request_deal ; clock      ; -2.258 ; -2.258 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; card_f[*]    ; clock      ; 5.048 ; 5.048 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 4.997 ; 4.997 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 4.908 ; 4.908 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 4.912 ; 4.912 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 4.992 ; 4.992 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 5.042 ; 5.042 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 5.048 ; 5.048 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 6.114 ; 6.114 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 6.105 ; 6.105 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 5.944 ; 5.944 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 5.941 ; 5.941 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 5.954 ; 5.954 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 5.964 ; 5.964 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 6.114 ; 6.114 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 6.063 ; 6.063 ; Rise       ; clock           ;
; empty        ; clock      ; 6.102 ; 6.102 ; Rise       ; clock           ;
; enabling     ; clock      ; 6.766 ; 6.766 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 5.462 ; 5.462 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 5.201 ; 5.201 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 5.462 ; 5.462 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 5.165 ; 5.165 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 5.033 ; 5.033 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 5.189 ; 5.189 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 5.358 ; 5.358 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 6.187 ; 6.187 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 6.105 ; 6.105 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 6.034 ; 6.034 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 6.070 ; 6.070 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 6.070 ; 6.070 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 6.130 ; 6.130 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 6.169 ; 6.169 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 6.187 ; 6.187 ; Rise       ; clock           ;
; randenable   ; clock      ; 4.940 ; 4.940 ; Rise       ; clock           ;
; stack_enable ; clock      ; 5.164 ; 5.164 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; card_f[*]    ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 4.318 ; 4.318 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 4.233 ; 4.233 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 4.320 ; 4.320 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 4.364 ; 4.364 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 4.583 ; 4.583 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 4.749 ; 4.749 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 4.583 ; 4.583 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 4.586 ; 4.586 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 4.591 ; 4.591 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 4.749 ; 4.749 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 4.701 ; 4.701 ; Rise       ; clock           ;
; empty        ; clock      ; 5.481 ; 5.481 ; Rise       ; clock           ;
; enabling     ; clock      ; 6.361 ; 6.361 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 4.325 ; 4.325 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 4.492 ; 4.492 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 4.456 ; 4.456 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 4.325 ; 4.325 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 4.485 ; 4.485 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 4.645 ; 4.645 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 4.714 ; 4.714 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 4.782 ; 4.782 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 4.714 ; 4.714 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 4.810 ; 4.810 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 4.851 ; 4.851 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 4.870 ; 4.870 ; Rise       ; clock           ;
; randenable   ; clock      ; 4.940 ; 4.940 ; Rise       ; clock           ;
; stack_enable ; clock      ; 5.164 ; 5.164 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -99.018   ; 0.215 ; N/A      ; N/A     ; -1.814              ;
;  clock           ; -99.018   ; 0.215 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -2981.048 ; 0.0   ; 0.0      ; 0.0     ; -475.387            ;
;  clock           ; -2981.048 ; 0.000 ; N/A      ; N/A     ; -475.387            ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; mode[*]      ; clock      ; 6.642 ; 6.642 ; Rise       ; clock           ;
;  mode[0]     ; clock      ; 6.642 ; 6.642 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 4.672 ; 4.672 ; Rise       ; clock           ;
; request_deal ; clock      ; 5.251 ; 5.251 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; mode[*]      ; clock      ; 0.471  ; 0.471  ; Rise       ; clock           ;
;  mode[0]     ; clock      ; -0.120 ; -0.120 ; Rise       ; clock           ;
;  mode[1]     ; clock      ; 0.471  ; 0.471  ; Rise       ; clock           ;
; request_deal ; clock      ; -2.258 ; -2.258 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; card_f[*]    ; clock      ; 10.505 ; 10.505 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 10.442 ; 10.442 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 10.151 ; 10.151 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 10.160 ; 10.160 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 10.387 ; 10.387 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 10.500 ; 10.500 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 10.505 ; 10.505 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 13.485 ; 13.485 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 13.472 ; 13.472 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 13.098 ; 13.098 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 13.094 ; 13.094 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 13.111 ; 13.111 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 13.118 ; 13.118 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 13.485 ; 13.485 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 13.358 ; 13.358 ; Rise       ; clock           ;
; empty        ; clock      ; 12.771 ; 12.771 ; Rise       ; clock           ;
; enabling     ; clock      ; 14.420 ; 14.420 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 11.469 ; 11.469 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 10.966 ; 10.966 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 11.469 ; 11.469 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 10.913 ; 10.913 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 10.575 ; 10.575 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 10.940 ; 10.940 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 11.328 ; 11.328 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 13.737 ; 13.737 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 13.585 ; 13.585 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 13.366 ; 13.366 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 13.400 ; 13.400 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 13.399 ; 13.399 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 13.611 ; 13.611 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 13.719 ; 13.719 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 13.737 ; 13.737 ; Rise       ; clock           ;
; randenable   ; clock      ; 9.995  ; 9.995  ; Rise       ; clock           ;
; stack_enable ; clock      ; 10.059 ; 10.059 ; Rise       ; clock           ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; card_f[*]    ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  card_f[0]   ; clock      ; 4.318 ; 4.318 ; Rise       ; clock           ;
;  card_f[2]   ; clock      ; 4.230 ; 4.230 ; Rise       ; clock           ;
;  card_f[3]   ; clock      ; 4.233 ; 4.233 ; Rise       ; clock           ;
;  card_f[4]   ; clock      ; 4.320 ; 4.320 ; Rise       ; clock           ;
;  card_f[5]   ; clock      ; 4.370 ; 4.370 ; Rise       ; clock           ;
;  card_f[6]   ; clock      ; 4.364 ; 4.364 ; Rise       ; clock           ;
; card_m[*]    ; clock      ; 4.583 ; 4.583 ; Rise       ; clock           ;
;  card_m[0]   ; clock      ; 4.749 ; 4.749 ; Rise       ; clock           ;
;  card_m[1]   ; clock      ; 4.583 ; 4.583 ; Rise       ; clock           ;
;  card_m[2]   ; clock      ; 4.586 ; 4.586 ; Rise       ; clock           ;
;  card_m[3]   ; clock      ; 4.591 ; 4.591 ; Rise       ; clock           ;
;  card_m[4]   ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  card_m[5]   ; clock      ; 4.749 ; 4.749 ; Rise       ; clock           ;
;  card_m[6]   ; clock      ; 4.701 ; 4.701 ; Rise       ; clock           ;
; empty        ; clock      ; 5.481 ; 5.481 ; Rise       ; clock           ;
; enabling     ; clock      ; 6.361 ; 6.361 ; Rise       ; clock           ;
; num_f[*]     ; clock      ; 4.325 ; 4.325 ; Rise       ; clock           ;
;  num_f[0]    ; clock      ; 4.492 ; 4.492 ; Rise       ; clock           ;
;  num_f[2]    ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  num_f[3]    ; clock      ; 4.456 ; 4.456 ; Rise       ; clock           ;
;  num_f[4]    ; clock      ; 4.325 ; 4.325 ; Rise       ; clock           ;
;  num_f[5]    ; clock      ; 4.485 ; 4.485 ; Rise       ; clock           ;
;  num_f[6]    ; clock      ; 4.645 ; 4.645 ; Rise       ; clock           ;
; num_m[*]     ; clock      ; 4.714 ; 4.714 ; Rise       ; clock           ;
;  num_m[0]    ; clock      ; 4.782 ; 4.782 ; Rise       ; clock           ;
;  num_m[1]    ; clock      ; 4.714 ; 4.714 ; Rise       ; clock           ;
;  num_m[2]    ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  num_m[3]    ; clock      ; 4.751 ; 4.751 ; Rise       ; clock           ;
;  num_m[4]    ; clock      ; 4.810 ; 4.810 ; Rise       ; clock           ;
;  num_m[5]    ; clock      ; 4.851 ; 4.851 ; Rise       ; clock           ;
;  num_m[6]    ; clock      ; 4.870 ; 4.870 ; Rise       ; clock           ;
; randenable   ; clock      ; 4.940 ; 4.940 ; Rise       ; clock           ;
; stack_enable ; clock      ; 5.164 ; 5.164 ; Rise       ; clock           ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 958   ; 958  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 171   ; 171  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sun Apr  2 16:18:01 2017
Info: Command: quartus_sta g07_stack -c g07_stack
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g07_stack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~58|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[30]~28|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[30]~28|combout"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~58|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~56|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[29]~1|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[29]~1|combout"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~56|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~54|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[28]~3|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[28]~3|combout"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~54|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~52|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~52|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[27]~5|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[27]~5|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~50|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~50|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[26]~7|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[26]~7|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~48|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~48|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[25]~9|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[25]~9|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~46|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~46|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[24]~11|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[24]~11|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~44|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~44|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[23]~13|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[23]~13|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~42|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~42|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[22]~15|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[22]~15|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~40|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~40|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[21]~17|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[21]~17|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~38|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~38|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[20]~19|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[20]~19|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~36|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~36|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[19]~21|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[19]~21|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~34|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~34|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[18]~23|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[18]~23|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~32|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~32|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[17]~25|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[17]~25|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~30|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~30|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[16]~27|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[16]~27|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~28|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~28|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[15]~29|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[15]~29|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~26|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~26|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[14]~0|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[14]~0|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~24|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~24|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[13]~2|datac"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[13]~2|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~22|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~22|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[12]~4|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[12]~4|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~20|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~20|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[11]~6|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[11]~6|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~18|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~18|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[10]~8|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[10]~8|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~16|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~16|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[9]~10|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[9]~10|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~14|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~14|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[8]~12|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[8]~12|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~12|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~12|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[7]~14|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[7]~14|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~10|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~10|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[6]~16|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[6]~16|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~8|datab"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~8|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[5]~18|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[5]~18|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~6|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~6|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[4]~20|dataa"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[4]~20|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~4|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~4|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[3]~22|datad"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[3]~22|combout"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~2|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~2|combout"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[2]~24|datab"
    Warning (332126): Node "inst8|$00000|auto_generated|result_node[2]~24|combout"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "inst4|M2|auto_generated|op_1~0|dataa"
    Warning (332126): Node "inst4|M2|auto_generated|op_1~0|combout"
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -99.018
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -99.018     -2981.048 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -475.387 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -34.566
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -34.566      -925.388 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -387.840 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 151 warnings
    Info: Peak virtual memory: 359 megabytes
    Info: Processing ended: Sun Apr  2 16:18:03 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


