

================================================================
== Vivado HLS Report for 'copyToPS'
================================================================
* Date:           Thu Aug 23 23:48:16 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.30|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  43227|  43227|  43227|  43227|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                                |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name           |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- copyToPSLoop_copyToPS_label2  |  43225|  43225|        27|          1|          1|  43200|    yes   |
        +--------------------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	29  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	2  / true
29 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %eventSlice, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [11 x i8]* @p_str8, [7 x i8]* @p_str9, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%eventSlice_offset_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %eventSlice_offset)"
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:17]

 <State 2> : 7.19ns
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %0 ], [ %indvar_flatten_next, %BurstBB106 ]"
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %tmp_mid2_v, %BurstBB106 ]" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%j = phi i8 [ 0, %0 ], [ %j_1, %BurstBB106 ]"
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i16 %p_shl to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i12 %p_shl1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 40 [1/1] (2.07ns)   --->   "%tmp_s = sub i17 %p_shl_cast, %p_shl1_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.42ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, -22336"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 43200, i64 43200, i64 43200)"
ST_2 : Operation 43 [1/1] (2.07ns)   --->   "%indvar_flatten_next = add i16 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 45 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.55ns)   --->   "%exitcond = icmp eq i8 %j, -16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.24ns)   --->   "%j_mid2 = select i1 %exitcond, i8 0, i8 %j" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.24ns)   --->   "%tmp_mid2_v = select i1 %exitcond, i8 %i_3, i8 %i" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_mid1 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %i_3, i8 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i16 %p_shl_mid1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %i_3, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i12 %p_shl1_mid1 to i17" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 53 [1/1] (2.07ns)   --->   "%tmp_mid1 = sub i17 %p_shl_cast_mid1, %p_shl1_cast_mid1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_mid2 = select i1 %exitcond, i17 %tmp_mid1, i17 %tmp_s" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node sum2)   --->   "%tmp_6_mid2 = sext i17 %tmp_mid2 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 56 [12/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns) (out node of the LUT)   --->   "%sum2 = add i32 %eventSlice_offset_re, %tmp_6_mid2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%eventSlice_addr = getelementptr i8* %eventSlice, i32 %sum2" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_2 : Operation 59 [20/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j_mid2, 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 4.52ns
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_cast = zext i8 %j_mid2 to i18" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_3 : Operation 62 [1/1] (4.52ns)   --->   "%mul = mul i18 %zext_cast, 274" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = call i6 @_ssdm_op_PartSelect.i6.i18.i32.i32(i18 %mul, i32 12, i32 17)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_3 : Operation 64 [11/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [19/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [20/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.39ns
ST_4 : Operation 67 [10/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [18/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [19/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 4.39ns
ST_5 : Operation 70 [9/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [17/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [18/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 4.39ns
ST_6 : Operation 73 [8/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [16/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [17/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 4.39ns
ST_7 : Operation 76 [7/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [15/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [16/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 4.39ns
ST_8 : Operation 79 [6/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [14/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [15/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 4.39ns
ST_9 : Operation 82 [5/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [13/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [14/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 4.39ns
ST_10 : Operation 85 [4/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [12/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [13/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 4.39ns
ST_11 : Operation 88 [3/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [11/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [12/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 4.39ns
ST_12 : Operation 91 [2/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 92 [10/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [11/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 6.07ns
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i8 %tmp_mid2_v to i13" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_mid2_v, i4 0)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i12 %tmp to i13" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_13 : Operation 97 [1/1] (1.54ns)   --->   "%tmp_17 = sub i13 %p_shl4_cast, %tmp_mid2_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i13 %tmp_17 to i14" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_13 : Operation 99 [1/12] (4.38ns)   --->   "%newIndex = urem i8 %j_mid2, 15" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%newIndex2_cast = zext i8 %newIndex to i14" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_13 : Operation 101 [1/1] (1.67ns)   --->   "%tmp_18 = add i14 %tmp_20_cast, %newIndex2_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [9/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [10/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 14> : 3.87ns
ST_14 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i14 %tmp_18 to i32" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%glPLSlices_0_addr = getelementptr [8100 x i8]* @glPLSlices_0, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%glPLSlices_1_addr = getelementptr [8100 x i8]* @glPLSlices_1, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%glPLSlices_10_addr = getelementptr [8100 x i8]* @glPLSlices_10, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%glPLSlices_11_addr = getelementptr [8100 x i8]* @glPLSlices_11, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%glPLSlices_12_addr = getelementptr [8100 x i8]* @glPLSlices_12, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%glPLSlices_13_addr = getelementptr [8100 x i8]* @glPLSlices_13, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%glPLSlices_14_addr = getelementptr [8100 x i8]* @glPLSlices_14, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%glPLSlices_15_addr = getelementptr [8100 x i8]* @glPLSlices_15, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%glPLSlices_2_addr = getelementptr [8100 x i8]* @glPLSlices_2, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%glPLSlices_3_addr = getelementptr [8100 x i8]* @glPLSlices_3, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%glPLSlices_4_addr = getelementptr [8100 x i8]* @glPLSlices_4, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%glPLSlices_5_addr = getelementptr [8100 x i8]* @glPLSlices_5, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%glPLSlices_6_addr = getelementptr [8100 x i8]* @glPLSlices_6, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 118 [1/1] (0.00ns)   --->   "%glPLSlices_7_addr = getelementptr [8100 x i8]* @glPLSlices_7, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%glPLSlices_8_addr = getelementptr [8100 x i8]* @glPLSlices_8, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%glPLSlices_9_addr = getelementptr [8100 x i8]* @glPLSlices_9, i32 0, i32 %tmp_21_cast" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_14 : Operation 121 [2/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 122 [2/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 123 [2/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 124 [2/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 125 [2/2] (3.25ns)   --->   "%glPLSlices_4_load = load i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 126 [2/2] (3.25ns)   --->   "%glPLSlices_5_load = load i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 127 [2/2] (3.25ns)   --->   "%glPLSlices_6_load = load i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 128 [2/2] (3.25ns)   --->   "%glPLSlices_7_load = load i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 129 [2/2] (3.25ns)   --->   "%glPLSlices_8_load = load i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 130 [2/2] (3.25ns)   --->   "%glPLSlices_9_load = load i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 131 [2/2] (3.25ns)   --->   "%glPLSlices_10_load = load i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 132 [2/2] (3.25ns)   --->   "%glPLSlices_11_load = load i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 133 [2/2] (3.25ns)   --->   "%glPLSlices_12_load = load i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 134 [2/2] (3.25ns)   --->   "%glPLSlices_13_load = load i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 135 [2/2] (3.25ns)   --->   "%glPLSlices_14_load = load i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 136 [2/2] (3.25ns)   --->   "%glPLSlices_15_load = load i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_14 : Operation 137 [8/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [9/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 15> : 5.32ns
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%arrayNo = sext i6 %tmp_10 to i8" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%arrayNo_cast = zext i8 %arrayNo to i16" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19]
ST_15 : Operation 141 [1/2] (3.25ns)   --->   "%glPLSlices_0_load = load i8* %glPLSlices_0_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 142 [1/2] (3.25ns)   --->   "%glPLSlices_1_load = load i8* %glPLSlices_1_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 143 [1/2] (3.25ns)   --->   "%glPLSlices_2_load = load i8* %glPLSlices_2_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 144 [1/2] (3.25ns)   --->   "%glPLSlices_3_load = load i8* %glPLSlices_3_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 145 [1/2] (3.25ns)   --->   "%glPLSlices_4_load = load i8* %glPLSlices_4_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 146 [1/2] (3.25ns)   --->   "%glPLSlices_5_load = load i8* %glPLSlices_5_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 147 [1/2] (3.25ns)   --->   "%glPLSlices_6_load = load i8* %glPLSlices_6_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 148 [1/2] (3.25ns)   --->   "%glPLSlices_7_load = load i8* %glPLSlices_7_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 149 [1/2] (3.25ns)   --->   "%glPLSlices_8_load = load i8* %glPLSlices_8_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 150 [1/2] (3.25ns)   --->   "%glPLSlices_9_load = load i8* %glPLSlices_9_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 151 [1/2] (3.25ns)   --->   "%glPLSlices_10_load = load i8* %glPLSlices_10_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 152 [1/2] (3.25ns)   --->   "%glPLSlices_11_load = load i8* %glPLSlices_11_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 153 [1/2] (3.25ns)   --->   "%glPLSlices_12_load = load i8* %glPLSlices_12_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 154 [1/2] (3.25ns)   --->   "%glPLSlices_13_load = load i8* %glPLSlices_13_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 155 [1/2] (3.25ns)   --->   "%glPLSlices_14_load = load i8* %glPLSlices_14_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 156 [1/2] (3.25ns)   --->   "%glPLSlices_15_load = load i8* %glPLSlices_15_addr, align 1" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 8100> <RAM>
ST_15 : Operation 157 [1/1] (2.06ns)   --->   "%tmp_7 = call i8 @_ssdm_op_Mux.ap_auto.16i8.i16(i8 %glPLSlices_0_load, i8 %glPLSlices_1_load, i8 %glPLSlices_2_load, i8 %glPLSlices_3_load, i8 %glPLSlices_4_load, i8 %glPLSlices_5_load, i8 %glPLSlices_6_load, i8 %glPLSlices_7_load, i8 %glPLSlices_8_load, i8 %glPLSlices_9_load, i8 %glPLSlices_10_load, i8 %glPLSlices_11_load, i8 %glPLSlices_12_load, i8 %glPLSlices_13_load, i8 %glPLSlices_14_load, i8 %glPLSlices_15_load, i16 %arrayNo_cast) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 158 [7/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [8/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 3.87ns
ST_16 : Operation 160 [6/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [7/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 3.87ns
ST_17 : Operation 162 [5/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [6/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 3.87ns
ST_18 : Operation 164 [4/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 165 [5/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 3.87ns
ST_19 : Operation 166 [3/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 167 [4/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 3.87ns
ST_20 : Operation 168 [2/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 169 [3/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 21> : 5.53ns
ST_21 : Operation 170 [1/20] (3.86ns)   --->   "%tmp_11 = urem i16 %indvar_flatten, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 171 [1/1] (1.66ns)   --->   "%tmp_12 = icmp eq i16 %tmp_11, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %tmp_12, label %ReqBB, label %BurstBB"
ST_21 : Operation 173 [2/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

 <State 22> : 7.30ns
ST_22 : Operation 174 [1/1] (7.30ns)   --->   "%eventSlice_addr_1_wr = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %eventSlice_addr, i32 240)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 175 [1/1] (0.00ns)   --->   "br label %BurstBB"
ST_22 : Operation 176 [1/20] (3.86ns)   --->   "%tmp_13 = urem i16 %indvar_flatten_next, 240"   --->   Core 23 'DivnS' <Latency = 19> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 177 [1/1] (1.66ns)   --->   "%tmp_14 = icmp eq i16 %tmp_13, 0"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "br i1 %tmp_14, label %RespBB, label %BurstBB106"

 <State 23> : 7.30ns
ST_23 : Operation 179 [1/1] (7.30ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %eventSlice_addr, i8 %tmp_7, i1 true)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 7.30ns
ST_24 : Operation 180 [5/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 7.30ns
ST_25 : Operation 181 [4/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 7.30ns
ST_26 : Operation 182 [3/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 7.30ns
ST_27 : Operation 183 [2/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 7.30ns
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @copyToPSLoop_copyToP)"
ST_28 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str1) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:20]
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str1) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:20]
ST_28 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]
ST_28 : Operation 188 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str1, i32 %tmp_4) nounwind" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:22]
ST_28 : Operation 189 [1/5] (7.30ns)   --->   "%eventSlice_addr_1_wr_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %eventSlice_addr)" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 190 [1/1] (0.00ns)   --->   "br label %BurstBB106"
ST_28 : Operation 191 [1/1] (0.00ns)   --->   "br label %1"

 <State 29> : 0.00ns
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "ret void" [../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:24]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [23]  (1.77 ns)

 <State 2>: 7.19ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [25]  (0 ns)
	'icmp' operation ('exitcond', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [38]  (1.55 ns)
	'select' operation ('j_mid2', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [39]  (1.25 ns)
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 3>: 4.52ns
The critical path consists of the following:
	'mul' operation ('mul', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [57]  (4.52 ns)

 <State 4>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 5>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 6>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 7>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 8>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 9>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 10>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 11>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 12>: 4.39ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)

 <State 13>: 6.07ns
The critical path consists of the following:
	'urem' operation ('newIndex', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:19) [61]  (4.39 ns)
	'add' operation ('tmp_18', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [63]  (1.68 ns)

 <State 14>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_11') [100]  (3.87 ns)

 <State 15>: 5.32ns
The critical path consists of the following:
	'load' operation ('glPLSlices_0_load', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) on array 'glPLSlices_0' [81]  (3.25 ns)
	'mux' operation ('tmp_7', ../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [97]  (2.06 ns)

 <State 16>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_11') [100]  (3.87 ns)

 <State 17>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_11') [100]  (3.87 ns)

 <State 18>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_11') [100]  (3.87 ns)

 <State 19>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_11') [100]  (3.87 ns)

 <State 20>: 3.87ns
The critical path consists of the following:
	'urem' operation ('tmp_11') [100]  (3.87 ns)

 <State 21>: 5.53ns
The critical path consists of the following:
	'urem' operation ('tmp_11') [100]  (3.87 ns)
	'icmp' operation ('tmp_12') [101]  (1.66 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [104]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus write on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [107]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [114]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [114]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [114]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [114]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	bus access on port 'eventSlice' (../../mz_libcaer_OF_HLS/ABMOF/abmof_hw_accel.cpp:21) [114]  (7.3 ns)

 <State 29>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
