
*** Running vivado
    with args -log d_ff_rst.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source d_ff_rst.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source d_ff_rst.tcl -notrace
Command: synth_design -top d_ff_rst -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4396
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1024.219 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-1940] entity d_ff_rst is not yet compiled [D:/Documents/xcesky00/digital-electronics-1/labs/05-ffs/flip-flop/flip-flop.srcs/sources_1/new/d_ff_rst.vhd:1]
ERROR: [Synth 8-1031] q is not declared [D:/Documents/xcesky00/digital-electronics-1/labs/05-ffs/flip-flop/flip-flop.srcs/sources_1/new/d_ff_rst.vhd:14]
ERROR: [Synth 8-1031] q_bar is not declared [D:/Documents/xcesky00/digital-electronics-1/labs/05-ffs/flip-flop/flip-flop.srcs/sources_1/new/d_ff_rst.vhd:15]
ERROR: [Synth 8-1031] q is not declared [D:/Documents/xcesky00/digital-electronics-1/labs/05-ffs/flip-flop/flip-flop.srcs/sources_1/new/d_ff_rst.vhd:18]
ERROR: [Synth 8-1031] q_bar is not declared [D:/Documents/xcesky00/digital-electronics-1/labs/05-ffs/flip-flop/flip-flop.srcs/sources_1/new/d_ff_rst.vhd:19]
ERROR: [Synth 8-1031] rst is not declared [D:/Documents/xcesky00/digital-electronics-1/labs/05-ffs/flip-flop/flip-flop.srcs/sources_1/new/d_ff_rst.vhd:12]
ERROR: [Synth 8-1031] rising_edge is not declared [D:/Documents/xcesky00/digital-electronics-1/labs/05-ffs/flip-flop/flip-flop.srcs/sources_1/new/d_ff_rst.vhd:11]
ERROR: [Synth 8-1031] clk is not declared [D:/Documents/xcesky00/digital-electronics-1/labs/05-ffs/flip-flop/flip-flop.srcs/sources_1/new/d_ff_rst.vhd:9]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.219 ; gain = 0.000
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 0 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Thu Mar 10 15:53:17 2022...
