vhdl xil_defaultlib  \
"../../../../project_3.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0_sim_netlist.vhdl" \

nosort
