This method implements the single port RAM using the language template method in which the Distributed memory of FPGA that uses the logic cells for storage will be used
