impl_lib: AAA_SAR_lay2
impl_cell: AAA_CapDac
root_dir: gen_outputs/bag_sar
lay_class: skywater130_bag3_sar_adc.layout.sar_cdac.CapDacColCore


params:
  remove_cap: False
  lower_layer_routing: True
  nbits: 9
  ny_list:    [1, 1, 1, 1, 1, 1, 2, 4, 4, 8] #still necessary for mim to figure out switch size
  ratio_list: [1, 1, 2, 4, 8, 8, 8, 8, 8, 8] 
  row_list: [1, 1, 1, 1, 2, 3,  5,  6, 8, 14]
  col_list: [1, 1, 2, 3, 3, 4, 4, 3, 4, 4]
  sw_type: ['n', 'n', 'p']
  diff_idx: 7
  width: &cap_width 
    4000   
  seg: 16 #changes switch size
  seg_cm: 16
  sp: 4 # how many tracks apart to space the switches
  w: 84 
  w_n: 84 
  w_p: 84 
  w_cm: 84 
  tr_widths: &tr_w
    sig: {2: 1, 3: 2}
    cap: {3: 3, 4: 3}
  tr_spaces: &tr_sp
    {}
  cap_config:
    top_layer: 4 
    bot_layer: 3
    pin_layer: 3
    top_w: 1
    bot_w: 1
    bot_y_w: 4
    sp: 1
    sp_le: 0 
    ismim: True
    unit_cap: True
    num_rows: 1
    num_cols: 1
    dum_col_l: 3
    mim_type: '34'
    unit_height: 400
    unit_width: 2000 # specify unit width
    has_rmetal: False
    #cap: 317e-18
  pinfo_cm:
    tiles:
      - name: sw_tile
    tile_specs:
      arr_info:
        lch: 30
        top_layer: 4
        tr_widths: *tr_w
        tr_spaces: *tr_sp
      place_info:
        sw_tile:
          priority: 1
          bot_mirror: True
          top_mirror: True
          row_specs:
            - mos_type: nch
              width: 84 
              threshold: standard
              bot_wires: ['sup', 'sig<0:1>']
              top_wires: ['sig<0:2>', 'sup']
              flip: True
      abut_list: []
  pinfo:
    tiles:
      - name: drv_tile
    tile_specs:
      arr_info:
        lch: 30
        top_layer: 4
        tr_widths: *tr_w
        tr_spaces: *tr_sp
      place_info:
        drv_tile:
          priority: 1
          bot_mirror: True
          top_mirror: True
          min_height: 1100
          row_specs:
            - mos_type: nch
              width: 84 
              threshold: standard
              bot_wires:
                data: ['sup<0>','sig<0:4>','sup<1>']
                shared: ['sup']
              top_wires:
                data: ['sig<0:4>', 'sup']
                shared: ['sup']
              flip: True
      abut_list: []
