name: LPUART1
description: Low-power universal asynchronous receiver transmitter
groupName: LPUART
baseAddress: 1174408192
registers:
- name: LPUART_CR1_ENABLED
  displayName: LPUART_CR1_ENABLED
  description: LPUART control register 1
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: UE
    description: LPUART enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPUART prescaler and outputs disabled, low-power mode
      value: 0
    - name: B_0x1
      description: LPUART enabled
      value: 1
  - name: UESM
    description: LPUART enable in low-power mode
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART not able to wake up the MCU from low-power mode.
      value: 0
    - name: B_0x1
      description: USART able to wake up the MCU from low-power mode.
      value: 1
  - name: RE
    description: Receiver enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receiver is disabled
      value: 0
    - name: B_0x1
      description: Receiver is enabled and begins searching for a start bit
      value: 1
  - name: TE
    description: Transmitter enable
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Transmitter is disabled
      value: 0
    - name: B_0x1
      description: Transmitter is enabled
      value: 1
  - name: IDLEIE
    description: IDLE interrupt enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated whenever IDLE=1 in the LPUART_ISR
        register
      value: 1
  - name: RXFNEIE
    description: RXFIFO not empty interrupt enable
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: A LPUART interrupt is generated whenever ORE=1 or RXFNE=1 in the
        LPUART_ISR register
      value: 1
  - name: TCIE
    description: Transmission complete interrupt enable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated whenever TC=1 in the LPUART_ISR
        register
      value: 1
  - name: TXFNFIE
    description: TXFIFO not full interrupt enable
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: A LPUART interrupt is generated whenever TXFNF =1 in the LPUART_ISR
        register
      value: 1
  - name: PEIE
    description: PE interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated whenever PE=1 in the LPUART_ISR
        register
      value: 1
  - name: PS
    description: Parity selection
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Even parity
      value: 0
    - name: B_0x1
      description: Odd parity
      value: 1
  - name: PCE
    description: Parity control enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Parity control disabled
      value: 0
    - name: B_0x1
      description: Parity control enabled
      value: 1
  - name: WAKE
    description: Receiver wake-up method
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Idle line
      value: 0
    - name: B_0x1
      description: Address mark
      value: 1
  - name: M0
    description: Word length
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: MME
    description: Mute mode enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receiver in Active mode permanently
      value: 0
    - name: B_0x1
      description: Receiver can switch between Mute mode and Active mode.
      value: 1
  - name: CMIE
    description: Character match interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: A LPUART interrupt is generated when the CMF bit is set in the
        LPUART_ISR register.
      value: 1
  - name: DEDT
    description: Driver Enable deassertion time
    bitOffset: 16
    bitWidth: 5
    access: read-write
  - name: DEAT
    description: Driver Enable assertion time
    bitOffset: 21
    bitWidth: 5
    access: read-write
  - name: M1
    description: Word length
    bitOffset: 28
    bitWidth: 1
    access: read-write
  - name: FIFOEN
    description: FIFO mode enable
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FIFO mode is disabled.
      value: 0
    - name: B_0x1
      description: FIFO mode is enabled.
      value: 1
  - name: TXFEIE
    description: TXFIFO empty interrupt enable
    bitOffset: 30
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated when TXFE=1 in the LPUART_ISR
        register
      value: 1
  - name: RXFFIE
    description: RXFIFO Full interrupt enable
    bitOffset: 31
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated when RXFF=1 in the LPUART_ISR
        register
      value: 1
- name: LPUART_CR1_DISABLED
  displayName: LPUART_CR1_DISABLED
  description: LPUART control register 1
  alternateRegister: LPUART_CR1_ENABLED
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: UE
    description: LPUART enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: LPUART prescaler and outputs disabled, low-power mode
      value: 0
    - name: B_0x1
      description: LPUART enabled
      value: 1
  - name: UESM
    description: LPUART enable in low-power mode
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: USART not able to wake up the MCU from low-power mode.
      value: 0
    - name: B_0x1
      description: USART able to wake up the MCU from low-power mode.
      value: 1
  - name: RE
    description: Receiver enable
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receiver is disabled
      value: 0
    - name: B_0x1
      description: Receiver is enabled and begins searching for a start bit
      value: 1
  - name: TE
    description: Transmitter enable
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Transmitter is disabled
      value: 0
    - name: B_0x1
      description: Transmitter is enabled
      value: 1
  - name: IDLEIE
    description: IDLE interrupt enable
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated whenever IDLE=1 in the LPUART_ISR
        register
      value: 1
  - name: RXNEIE
    description: Receive data register not empty
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: A LPUART interrupt is generated whenever ORE=1 or RXNE=1 in the
        LPUART_ISR register
      value: 1
  - name: TCIE
    description: Transmission complete interrupt enable
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated whenever TC=1 in the LPUART_ISR
        register
      value: 1
  - name: TXEIE
    description: Transmit data register empty
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: A LPUART interrupt is generated whenever TXE =1 in the LPUART_ISR
        register
      value: 1
  - name: PEIE
    description: PE interrupt enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated whenever PE=1 in the LPUART_ISR
        register
      value: 1
  - name: PS
    description: Parity selection
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Even parity
      value: 0
    - name: B_0x1
      description: Odd parity
      value: 1
  - name: PCE
    description: Parity control enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Parity control disabled
      value: 0
    - name: B_0x1
      description: Parity control enabled
      value: 1
  - name: WAKE
    description: Receiver wake-up method
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Idle line
      value: 0
    - name: B_0x1
      description: Address mark
      value: 1
  - name: M0
    description: Word length
    bitOffset: 12
    bitWidth: 1
    access: read-write
  - name: MME
    description: Mute mode enable
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receiver in Active mode permanently
      value: 0
    - name: B_0x1
      description: Receiver can switch between Mute mode and Active mode.
      value: 1
  - name: CMIE
    description: Character match interrupt enable
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: A LPUART interrupt is generated when the CMF bit is set in the
        LPUART_ISR register.
      value: 1
  - name: DEDT
    description: Driver Enable deassertion time
    bitOffset: 16
    bitWidth: 5
    access: read-write
  - name: DEAT
    description: Driver Enable assertion time
    bitOffset: 21
    bitWidth: 5
    access: read-write
  - name: M1
    description: Word length
    bitOffset: 28
    bitWidth: 1
    access: read-write
  - name: FIFOEN
    description: FIFO mode enable
    bitOffset: 29
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: FIFO mode is disabled.
      value: 0
    - name: B_0x1
      description: FIFO mode is enabled.
      value: 1
- name: LPUART_CR2
  displayName: LPUART_CR2
  description: LPUART control register 2
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: ADDM7
    description: 7-bit Address Detection/4-bit Address Detection
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 4-bit address detection
      value: 0
    - name: B_0x1
      description: 7-bit address detection (in 8-bit data mode)
      value: 1
  - name: STOP
    description: STOP bits
    bitOffset: 12
    bitWidth: 2
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: 1 stop bit
      value: 0
    - name: B_0x2
      description: 2 stop bits
      value: 2
  - name: SWAP
    description: Swap TX/RX pins
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TX/RX pins are used as defined in standard pinout
      value: 0
    - name: B_0x1
      description: The TX and RX pins functions are swapped. This enables to work
        in the case of a cross-wired connection to another UART.
      value: 1
  - name: RXINV
    description: RX pin active level inversion
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RX pin signal works using the standard logic levels (V less than
        sub>DD less than /sub> =1/idle, Gnd=0/mark)
      value: 0
    - name: B_0x1
      description: RX pin signal values are inverted. ((V less than sub>DD less than
        /sub> =0/mark, Gnd=1/idle).
      value: 1
  - name: TXINV
    description: TX pin active level inversion
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TX pin signal works using the standard logic levels (V less than
        sub>DD less than /sub> =1/idle, Gnd=0/mark)
      value: 0
    - name: B_0x1
      description: TX pin signal values are inverted. ((V less than sub>DD less than
        /sub> =0/mark, Gnd=1/idle).
      value: 1
  - name: DATAINV
    description: Binary data inversion
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Logical data from the data register are send/received in positive/direct
        logic. (1=H, 0=L)
      value: 0
    - name: B_0x1
      description: Logical data from the data register are send/received in negative/inverse
        logic. (1=L, 0=H). The parity bit is also inverted.
      value: 1
  - name: MSBFIRST
    description: Most significant bit first
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: data is transmitted/received with data bit 0 first, following the
        start bit.
      value: 0
    - name: B_0x1
      description: data is transmitted/received with the MSB (bit 7/8) first, following
        the start bit.
      value: 1
  - name: ADD
    description: Address of the LPUART node
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: LPUART_CR3
  displayName: LPUART_CR3
  description: LPUART control register 3
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EIE
    description: Error interrupt enable
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An interrupt is generated when FE=1 or ORE=1 or NE=1 in the LPUART_ISR
        register.
      value: 1
  - name: HDSEL
    description: Half-duplex selection
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Half-duplex mode is not selected
      value: 0
    - name: B_0x1
      description: Half-duplex mode is selected
      value: 1
  - name: DMAR
    description: DMA enable receiver
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DMA mode is enabled for reception
      value: 1
    - name: B_0x0
      description: DMA mode is disabled for reception
      value: 0
  - name: DMAT
    description: DMA enable transmitter
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x1
      description: DMA mode is enabled for transmission
      value: 1
    - name: B_0x0
      description: DMA mode is disabled for transmission
      value: 0
  - name: RTSE
    description: RTS enable
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: RTS hardware flow control disabled
      value: 0
    - name: B_0x1
      description: RTS output enabled, data is only requested when there is space
        in the receive buffer. The transmission of data is expected to cease after
        the current character has been transmitted. The RTS output is deasserted (pulled
        to 0) when data can be received.
      value: 1
  - name: CTSE
    description: CTS enable
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: CTS hardware flow control disabled
      value: 0
    - name: B_0x1
      description: CTS mode enabled, data is only transmitted when the CTS input is
        deasserted (tied to 0). If the CTS input is asserted while data is being transmitted,
        then the transmission is completed before stopping. If data is written into
        the data register while CTS is asserted, the transmission is postponed until
        CTS is deasserted.
      value: 1
  - name: CTSIE
    description: CTS interrupt enable
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An interrupt is generated whenever CTSIF=1 in the LPUART_ISR register
      value: 1
  - name: OVRDIS
    description: Overrun Disable
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Overrun Error Flag, ORE is set when received data is not read before
        receiving new data.
      value: 0
    - name: B_0x1
      description: Overrun functionality is disabled. If new data is received while
        the RXNE flag is still set
      value: 1
  - name: DDRE
    description: DMA Disable on Reception Error
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DMA is not disabled in case of reception error. The corresponding
        error flag is set but RXNE is kept 0 preventing from overrun. As a consequence,
        the DMA request is not asserted, so the erroneous data is not transferred
        (no DMA request), but next correct received data is transferred.
      value: 0
    - name: B_0x1
      description: DMA is disabled following a reception error. The corresponding
        error flag is set, as well as RXNE. The DMA request is masked until the error
        flag is cleared. This means that the software must first disable the DMA request
        (DMAR = 0) or clear RXNE before clearing the error flag.
      value: 1
  - name: DEM
    description: Driver enable mode
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DE function is disabled.
      value: 0
    - name: B_0x1
      description: DE function is enabled. The DE signal is output on the RTS pin.
      value: 1
  - name: DEP
    description: Driver enable polarity selection
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: DE signal is active high.
      value: 0
    - name: B_0x1
      description: DE signal is active low.
      value: 1
  - name: WUS0
    description: Wake-up from low-power mode interrupt flag selection
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: WUF active on address match (as defined by ADD[7:0] and ADDM7)
      value: 0
  - name: WUS1
    description: Wake-up from low-power mode interrupt flag selection
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: WUF active on address match (as defined by ADD[7:0] and ADDM7)
      value: 0
  - name: WUFIE
    description: Wake-up from low-power mode interrupt enable
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt inhibited
      value: 0
    - name: B_0x1
      description: USART interrupt generated whenever WUF=1 in the LPUART_ISR register
      value: 1
  - name: TXFTIE
    description: TXFIFO threshold interrupt enable
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: A LPUART interrupt is generated when TXFIFO reaches the threshold
        programmed in TXFTCFG.
      value: 1
  - name: RXFTCFG
    description: Receive FIFO threshold configuration
    bitOffset: 25
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Receive FIFO reaches 1/8 of its depth.
      value: 0
    - name: B_0x1
      description: Receive FIFO reaches 1/4 of its depth.
      value: 1
    - name: B_0x6
      description: Receive FIFO reaches 1/2 of its depth.
      value: 6
    - name: B_0x3
      description: Receive FIFO reaches 3/4 of its depth.
      value: 3
    - name: B_0x4
      description: Receive FIFO reaches 7/8 of its depth.
      value: 4
    - name: B_0x5
      description: Receive FIFO becomes full.
      value: 5
  - name: RXFTIE
    description: RXFIFO threshold interrupt enable
    bitOffset: 28
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Interrupt is inhibited
      value: 0
    - name: B_0x1
      description: An LPUART interrupt is generated when Receive FIFO reaches the
        threshold programmed in RXFTCFG.
      value: 1
  - name: TXFTCFG
    description: TXFIFO threshold configuration
    bitOffset: 29
    bitWidth: 3
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: TXFIFO reaches 1/8 of its depth.
      value: 0
    - name: B_0x1
      description: TXFIFO reaches 1/4 of its depth.
      value: 1
    - name: B_0x6
      description: TXFIFO reaches 1/2 of its depth.
      value: 6
    - name: B_0x3
      description: TXFIFO reaches 3/4 of its depth.
      value: 3
    - name: B_0x4
      description: TXFIFO reaches 7/8 of its depth.
      value: 4
    - name: B_0x5
      description: TXFIFO becomes empty.
      value: 5
- name: LPUART_BRR
  displayName: LPUART_BRR
  description: LPUART baud rate register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: BRR
    description: LPUART baud rate division (LPUARTDIV)
    bitOffset: 0
    bitWidth: 20
    access: read-write
- name: LPUART_RQR
  displayName: LPUART_RQR
  description: LPUART request register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SBKRQ
    description: Send break request
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: MMRQ
    description: Mute mode request
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: RXFRQ
    description: Receive data flush request
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: TXFRQ
    description: Transmit data flush request
    bitOffset: 4
    bitWidth: 1
    access: write-only
- name: LPUART_ISR_ENABLED
  displayName: LPUART_ISR_ENABLED
  description: LPUART interrupt and status register
  addressOffset: 28
  size: 32
  resetValue: 8388800
  resetMask: 4294967295
  fields:
  - name: PE
    description: Parity error
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No parity error
      value: 0
    - name: B_0x1
      description: Parity error
      value: 1
  - name: FE
    description: Framing error
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Framing error is detected
      value: 0
    - name: B_0x1
      description: Framing error or break character is detected
      value: 1
  - name: NE
    description: Start bit noise detection flag
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No noise is detected
      value: 0
    - name: B_0x1
      description: Noise is detected
      value: 1
  - name: ORE
    description: Overrun error
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x1
      description: Overrun error is detected
      value: 1
  - name: IDLE
    description: Idle line detected
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Idle line is detected
      value: 0
    - name: B_0x1
      description: Idle line is detected
      value: 1
  - name: RXFNE
    description: RXFIFO not empty
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Data is not received
      value: 0
    - name: B_0x1
      description: Received data is ready to be read.
      value: 1
  - name: TC
    description: Transmission complete
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TXFNF
    description: TXFIFO not full
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Data register is full/Transmit FIFO is full.
      value: 0
    - name: B_0x1
      description: Data register/Transmit FIFO is not full.
      value: 1
  - name: CTSIF
    description: CTS interrupt flag
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No change occurred on the CTS status line
      value: 0
    - name: B_0x1
      description: A change occurred on the CTS status line
      value: 1
  - name: CTS
    description: CTS flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: CTS line set
      value: 0
    - name: B_0x1
      description: CTS line reset
      value: 1
  - name: BUSY
    description: Busy flag
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: LPUART is idle (no reception)
      value: 0
    - name: B_0x1
      description: Reception on going
      value: 1
  - name: CMF
    description: Character match flag
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Character match detected
      value: 0
    - name: B_0x1
      description: Character match detected
      value: 1
  - name: SBKF
    description: Send break flag
    bitOffset: 18
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No break character transmitted
      value: 0
    - name: B_0x1
      description: Break character transmitted
      value: 1
  - name: RWU
    description: Receiver wake-up from Mute mode
    bitOffset: 19
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Receiver in Active mode
      value: 0
    - name: B_0x1
      description: Receiver in Mute mode
      value: 1
  - name: WUF
    description: Wake-up from low-power mode flag
    bitOffset: 20
    bitWidth: 1
    access: read-only
  - name: TEACK
    description: Transmit enable acknowledge flag
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: REACK
    description: Receive enable acknowledge flag
    bitOffset: 22
    bitWidth: 1
    access: read-only
  - name: TXFE
    description: TXFIFO Empty
    bitOffset: 23
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: TXFIFO is not empty.
      value: 0
    - name: B_0x1
      description: TXFIFO is empty.
      value: 1
  - name: RXFF
    description: RXFIFO Full
    bitOffset: 24
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: RXFIFO is not Full.
      value: 0
    - name: B_0x1
      description: RXFIFO is Full.
      value: 1
  - name: RXFT
    description: RXFIFO threshold flag
    bitOffset: 26
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Receive FIFO does not reach the programmed threshold.
      value: 0
    - name: B_0x1
      description: Receive FIFO reached the programmed threshold.
      value: 1
  - name: TXFT
    description: TXFIFO threshold flag
    bitOffset: 27
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: TXFIFO does not reach the programmed threshold.
      value: 0
    - name: B_0x1
      description: TXFIFO reached the programmed threshold.
      value: 1
- name: LPUART_ISR_DISABLED
  displayName: LPUART_ISR_DISABLED
  description: LPUART interrupt and status register
  alternateRegister: LPUART_ISR_ENABLED
  addressOffset: 28
  size: 32
  resetValue: 8388800
  resetMask: 4294967295
  fields:
  - name: PE
    description: Parity error
    bitOffset: 0
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No parity error
      value: 0
    - name: B_0x1
      description: Parity error
      value: 1
  - name: FE
    description: Framing error
    bitOffset: 1
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Framing error is detected
      value: 0
    - name: B_0x1
      description: Framing error or break character is detected
      value: 1
  - name: NE
    description: Start bit noise detection flag
    bitOffset: 2
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No noise is detected
      value: 0
    - name: B_0x1
      description: Noise is detected
      value: 1
  - name: ORE
    description: Overrun error
    bitOffset: 3
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x1
      description: Overrun error is detected
      value: 1
  - name: IDLE
    description: Idle line detected
    bitOffset: 4
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Idle line is detected
      value: 0
    - name: B_0x1
      description: Idle line is detected
      value: 1
  - name: RXNE
    description: Read data register not empty
    bitOffset: 5
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Data is not received
      value: 0
    - name: B_0x1
      description: Received data is ready to be read.
      value: 1
  - name: TC
    description: Transmission complete
    bitOffset: 6
    bitWidth: 1
    access: read-only
  - name: TXE
    description: Transmit data register empty
    bitOffset: 7
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Data register is full/Transmit FIFO is full.
      value: 0
    - name: B_0x1
      description: Data register/Transmit FIFO is not full.
      value: 1
  - name: CTSIF
    description: CTS interrupt flag
    bitOffset: 9
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No change occurred on the CTS status line
      value: 0
    - name: B_0x1
      description: A change occurred on the CTS status line
      value: 1
  - name: CTS
    description: CTS flag
    bitOffset: 10
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: CTS line set
      value: 0
    - name: B_0x1
      description: CTS line reset
      value: 1
  - name: BUSY
    description: Busy flag
    bitOffset: 16
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: LPUART is idle (no reception)
      value: 0
    - name: B_0x1
      description: Reception on going
      value: 1
  - name: CMF
    description: Character match flag
    bitOffset: 17
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No Character match detected
      value: 0
    - name: B_0x1
      description: Character match detected
      value: 1
  - name: SBKF
    description: Send break flag
    bitOffset: 18
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: No break character transmitted
      value: 0
    - name: B_0x1
      description: Break character transmitted
      value: 1
  - name: RWU
    description: Receiver wake-up from Mute mode
    bitOffset: 19
    bitWidth: 1
    access: read-only
    enumeratedValues:
    - name: B_0x0
      description: Receiver in Active mode
      value: 0
    - name: B_0x1
      description: Receiver in Mute mode
      value: 1
  - name: WUF
    description: Wake-up from low-power mode flag
    bitOffset: 20
    bitWidth: 1
    access: read-only
  - name: TEACK
    description: Transmit enable acknowledge flag
    bitOffset: 21
    bitWidth: 1
    access: read-only
  - name: REACK
    description: Receive enable acknowledge flag
    bitOffset: 22
    bitWidth: 1
    access: read-only
- name: LPUART_ICR
  displayName: LPUART_ICR
  description: LPUART interrupt flag clear register
  addressOffset: 32
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PECF
    description: Parity error clear flag
    bitOffset: 0
    bitWidth: 1
    access: write-only
  - name: FECF
    description: Framing error clear flag
    bitOffset: 1
    bitWidth: 1
    access: write-only
  - name: NECF
    description: Noise detected clear flag
    bitOffset: 2
    bitWidth: 1
    access: write-only
  - name: ORECF
    description: Overrun error clear flag
    bitOffset: 3
    bitWidth: 1
    access: write-only
  - name: IDLECF
    description: Idle line detected clear flag
    bitOffset: 4
    bitWidth: 1
    access: write-only
  - name: TCCF
    description: Transmission complete clear flag
    bitOffset: 6
    bitWidth: 1
    access: write-only
  - name: CTSCF
    description: CTS clear flag
    bitOffset: 9
    bitWidth: 1
    access: write-only
  - name: CMCF
    description: Character match clear flag
    bitOffset: 17
    bitWidth: 1
    access: write-only
  - name: WUCF
    description: Wake-up from low-power mode clear flag
    bitOffset: 20
    bitWidth: 1
    access: write-only
- name: LPUART_RDR
  displayName: LPUART_RDR
  description: LPUART receive data register
  addressOffset: 36
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RDR
    description: Receive data value
    bitOffset: 0
    bitWidth: 9
    access: read-only
- name: LPUART_TDR
  displayName: LPUART_TDR
  description: LPUART transmit data register
  addressOffset: 40
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: TDR
    description: Transmit data value
    bitOffset: 0
    bitWidth: 9
    access: read-write
- name: LPUART_PRESC
  displayName: LPUART_PRESC
  description: LPUART prescaler register
  addressOffset: 44
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRESCALER
    description: Clock prescaler
    bitOffset: 0
    bitWidth: 4
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: input clock not divided
      value: 0
    - name: B_0x1
      description: input clock divided by 2
      value: 1
    - name: B_0x2
      description: input clock divided by 4
      value: 2
    - name: B_0x3
      description: input clock divided by 6
      value: 3
    - name: B_0x4
      description: input clock divided by 8
      value: 4
    - name: B_0x5
      description: input clock divided by 10
      value: 5
    - name: B_0x6
      description: input clock divided by 12
      value: 6
    - name: B_0x7
      description: input clock divided by 16
      value: 7
    - name: B_0x8
      description: input clock divided by 32
      value: 8
    - name: B_0x9
      description: input clock divided by 64
      value: 9
    - name: B_0xA
      description: input clock divided by 128
      value: 10
    - name: B_0xB
      description: input clock divided by 256
      value: 11
interrupts:
- name: LPUART1
  description: LPUART1 global interrupt
  value: 169
addressBlocks:
- offset: 0
  size: 48
  usage: registers
