Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 22 17:18:51 2023
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Test_Xilinx_wrapper_timing_summary_routed.rpt -pb Test_Xilinx_wrapper_timing_summary_routed.pb -rpx Test_Xilinx_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Test_Xilinx_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.666        0.000                      0                 8051        0.026        0.000                      0                 8051        3.000        0.000                       0                  3835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_out1_Test_Xilinx_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_Test_Xilinx_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Test_Xilinx_clk_wiz_0_1        2.666        0.000                      0                 8030        0.026        0.000                      0                 8030        3.750        0.000                       0                  3831  
  clkfbout_Test_Xilinx_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_Test_Xilinx_clk_wiz_0_1  clk_out1_Test_Xilinx_clk_wiz_0_1        6.516        0.000                      0                   21        0.677        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                                                              clk_out1_Test_Xilinx_clk_wiz_0_1  
(none)                            clk_out1_Test_Xilinx_clk_wiz_0_1  clk_out1_Test_Xilinx_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clk_out1_Test_Xilinx_clk_wiz_0_1                                    
(none)                            clkfbout_Test_Xilinx_clk_wiz_0_1                                    
(none)                                                              clk_out1_Test_Xilinx_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.666ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/output_cnt.reg_next_start/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 1.204ns (16.517%)  route 6.085ns (83.483%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 7.858 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.085     5.058    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/ce_w2c
    SLICE_X28Y39         LUT2 (Prop_lut2_I1_O)        0.124     5.182 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/output_cnt.next_start_int_top_i_1__3/O
                         net (fo=1, routed)           0.000     5.182    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/output_cnt.next_start_int_equ/lopt_3
    SLICE_X28Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.583 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/output_cnt.next_start_int_equ/use_carry_chain.muxcy_gen_loop[1].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.583    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/muxcy_out
    SLICE_X28Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.806 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/output_cnt.fast_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.806    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/next_start_int
    SLICE_X28Y40         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/output_cnt.reg_next_start/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.445     7.858    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/aclk
    SLICE_X28Y40         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/output_cnt.reg_next_start/C
                         clock pessimism              0.626     8.484    
                         clock uncertainty           -0.074     8.410    
    SLICE_X28Y40         FDRE (Setup_fdre_C_D)        0.062     8.472    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_addr_gen.bf2_addr_gen/output_cnt.reg_next_start
  -------------------------------------------------------------------
                         required time                          8.472    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                  2.666    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.456ns (6.984%)  route 6.073ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.073     5.046    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/ce_w2c
    SLICE_X2Y46          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519     7.932    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X2Y46          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.626     8.558    
                         clock uncertainty           -0.074     8.484    
    SLICE_X2Y46          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.967    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.456ns (6.984%)  route 6.073ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.073     5.046    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/ce_w2c
    SLICE_X2Y46          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519     7.932    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X2Y46          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.626     8.558    
                         clock uncertainty           -0.074     8.484    
    SLICE_X2Y46          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.967    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.456ns (6.984%)  route 6.073ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.073     5.046    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/ce_w2c
    SLICE_X2Y46          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519     7.932    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X2Y46          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.626     8.558    
                         clock uncertainty           -0.074     8.484    
    SLICE_X2Y46          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.967    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.921ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 0.456ns (6.984%)  route 6.073ns (93.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.068ns = ( 7.932 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.073     5.046    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/ce_w2c
    SLICE_X2Y46          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.519     7.932    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/aclk
    SLICE_X2Y46          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1/CLK
                         clock pessimism              0.626     8.558    
                         clock uncertainty           -0.074     8.484    
    SLICE_X2Y46          SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517     7.967    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e1
  -------------------------------------------------------------------
                         required time                          7.967    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                  2.921    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.456ns (6.860%)  route 6.191ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 7.851 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.191     5.164    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ce_w2c
    SLICE_X9Y57          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.439     7.851    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/aclk
    SLICE_X9Y57          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[8]/C
                         clock pessimism              0.546     8.398    
                         clock uncertainty           -0.074     8.323    
    SLICE_X9Y57          FDRE (Setup_fdre_C_CE)      -0.205     8.118    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[8]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.647ns  (logic 0.456ns (6.860%)  route 6.191ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns = ( 7.851 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.191     5.164    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ce_w2c
    SLICE_X9Y57          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.439     7.851    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/aclk
    SLICE_X9Y57          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[9]/C
                         clock pessimism              0.546     8.398    
                         clock uncertainty           -0.074     8.323    
    SLICE_X9Y57          FDRE (Setup_fdre_C_CE)      -0.205     8.118    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/registered_preadders.nrplusni_reg[9]
  -------------------------------------------------------------------
                         required time                          8.118    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[2].ai_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 0.456ns (6.893%)  route 6.159ns (93.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 7.850 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.159     5.131    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/CE
    SLICE_X13Y59         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[2].ai_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.438     7.850    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y59         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[2].ai_reg_reg[2]/C
                         clock pessimism              0.546     8.397    
                         clock uncertainty           -0.074     8.322    
    SLICE_X13Y59         FDRE (Setup_fdre_C_CE)      -0.205     8.117    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[0].b_is_odd.ai_reg_loop[2].ai_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 0.456ns (6.893%)  route 6.159ns (93.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 7.850 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.159     5.131    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/CE
    SLICE_X13Y59         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.438     7.850    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y59         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]/C
                         clock pessimism              0.546     8.397    
                         clock uncertainty           -0.074     8.322    
    SLICE_X13Y59         FDRE (Setup_fdre_C_CE)      -0.205     8.117    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][1]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.615ns  (logic 0.456ns (6.893%)  route 6.159ns (93.106%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.150ns = ( 7.850 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.484ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.557    -1.484    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X9Y19          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.456    -1.028 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3157, routed)        6.159     5.131    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/CE
    SLICE_X13Y59         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.438     7.850    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y59         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]/C
                         clock pessimism              0.546     8.397    
                         clock uncertainty           -0.074     8.322    
    SLICE_X13Y59         FDRE (Setup_fdre_C_CE)      -0.205     8.117    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_x_brplusbi_mult2/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[0][2]
  -------------------------------------------------------------------
                         required time                          8.117    
                         arrival time                          -5.131    
  -------------------------------------------------------------------
                         slack                                  2.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[1].ff_ai/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wi_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.183%)  route 0.175ns (57.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.567    -0.682    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/aclk
    SLICE_X13Y49         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[1].ff_ai/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.554 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.a_larger_equal.gen_full_slices[0].gen_fdre[1].ff_ai/Q
                         net (fo=2, routed)           0.175    -0.379    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/ai_inv[1]
    SLICE_X14Y52         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wi_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.922    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/aclk
    SLICE_X14Y52         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wi_reg_reg[1]/C
                         clock pessimism              0.508    -0.414    
    SLICE_X14Y52         FDRE (Hold_fdre_C_D)         0.010    -0.404    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/need_balancers.wi_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.348ns (81.157%)  route 0.081ns (18.843%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.567    -0.682    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y49         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/Q
                         net (fo=1, routed)           0.080    -0.461    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.416 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_2/O
                         net (fo=1, routed)           0.000    -0.416    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.307 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.307    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.254 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.254    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/plusOp90[4]
    SLICE_X12Y50         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.922    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X12Y50         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][6]/C
                         clock pessimism              0.508    -0.414    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134    -0.280    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.588%)  route 0.222ns (63.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.657ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.592    -0.657    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X5Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.529 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.222    -0.307    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[5]
    SLICE_X6Y48          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.865    -0.892    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X6Y48          SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.508    -0.384    
    SLICE_X6Y48          SRL16E (Hold_srl16e_CLK_D)
                                                      0.048    -0.336    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.215ns (52.959%)  route 0.191ns (47.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X6Y49          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/Q
                         net (fo=2, routed)           0.191    -0.300    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/Q[5]
    SLICE_X5Y50          LUT3 (Prop_lut3_I0_O)        0.051    -0.249 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.gen_full_lut6_2s[2].mlut1/O
                         net (fo=1, routed)           0.000    -0.249    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.qi[5]
    SLICE_X5Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.863    -0.894    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/aclk
    SLICE_X5Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[5]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.107    -0.279    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.358%)  route 0.214ns (56.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y51          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][2]/Q
                         net (fo=1, routed)           0.214    -0.277    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[4].b_is_even.pp_out_reg_reg[4][2]
    SLICE_X1Y48          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.867    -0.890    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X1Y48          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][2]/C
                         clock pessimism              0.508    -0.382    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.071    -0.311    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.247ns (62.406%)  route 0.149ns (37.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X6Y49          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.507 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/Q
                         net (fo=2, routed)           0.149    -0.359    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/Q[6]
    SLICE_X5Y50          LUT3 (Prop_lut3_I0_O)        0.099    -0.260 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.gen_full_lut6_2s[3].mlut0/O
                         net (fo=1, routed)           0.000    -0.260    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.qi[6]
    SLICE_X5Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.863    -0.894    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/aclk
    SLICE_X5Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[6]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.092    -0.294    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_B/use_lut6_2.latency1.Q_reg[6]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.661ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.588    -0.661    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X5Y16          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDRE (Prop_fdre_C_Q)         0.141    -0.520 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.115    -0.405    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[9]
    SLICE_X2Y16          SRLC32E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.859    -0.898    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X2Y16          SRLC32E                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32/CLK
                         clock pessimism              0.274    -0.624    
    SLICE_X2Y16          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.441    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.361ns (81.712%)  route 0.081ns (18.288%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.922ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.567    -0.682    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X13Y49         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]/Q
                         net (fo=1, routed)           0.080    -0.461    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.pp_gen_pipeline.pp_gen_loop[3].b_is_even.pp_out_reg_reg[3][3]
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.416 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_2/O
                         net (fo=1, routed)           0.000    -0.416    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out[1][5]_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.307 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.307    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][5]_i_1_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.241 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][9]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.241    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/plusOp90[6]
    SLICE_X12Y50         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.922    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X12Y50         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][8]/C
                         clock pessimism              0.508    -0.414    
    SLICE_X12Y50         FDRE (Hold_fdre_C_D)         0.134    -0.280    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arminusai_x_bi_mult3/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.288ns (69.280%)  route 0.128ns (30.720%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.596    -0.653    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X2Y49          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][11]/Q
                         net (fo=3, routed)           0.128    -0.362    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_1_add.stage_1_pipeline.s1_add_out_reg[1][11]
    SLICE_X0Y50          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.238 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][17]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.238    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/plusOp92[13]
    SLICE_X0Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.864    -0.892    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/CLK
    SLICE_X0Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][17]/C
                         clock pessimism              0.508    -0.384    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105    -0.279    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_luts.i_mult18_lut/arplusai_x_br_mult1/gLUT.gLUT_speed.iLUT/NxM_mult.stage_2_add.stage_2_pipeline.s2_add_out_reg[0][17]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.206ns (49.290%)  route 0.212ns (50.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.594    -0.655    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/aclk
    SLICE_X6Y49          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1/Q
                         net (fo=2, routed)           0.212    -0.279    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/Q[5]
    SLICE_X5Y50          LUT3 (Prop_lut3_I1_O)        0.042    -0.237 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.gen_full_lut6_2s[2].mlut1/O
                         net (fo=1, routed)           0.000    -0.237    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.qi[5]
    SLICE_X5Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.863    -0.894    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X5Y50          FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
                         clock pessimism              0.508    -0.386    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.107    -0.279    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Test_Xilinx_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y11      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y11      Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X10Y12     Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X13Y12     Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y22      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y22      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y24      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[10].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y22      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X2Y22      Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/dist_ram.lutram.mem/gen_width[11].gen_lutram[0].use_ram128x1d.RAM128X1D_inst/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1
  To Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Test_Xilinx_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.677ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.419ns (14.607%)  route 2.449ns (85.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.449     1.383    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X1Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.514     7.927    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X1Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg/C
                         clock pessimism              0.626     8.553    
                         clock uncertainty           -0.074     8.479    
    SLICE_X1Y13          FDCE (Recov_fdce_C_CLR)     -0.580     7.899    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_TX_rd_en_reg
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.419ns (14.607%)  route 2.449ns (85.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.449     1.383    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X1Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.514     7.927    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X1Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]/C
                         clock pessimism              0.626     8.553    
                         clock uncertainty           -0.074     8.479    
    SLICE_X1Y13          FDCE (Recov_fdce_C_CLR)     -0.580     7.899    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[1]
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.516ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.419ns (14.607%)  route 2.449ns (85.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.449     1.383    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X1Y13          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.514     7.927    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X1Y13          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg/C
                         clock pessimism              0.626     8.553    
                         clock uncertainty           -0.074     8.479    
    SLICE_X1Y13          FDCE (Recov_fdce_C_CLR)     -0.580     7.899    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_stb_reg
  -------------------------------------------------------------------
                         required time                          7.899    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  6.516    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.419ns (14.607%)  route 2.449ns (85.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 7.927 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.449     1.383    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X1Y13          FDPE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.514     7.927    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X1Y13          FDPE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]/C
                         clock pessimism              0.626     8.553    
                         clock uncertainty           -0.074     8.479    
    SLICE_X1Y13          FDPE (Recov_fdpe_C_PRE)     -0.534     7.945    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FSM_sequential_state_TX_reg[0]
  -------------------------------------------------------------------
                         required time                          7.945    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.419ns (16.488%)  route 2.122ns (83.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.122     1.056    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y15          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513     7.926    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y15          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.626     8.552    
                         clock uncertainty           -0.074     8.478    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.580     7.898    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.419ns (16.488%)  route 2.122ns (83.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.122     1.056    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y15          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513     7.926    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y15          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]/C
                         clock pessimism              0.626     8.552    
                         clock uncertainty           -0.074     8.478    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.580     7.898    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[1]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.419ns (16.488%)  route 2.122ns (83.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.122     1.056    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y15          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513     7.926    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y15          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]/C
                         clock pessimism              0.626     8.552    
                         clock uncertainty           -0.074     8.478    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.580     7.898    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[2]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.419ns (16.488%)  route 2.122ns (83.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.122     1.056    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y15          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513     7.926    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y15          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]/C
                         clock pessimism              0.626     8.552    
                         clock uncertainty           -0.074     8.478    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.580     7.898    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[3]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.419ns (16.488%)  route 2.122ns (83.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.122     1.056    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y15          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513     7.926    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y15          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]/C
                         clock pessimism              0.626     8.552    
                         clock uncertainty           -0.074     8.478    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.580     7.898    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[4]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.419ns (16.488%)  route 2.122ns (83.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 7.926 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.486ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.555    -1.486    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.419    -1.067 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          2.122     1.056    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y15          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    U4                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796    10.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.740 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.322    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.413 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.513     7.926    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y15          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]/C
                         clock pessimism              0.626     8.552    
                         clock uncertainty           -0.074     8.478    
    SLICE_X3Y15          FDCE (Recov_fdce_C_CLR)     -0.580     7.898    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[5]
  -------------------------------------------------------------------
                         required time                          7.898    
                         arrival time                          -1.056    
  -------------------------------------------------------------------
                         slack                                  6.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.128ns (21.305%)  route 0.473ns (78.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.473    -0.093    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X14Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X14Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg/C
                         clock pessimism              0.274    -0.649    
    SLICE_X14Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_wr_en_reg
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.645     0.080    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]/C
                         clock pessimism              0.274    -0.649    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[0]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.645     0.080    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]/C
                         clock pessimism              0.274    -0.649    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[1]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.645     0.080    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]/C
                         clock pessimism              0.274    -0.649    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[2]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.645     0.080    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]/C
                         clock pessimism              0.274    -0.649    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[3]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.645     0.080    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]/C
                         clock pessimism              0.274    -0.649    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[4]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.645     0.080    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]/C
                         clock pessimism              0.274    -0.649    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[5]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.645     0.080    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]/C
                         clock pessimism              0.274    -0.649    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[6]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             0.849ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.128ns (16.557%)  route 0.645ns (83.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.923ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          0.645     0.080    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X10Y11         FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.834    -0.923    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X10Y11         FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]/C
                         clock pessimism              0.274    -0.649    
    SLICE_X10Y11         FDCE (Remov_fdce_C_CLR)     -0.120    -0.769    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/FIFO_DATA_RX_din_reg[7]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                           0.080    
  -------------------------------------------------------------------
                         slack                                  0.849    

Slack (MET) :             1.235ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.128ns (11.032%)  route 1.032ns (88.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.693ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.556    -0.693    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X28Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.565 f  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=85, routed)          1.032     0.467    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/rst
    SLICE_X3Y15          FDCE                                         f  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.860    -0.897    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/clk_uart
    SLICE_X3Y15          FDCE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]/C
                         clock pessimism              0.274    -0.623    
    SLICE_X3Y15          FDCE (Remov_fdce_C_CLR)     -0.145    -0.768    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in_reg[0]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  1.235    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 1.441ns (43.177%)  route 1.897ns (56.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.897     3.338    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X30Y13         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.440    -2.147    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X30Y13         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.210ns (19.164%)  route 0.884ns (80.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.930ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=2, routed)           0.884     1.093    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X30Y13         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.827    -0.930    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X30Y13         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.912ns  (logic 0.456ns (23.852%)  route 1.456ns (76.148%))
  Logic Levels:           0  
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns
    Source Clock Delay      (SCD):    -1.405ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.636    -1.405    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y10          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.456    -0.949 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.456     0.507    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X9Y13          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.445    -2.142    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X9Y13          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.189ns  (logic 0.518ns (43.584%)  route 0.671ns (56.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.145ns
    Source Clock Delay      (SCD):    -1.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.560    -1.481    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y17         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.963 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.671    -0.292    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X14Y17         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.442    -2.145    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X14Y17         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.204ns (61.395%)  route 0.128ns (38.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.926ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.831    -0.926    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y13         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.204    -0.722 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.128    -0.594    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X12Y13         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.562    -0.687    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X12Y13         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.175ns (54.118%)  route 0.148ns (45.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.830    -0.927    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X13Y15         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.175    -0.752 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.148    -0.604    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X13Y15         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.562    -0.687    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X13Y15         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.677ns  (logic 0.418ns (61.718%)  route 0.259ns (38.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    -2.142ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.445    -2.142    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y13         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDRE (Prop_fdre_C_Q)         0.418    -1.724 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.259    -1.465    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X12Y13         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.564    -1.477    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X12Y13         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.696ns  (logic 0.367ns (52.702%)  route 0.329ns (47.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    -2.143ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.444    -2.143    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X13Y15         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.367    -1.776 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          0.329    -1.447    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X13Y15         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.562    -1.479    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X13Y15         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.982ns  (logic 0.418ns (42.587%)  route 0.564ns (57.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    -2.145ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.442    -2.145    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X14Y17         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.418    -1.727 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.564    -1.163    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X14Y17         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.560    -1.481    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X14Y17         FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.618ns  (logic 0.367ns (22.685%)  route 1.251ns (77.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.593ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.477ns
    Source Clock Delay      (SCD):    -2.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.517    -2.070    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X1Y10          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.367    -1.703 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=40, routed)          1.251    -0.452    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X9Y13          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.564    -1.477    Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X9Y13          FDRE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 3.974ns (49.505%)  route 4.053ns (50.495%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.162    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.798 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.137    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.041 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.633    -1.408    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y14          FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.456    -0.952 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=1, routed)           4.053     3.102    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518     6.619 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.619    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_uart_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.617ns  (logic 1.360ns (51.959%)  route 1.257ns (48.041%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.158     0.158 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.599    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.761 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.275    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.249 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.591    -0.658    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X0Y14          FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.141    -0.517 r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_data_reg/Q
                         net (fo=1, routed)           1.257     0.740    usb_uart_txd_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     1.959 r  usb_uart_txd_OBUF_inst/O
                         net (fo=0)                   0.000     1.959    usb_uart_txd
    A18                                                               r  usb_uart_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    U4                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     5.347 f  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.685 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.214    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.243 f  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     4.060    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.130    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.173ns  (logic 1.456ns (28.152%)  route 3.716ns (71.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.716     5.173    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X15Y21         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.438    -2.149    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X15Y21         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C

Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.791ns  (logic 0.124ns (4.443%)  route 2.667ns (95.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.667     2.667    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.124     2.791 r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.791    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X30Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.796     0.796 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.958    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.260 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.678    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.587 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        1.435    -2.152    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.045ns (3.687%)  route 1.176ns (96.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.176     1.176    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/dcm_locked
    SLICE_X30Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.221 r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.221    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X30Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.823    -0.934    Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X30Y18         FDRE                                         r  Test_Xilinx_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_uart_rxd
                            (input port)
  Destination:            Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Test_Xilinx_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.778ns  (logic 0.224ns (12.616%)  route 1.553ns (87.384%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.933ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  usb_uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    usb_uart_rxd
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  usb_uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.553     1.778    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/UART_RX
    SLICE_X15Y21         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    U4                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    U4                   IBUF (Prop_ibuf_I_O)         0.347     0.347 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.315 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.786    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.757 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=3829, routed)        0.824    -0.933    Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/clk_uart
    SLICE_X15Y21         FDSE                                         r  Test_Xilinx_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_sr_reg[0]/C





