==39146== Cachegrind, a cache and branch-prediction profiler
==39146== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39146== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39146== Command: ./sift .
==39146== 
--39146-- warning: L3 cache found, using its data for the LL simulation.
--39146-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39146-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==39146== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39146== (see section Limitations in user manual)
==39146== NOTE: further instances of this message will not be shown
==39146== 
==39146== I   refs:      3,167,698,658
==39146== I1  misses:            2,087
==39146== LLi misses:            1,991
==39146== I1  miss rate:          0.00%
==39146== LLi miss rate:          0.00%
==39146== 
==39146== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39146== D1  misses:       85,024,088  ( 75,672,672 rd   +   9,351,416 wr)
==39146== LLd misses:        3,652,297  (  1,889,395 rd   +   1,762,902 wr)
==39146== D1  miss rate:           8.7% (       11.2%     +         3.1%  )
==39146== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39146== 
==39146== LL refs:          85,026,175  ( 75,674,759 rd   +   9,351,416 wr)
==39146== LL misses:         3,654,288  (  1,891,386 rd   +   1,762,902 wr)
==39146== LL miss rate:            0.1% (        0.0%     +         0.6%  )
