
5. Printing statistics.

=== matmul_4x4_systolic ===

   Number of wires:                 94
   Number of wire bits:           1503
   Number of public wires:          83
   Number of public wire bits:    1337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                           96
     $eq                             8
     $gt                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          161
     $not                            1
     $or                             1
     $sdff                           9
     $sub                           32

=== output_logic ===

   Number of wires:                 90
   Number of wire bits:           2337
   Number of public wires:          40
   Number of public wire bits:     925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $add                          112
     $dffe                          10
     $eq                            64
     $ge                            32
     $mux                         1209
     $ne                             5
     $not                            1
     $or                             1
     $reduce_and                     5
     $reduce_bool                   11
     $sdffe                        290
     $sub                           80

=== processing_element ===

   Number of wires:                 20
   Number of wire bits:            114
   Number of public wires:          14
   Number of public wire bits:     108
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            2
     $logic_and                      1
     $logic_or                       2
     $not                            3
     $or                             1
     $sdffe                         32

=== qadd ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                           32

=== seq_mac ===

   Number of wires:                 23
   Number of wire bits:            400
   Number of public wires:          18
   Number of public wire bits:     334
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            1
     $mux                           80
     $reduce_or                     16
     $sdff                          80

=== systolic_data_setup ===

   Number of wires:                124
   Number of wire bits:           1052
   Number of public wires:          52
   Number of public wire bits:     688
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     $add                          112
     $and                          256
     $dffe                          20
     $eq                            64
     $ge                            96
     $logic_and                     10
     $logic_not                      8
     $logic_or                      10
     $lt                            16
     $mux                          138
     $not                           11
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                         208
     $sdffe                          2
     $sub                           32

=== systolic_pe_matrix ===

   Number of wires:                 89
   Number of wire bits:           1092
   Number of public wires:          79
   Number of public wire bits:    1052
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $or                            45

=== design hierarchy ===

   matmul_4x4_systolic               1
     output_logic                    0
     systolic_data_setup             0
     systolic_pe_matrix              0
       processing_element            0
         seq_mac                     0
           qadd                      0

   Number of wires:                 94
   Number of wire bits:           1503
   Number of public wires:          83
   Number of public wire bits:    1337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                           96
     $eq                             8
     $gt                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          161
     $not                            1
     $or                             1
     $sdff                           9
     $sub                           32

