/* SPDX-License-Identifier: GPL-2.0 */

// IOB Level Register Address Offset
#define IOB_REV_REG_OFFSET_ADDR      0x0000
#define IOB_SCRTCHPD_REG_OFFSET_ADDR 0x0004
#define IOB_UPTIME_REG_OFFSET_ADDR   0x0014
#define IOB_PIM_STAT_REG_OFFSET_ADDR 0x0040

// Base Address of each PIM
#define PIM_REG_SIZE    0x8000
#define PIM_BASE_ADDR   0x40000
#define PIM_1_BASE_ADDR 0x40000
#define PIM_2_BASE_ADDR 0x48000
#define PIM_3_BASE_ADDR 0x50000
#define PIM_4_BASE_ADDR 0x58000
#define PIM_5_BASE_ADDR 0x60000
#define PIM_6_BASE_ADDR 0x68000
#define PIM_7_BASE_ADDR 0x70000
#define PIM_8_BASE_ADDR 0x78000

// PIM Level Register Address Offset
#define PIM_REV_REG_OFFSET_ADDR            0x0000
#define PIM_SCRTCHPD_REG_OFFSET_ADDR       0x0004
#define PIM_SYSLED_REG_OFFSET_ADDR         0x000c
#define PIM_UPTIME_REG_OFFSET_ADDR         0x0014
#define PIM_OBO_RST_REG_OFFSET_ADDR        0x0070
#define PIM_OBO_LPMODE_REG_OFFSET_ADDR     0x0078
#define LED_COLOR_PROFILE_0_1_OFFSET_ADDR  0x0300
#define LED_COLOR_PROFILE_2_3_OFFSET_ADDR  0x0304
#define LED_COLOR_PROFILE_4_5_OFFSET_ADDR  0x0308
#define LED_COLOR_PROFILE_6_7_OFFSET_ADDR  0x030c
#define PORT_LED_CTRL_BASE_ADDR            0x0310
#define PORT_0_LED_CTRL_REG_OFFSET_ADDR    0x0310
#define PORT_1_LED_CTRL_REG_OFFSET_ADDR    0x0314
#define PORT_2_LED_CTRL_REG_OFFSET_ADDR    0x0318
#define PORT_3_LED_CTRL_REG_OFFSET_ADDR    0x031c
#define PORT_4_LED_CTRL_REG_OFFSET_ADDR    0x0320
#define PORT_5_LED_CTRL_REG_OFFSET_ADDR    0x0324
#define PORT_6_LED_CTRL_REG_OFFSET_ADDR    0x0328
#define PORT_7_LED_CTRL_REG_OFFSET_ADDR    0x032c
#define PORT_8_LED_CTRL_REG_OFFSET_ADDR    0x0330
#define PORT_9_LED_CTRL_REG_OFFSET_ADDR    0x0334
#define PORT_10_LED_CTRL_REG_OFFSET_ADDR   0x0338
#define PORT_11_LED_CTRL_REG_OFFSET_ADDR   0x033c
#define PORT_12_LED_CTRL_REG_OFFSET_ADDR   0x0340
#define PORT_13_LED_CTRL_REG_OFFSET_ADDR   0x0344
#define PORT_14_LED_CTRL_REG_OFFSET_ADDR   0x0348
#define PORT_15_LED_CTRL_REG_OFFSET_ADDR   0x034c

// SPI Master Control and Status Register Address Offset
#define SPI_CFG_SIZE                    0x80
#define SPI_MASTER_CSR_BASE_ADDR        0x1400
#define SPI_TIMING_PROFILE_OFFSET_ADDR  0x0000
#define SPI_RST_OFFSET_ADDR             0x0004
#define SPI_DSC_L_OFFSET_ADDR           0x0008
#define SPI_DSC_H_OFFSET_ADDR           0x000c
#define SPI_DATA_SIZE                   0x0400
#define SPI_W_DATA_REG_OFFSET_ADDR      0x4000
#define SPI_R_DATA_REG_OFFSET_ADDR      0x4200

#ifdef ENABLE_DEBUG_MSG
#define PRINTK(level, fmt, args...) printk(level fmt, ##args)
#else
#define PRINTK(level, fmt, args...)
#endif

// MARVELL SW_FPGA REG
#define MRVL_FPGA_VER_REG       0x0000
#define MRVL_FPGA_IMG_DATE      0x0004
#define MRVL_PCIE_SCRTCH_REG    0x0008
#define MRVL_BOARD_TYPE_REG     0x000c
#define MRVL_BOARD_VER_REG      0x0010
#define MRVL_FPGA_TYPE_REG      0x0014

#define MRVL_OBO_LOPWR_CTRL_REG         0x0080
#define MRVL_OBO_TXDIS_RST_L_CTRL_REG   0x0084
#define MRVL_OBO_INT_L_DC7A_STAT_REG    0x0088

#define MRVL_SPI_CLK_DVD_REG     0x1000
#define MRVL_SPI_CTRL_REG        0x1004
#define MRVL_SPI_STAT_REG        0x1008
#define MRVL_SPI_XFER_INFO_REG   0x100c  /* */
#define MRVL_SPI_FLOW_CTRL_REG   0x1010  /* */
#define MRVL_SPI_W_DATA_REG      0x1100  /* 0x1100 - 0x117f */
#define MRVL_SPI_R_DATA_REG      0x1180  /* 0x1180 - 0x11ff */
#define MRVL_SPI_CFG_REG_SIZE    0x200
