=============================================================================
Filelist generated by IPexpress/Clarity    03/23/2019    09:15:13        
Filename  : csi2_4to1_1_filelist.log                                   
IP Package: 4:1 CSI-2 to CSI-2 1.1                              
Copyright(c) 2015 Lattice Semiconductor Corporation. All rights reserved.    
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1 
-----------------------------------------------------------------------------
  csi2_4to1_1.lpc                      : IP ispLEVER LPC File
  csi2_4to1_1.v                        : IP Verilog Top Module
  csi2_4to1_1_csi2_2_csi2_ip.v         : IP Verilog Submodule
  csi2_4to1_1_dphy_2_cmos_ip.v         : IP Verilog Submodule
  csi2_4to1_1_cmos_2_dphy_ip.v         : IP Verilog Submodule
  csi2_4to1_1_muxer.v                  : IP Verilog Submodule
  csi2_4to1_1_capture_ctrl_bb.v        : IP Verilog Black-box for Sythesis
  csi2_4to1_1_dphy_rx_wrap_bb.v        : IP Verilog Black-box for Sythesis
  csi2_4to1_1_rx_global_ctrl_bb.v      : IP Verilog Black-box for Sythesis
  csi2_4to1_1_arbiter_fsm_bb.v         : IP Verilog Black-box for Sythesis
  csi2_4to1_1_line_buffer_bb.v         : IP Verilog Black-box for Sythesis
  csi2_4to1_1_hdr_buffer_bb.v          : IP Verilog Black-box for Sythesis
  csi2_4to1_1_tx_byte_data_gen_bb.v    : IP Verilog Black-box for Sythesis
  csi2_4to1_1_dci_wrapper_bb.v         : IP Verilog Black-box for Sythesis
  csi2_4to1_1_tx_global_operation_bb.v : IP Verilog Black-box for Sythesis
  csi2_4to1_1_synchronizer.v           : IP Verilog Submodule
  csi2_4to1_1_tinit_count_bb.v         : IP Verilog Black-box for Sythesis
  csi2_4to1_1_capture_ctrl.v           : IP Verilog Submodule for Simulation
  csi2_4to1_1_dphy_rx_wrap.v           : IP Verilog Submodule for Simulation
  csi2_4to1_1_rx_global_ctrl.v         : IP Verilog Submodule for Simulation
  csi2_4to1_1_arbiter_fsm.v            : IP Verilog Submodule for Simulation
  csi2_4to1_1_line_buffer.v            : IP Verilog Submodule for Simulation
  csi2_4to1_1_hdr_buffer.v             : IP Verilog Submodule for Simulation
  csi2_4to1_1_tx_byte_data_gen.v       : IP Verilog Submodule for Simulation
  csi2_4to1_1_dci_wrapper.v            : IP Verilog Submodule for Simulation
  csi2_4to1_1_tx_global_operation.v    : IP Verilog Submodule for Simulation
  csi2_4to1_1_pkt_header_csi2_2bg.v    : IP Verilog Submodule for Simulation
  csi2_4to1_1_params.v                 : IP Verilog Defines File
  csi2_4to1_1_gen.log                  : IP Status Log
  csi2_4to1_1_generate.log             : IP Generate Log
ngo files:
  csi2_4to1_1_arbiter_fsm.ngo
  csi2_4to1_1_capture_ctrl.ngo
  csi2_4to1_1_dci_wrapper.ngo
  csi2_4to1_1_dphy_rx_wrap.ngo
  csi2_4to1_1_hdr_buffer.ngo
  csi2_4to1_1_line_buffer.ngo
  csi2_4to1_1_pkt_header_csi2_2bg.ngo
  csi2_4to1_1_rx_global_ctrl.ngo
  csi2_4to1_1_tinit_count.ngo
  csi2_4to1_1_tx_byte_data_gen.ngo
  csi2_4to1_1_tx_global_operation.ngo
  pmi_fifo_dcELan1204702048204820481616p125d6080.ngo
  pmi_fifo_dcELan12047020482048204888p12398010.ngo
  pmi_fifo_dcLLan125204442525p11a9bb97.ngo

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files common to all 4:1 CSI-2 to CSI-2 configurations
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/testbench/top 
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/testbench/tests 
 
Models common to all 4:1 CSI-2 to CSI-2 configurations
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/models/lifmd 
 
Evaluation source files specific to csi2_4to1_1 configuration
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/csi2_4to1_1/src/rtl/top/lifmd 
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/csi2_4to1_1/src/rtl/templates/lifmd 
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/csi2_4to1_1/src/params 
 
Simulation files specific to csi2_4to1_1 configuration
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/csi2_4to1_1/sim/modelsim 
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/csi2_4to1_1/sim/aldec 
 
Implementation files specific to csi2_4to1_1 configuration
    ../C:/Projects/VR/Git/Basestation_1/FaceCam/FPGA/IPs/csi2_4to1/csi2_4to1_1/csi2_2_csi2_qm_eval/csi2_4to1_1/impl 

