#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027a99f6edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000027a99faac50_0 .net "PC", 31 0, v0000027a99fa5440_0;  1 drivers
v0000027a99fab830_0 .var "clk", 0 0;
v0000027a99faa9d0_0 .net "clkout", 0 0, L_0000027a9a06ea20;  1 drivers
v0000027a99fabb50_0 .net "cycles_consumed", 31 0, v0000027a99fac0f0_0;  1 drivers
v0000027a99faab10_0 .var "rst", 0 0;
S_0000027a99f15d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000027a99f6edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000027a99f83190 .param/l "RType" 0 4 2, C4<000000>;
P_0000027a99f831c8 .param/l "add" 0 4 5, C4<100000>;
P_0000027a99f83200 .param/l "addi" 0 4 8, C4<001000>;
P_0000027a99f83238 .param/l "addu" 0 4 5, C4<100001>;
P_0000027a99f83270 .param/l "and_" 0 4 5, C4<100100>;
P_0000027a99f832a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000027a99f832e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027a99f83318 .param/l "bne" 0 4 10, C4<000101>;
P_0000027a99f83350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027a99f83388 .param/l "j" 0 4 12, C4<000010>;
P_0000027a99f833c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027a99f833f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027a99f83430 .param/l "lw" 0 4 8, C4<100011>;
P_0000027a99f83468 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027a99f834a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000027a99f834d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027a99f83510 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027a99f83548 .param/l "sll" 0 4 6, C4<000000>;
P_0000027a99f83580 .param/l "slt" 0 4 5, C4<101010>;
P_0000027a99f835b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000027a99f835f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027a99f83628 .param/l "sub" 0 4 5, C4<100010>;
P_0000027a99f83660 .param/l "subu" 0 4 5, C4<100011>;
P_0000027a99f83698 .param/l "sw" 0 4 8, C4<101011>;
P_0000027a99f836d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027a99f83708 .param/l "xori" 0 4 8, C4<001110>;
L_0000027a9a06e780 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06e630 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06e860 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06f430 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06ee80 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06e7f0 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06f2e0 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06ec50 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06ea20 .functor OR 1, v0000027a99fab830_0, v0000027a99f76740_0, C4<0>, C4<0>;
L_0000027a9a06f4a0 .functor OR 1, L_0000027a99fad0c0, L_0000027a99fac940, C4<0>, C4<0>;
L_0000027a9a06ee10 .functor AND 1, L_0000027a99fad700, L_0000027a99fac620, C4<1>, C4<1>;
L_0000027a9a06ea90 .functor NOT 1, v0000027a99faab10_0, C4<0>, C4<0>, C4<0>;
L_0000027a9a06efd0 .functor OR 1, L_0000027a99fadca0, L_0000027a99fade80, C4<0>, C4<0>;
L_0000027a9a06ed30 .functor OR 1, L_0000027a9a06efd0, L_0000027a99fadfc0, C4<0>, C4<0>;
L_0000027a9a06f190 .functor OR 1, L_0000027a99fad660, L_0000027a9a0c8ce0, C4<0>, C4<0>;
L_0000027a9a06f270 .functor AND 1, L_0000027a99fad3e0, L_0000027a9a06f190, C4<1>, C4<1>;
L_0000027a9a06f3c0 .functor OR 1, L_0000027a9a0c8a60, L_0000027a9a0c8b00, C4<0>, C4<0>;
L_0000027a9a06e8d0 .functor AND 1, L_0000027a9a0c8920, L_0000027a9a06f3c0, C4<1>, C4<1>;
L_0000027a9a06e6a0 .functor NOT 1, L_0000027a9a06ea20, C4<0>, C4<0>, C4<0>;
v0000027a99fa4e00_0 .net "ALUOp", 3 0, v0000027a99f76560_0;  1 drivers
v0000027a99fa5b20_0 .net "ALUResult", 31 0, v0000027a99fa6160_0;  1 drivers
v0000027a99fa5c60_0 .net "ALUSrc", 0 0, v0000027a99f76600_0;  1 drivers
v0000027a99fa79f0_0 .net "ALUin2", 31 0, L_0000027a9a0c8f60;  1 drivers
v0000027a99fa7b30_0 .net "MemReadEn", 0 0, v0000027a99f75f20_0;  1 drivers
v0000027a99fa7630_0 .net "MemWriteEn", 0 0, v0000027a99f77500_0;  1 drivers
v0000027a99fa76d0_0 .net "MemtoReg", 0 0, v0000027a99f76ce0_0;  1 drivers
v0000027a99fa6730_0 .net "PC", 31 0, v0000027a99fa5440_0;  alias, 1 drivers
v0000027a99fa7c70_0 .net "PCPlus1", 31 0, L_0000027a99fad020;  1 drivers
v0000027a99fa8030_0 .net "PCsrc", 0 0, v0000027a99fa4ea0_0;  1 drivers
v0000027a99fa7770_0 .net "RegDst", 0 0, v0000027a99f775a0_0;  1 drivers
v0000027a99fa7d10_0 .net "RegWriteEn", 0 0, v0000027a99f766a0_0;  1 drivers
v0000027a99fa7810_0 .net "WriteRegister", 4 0, L_0000027a99fad160;  1 drivers
v0000027a99fa6cd0_0 .net *"_ivl_0", 0 0, L_0000027a9a06e780;  1 drivers
L_0000027a9a06f640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6690_0 .net/2u *"_ivl_10", 4 0, L_0000027a9a06f640;  1 drivers
L_0000027a9a06fa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6550_0 .net *"_ivl_101", 15 0, L_0000027a9a06fa30;  1 drivers
v0000027a99fa78b0_0 .net *"_ivl_102", 31 0, L_0000027a99fac4e0;  1 drivers
L_0000027a9a06fa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6c30_0 .net *"_ivl_105", 25 0, L_0000027a9a06fa78;  1 drivers
L_0000027a9a06fac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6af0_0 .net/2u *"_ivl_106", 31 0, L_0000027a9a06fac0;  1 drivers
v0000027a99fa73b0_0 .net *"_ivl_108", 0 0, L_0000027a99fad700;  1 drivers
L_0000027a9a06fb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa7590_0 .net/2u *"_ivl_110", 5 0, L_0000027a9a06fb08;  1 drivers
v0000027a99fa7bd0_0 .net *"_ivl_112", 0 0, L_0000027a99fac620;  1 drivers
v0000027a99fa6b90_0 .net *"_ivl_115", 0 0, L_0000027a9a06ee10;  1 drivers
v0000027a99fa80d0_0 .net *"_ivl_116", 47 0, L_0000027a99facbc0;  1 drivers
L_0000027a9a06fb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6d70_0 .net *"_ivl_119", 15 0, L_0000027a9a06fb50;  1 drivers
L_0000027a9a06f688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027a99fa7db0_0 .net/2u *"_ivl_12", 5 0, L_0000027a9a06f688;  1 drivers
v0000027a99fa8170_0 .net *"_ivl_120", 47 0, L_0000027a99fad5c0;  1 drivers
L_0000027a9a06fb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa7450_0 .net *"_ivl_123", 15 0, L_0000027a9a06fb98;  1 drivers
v0000027a99fa6e10_0 .net *"_ivl_125", 0 0, L_0000027a99facda0;  1 drivers
v0000027a99fa74f0_0 .net *"_ivl_126", 31 0, L_0000027a99fae1a0;  1 drivers
v0000027a99fa7950_0 .net *"_ivl_128", 47 0, L_0000027a99fac300;  1 drivers
v0000027a99fa67d0_0 .net *"_ivl_130", 47 0, L_0000027a99fac3a0;  1 drivers
v0000027a99fa6eb0_0 .net *"_ivl_132", 47 0, L_0000027a99fad520;  1 drivers
v0000027a99fa6f50_0 .net *"_ivl_134", 47 0, L_0000027a99fac9e0;  1 drivers
v0000027a99fa7e50_0 .net *"_ivl_14", 0 0, L_0000027a99faabb0;  1 drivers
v0000027a99fa62d0_0 .net *"_ivl_140", 0 0, L_0000027a9a06ea90;  1 drivers
L_0000027a9a06fc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6ff0_0 .net/2u *"_ivl_142", 31 0, L_0000027a9a06fc28;  1 drivers
L_0000027a9a06fd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6a50_0 .net/2u *"_ivl_146", 5 0, L_0000027a9a06fd00;  1 drivers
v0000027a99fa7ef0_0 .net *"_ivl_148", 0 0, L_0000027a99fadca0;  1 drivers
L_0000027a9a06fd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6370_0 .net/2u *"_ivl_150", 5 0, L_0000027a9a06fd48;  1 drivers
v0000027a99fa7a90_0 .net *"_ivl_152", 0 0, L_0000027a99fade80;  1 drivers
v0000027a99fa7090_0 .net *"_ivl_155", 0 0, L_0000027a9a06efd0;  1 drivers
L_0000027a9a06fd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000027a99fa7f90_0 .net/2u *"_ivl_156", 5 0, L_0000027a9a06fd90;  1 drivers
v0000027a99fa6410_0 .net *"_ivl_158", 0 0, L_0000027a99fadfc0;  1 drivers
L_0000027a9a06f6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000027a99fa6870_0 .net/2u *"_ivl_16", 4 0, L_0000027a9a06f6d0;  1 drivers
v0000027a99fa64b0_0 .net *"_ivl_161", 0 0, L_0000027a9a06ed30;  1 drivers
L_0000027a9a06fdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa7130_0 .net/2u *"_ivl_162", 15 0, L_0000027a9a06fdd8;  1 drivers
v0000027a99fa65f0_0 .net *"_ivl_164", 31 0, L_0000027a99fadf20;  1 drivers
v0000027a99fa71d0_0 .net *"_ivl_167", 0 0, L_0000027a99fae060;  1 drivers
v0000027a99fa7270_0 .net *"_ivl_168", 15 0, L_0000027a99fad200;  1 drivers
v0000027a99fa6910_0 .net *"_ivl_170", 31 0, L_0000027a99fad2a0;  1 drivers
v0000027a99fa69b0_0 .net *"_ivl_174", 31 0, L_0000027a99fad340;  1 drivers
L_0000027a9a06fe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa7310_0 .net *"_ivl_177", 25 0, L_0000027a9a06fe20;  1 drivers
L_0000027a9a06fe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa9b40_0 .net/2u *"_ivl_178", 31 0, L_0000027a9a06fe68;  1 drivers
v0000027a99fa8920_0 .net *"_ivl_180", 0 0, L_0000027a99fad3e0;  1 drivers
L_0000027a9a06feb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa82e0_0 .net/2u *"_ivl_182", 5 0, L_0000027a9a06feb0;  1 drivers
v0000027a99fa9aa0_0 .net *"_ivl_184", 0 0, L_0000027a99fad660;  1 drivers
L_0000027a9a06fef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027a99fa9be0_0 .net/2u *"_ivl_186", 5 0, L_0000027a9a06fef8;  1 drivers
v0000027a99fa96e0_0 .net *"_ivl_188", 0 0, L_0000027a9a0c8ce0;  1 drivers
v0000027a99fa9780_0 .net *"_ivl_19", 4 0, L_0000027a99fabe70;  1 drivers
v0000027a99fa8880_0 .net *"_ivl_191", 0 0, L_0000027a9a06f190;  1 drivers
v0000027a99fa9d20_0 .net *"_ivl_193", 0 0, L_0000027a9a06f270;  1 drivers
L_0000027a9a06ff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027a99fa9320_0 .net/2u *"_ivl_194", 5 0, L_0000027a9a06ff40;  1 drivers
v0000027a99fa9dc0_0 .net *"_ivl_196", 0 0, L_0000027a9a0c9320;  1 drivers
L_0000027a9a06ff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027a99fa8a60_0 .net/2u *"_ivl_198", 31 0, L_0000027a9a06ff88;  1 drivers
L_0000027a9a06f5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa9820_0 .net/2u *"_ivl_2", 5 0, L_0000027a9a06f5f8;  1 drivers
v0000027a99fa8d80_0 .net *"_ivl_20", 4 0, L_0000027a99fab330;  1 drivers
v0000027a99fa8740_0 .net *"_ivl_200", 31 0, L_0000027a9a0c7e80;  1 drivers
v0000027a99fa8600_0 .net *"_ivl_204", 31 0, L_0000027a9a0c9280;  1 drivers
L_0000027a9a06ffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa98c0_0 .net *"_ivl_207", 25 0, L_0000027a9a06ffd0;  1 drivers
L_0000027a9a070018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa93c0_0 .net/2u *"_ivl_208", 31 0, L_0000027a9a070018;  1 drivers
v0000027a99fa9140_0 .net *"_ivl_210", 0 0, L_0000027a9a0c8920;  1 drivers
L_0000027a9a070060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa8380_0 .net/2u *"_ivl_212", 5 0, L_0000027a9a070060;  1 drivers
v0000027a99fa95a0_0 .net *"_ivl_214", 0 0, L_0000027a9a0c8a60;  1 drivers
L_0000027a9a0700a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027a99fa9640_0 .net/2u *"_ivl_216", 5 0, L_0000027a9a0700a8;  1 drivers
v0000027a99fa8b00_0 .net *"_ivl_218", 0 0, L_0000027a9a0c8b00;  1 drivers
v0000027a99faa0e0_0 .net *"_ivl_221", 0 0, L_0000027a9a06f3c0;  1 drivers
v0000027a99fa8420_0 .net *"_ivl_223", 0 0, L_0000027a9a06e8d0;  1 drivers
L_0000027a9a0700f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027a99fa8ce0_0 .net/2u *"_ivl_224", 5 0, L_0000027a9a0700f0;  1 drivers
v0000027a99fa9e60_0 .net *"_ivl_226", 0 0, L_0000027a9a0c9460;  1 drivers
v0000027a99fa9c80_0 .net *"_ivl_228", 31 0, L_0000027a9a0c81a0;  1 drivers
v0000027a99fa8ec0_0 .net *"_ivl_24", 0 0, L_0000027a9a06e860;  1 drivers
L_0000027a9a06f718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa8e20_0 .net/2u *"_ivl_26", 4 0, L_0000027a9a06f718;  1 drivers
v0000027a99fa9960_0 .net *"_ivl_29", 4 0, L_0000027a99faad90;  1 drivers
v0000027a99fa9f00_0 .net *"_ivl_32", 0 0, L_0000027a9a06f430;  1 drivers
L_0000027a9a06f760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa89c0_0 .net/2u *"_ivl_34", 4 0, L_0000027a9a06f760;  1 drivers
v0000027a99fa90a0_0 .net *"_ivl_37", 4 0, L_0000027a99fab3d0;  1 drivers
v0000027a99fa91e0_0 .net *"_ivl_40", 0 0, L_0000027a9a06ee80;  1 drivers
L_0000027a9a06f7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa9fa0_0 .net/2u *"_ivl_42", 15 0, L_0000027a9a06f7a8;  1 drivers
v0000027a99fa87e0_0 .net *"_ivl_45", 15 0, L_0000027a99fadd40;  1 drivers
v0000027a99faa040_0 .net *"_ivl_48", 0 0, L_0000027a9a06e7f0;  1 drivers
v0000027a99faa180_0 .net *"_ivl_5", 5 0, L_0000027a99fabc90;  1 drivers
L_0000027a9a06f7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa8ba0_0 .net/2u *"_ivl_50", 36 0, L_0000027a9a06f7f0;  1 drivers
L_0000027a9a06f838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa84c0_0 .net/2u *"_ivl_52", 31 0, L_0000027a9a06f838;  1 drivers
v0000027a99fa9460_0 .net *"_ivl_55", 4 0, L_0000027a99facc60;  1 drivers
v0000027a99fa9500_0 .net *"_ivl_56", 36 0, L_0000027a99facb20;  1 drivers
v0000027a99fa8c40_0 .net *"_ivl_58", 36 0, L_0000027a99fad480;  1 drivers
v0000027a99fa8560_0 .net *"_ivl_62", 0 0, L_0000027a9a06f2e0;  1 drivers
L_0000027a9a06f880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa8f60_0 .net/2u *"_ivl_64", 5 0, L_0000027a9a06f880;  1 drivers
v0000027a99fa86a0_0 .net *"_ivl_67", 5 0, L_0000027a99fadc00;  1 drivers
v0000027a99fa9a00_0 .net *"_ivl_70", 0 0, L_0000027a9a06ec50;  1 drivers
L_0000027a9a06f8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa9000_0 .net/2u *"_ivl_72", 57 0, L_0000027a9a06f8c8;  1 drivers
L_0000027a9a06f910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa9280_0 .net/2u *"_ivl_74", 31 0, L_0000027a9a06f910;  1 drivers
v0000027a99fabfb0_0 .net *"_ivl_77", 25 0, L_0000027a99facd00;  1 drivers
v0000027a99faa7f0_0 .net *"_ivl_78", 57 0, L_0000027a99facee0;  1 drivers
v0000027a99fabd30_0 .net *"_ivl_8", 0 0, L_0000027a9a06e630;  1 drivers
v0000027a99fab6f0_0 .net *"_ivl_80", 57 0, L_0000027a99fac580;  1 drivers
L_0000027a9a06f958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027a99fabf10_0 .net/2u *"_ivl_84", 31 0, L_0000027a9a06f958;  1 drivers
L_0000027a9a06f9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000027a99fabdd0_0 .net/2u *"_ivl_88", 5 0, L_0000027a9a06f9a0;  1 drivers
v0000027a99faaed0_0 .net *"_ivl_90", 0 0, L_0000027a99fad0c0;  1 drivers
L_0000027a9a06f9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000027a99fab8d0_0 .net/2u *"_ivl_92", 5 0, L_0000027a9a06f9e8;  1 drivers
v0000027a99faa390_0 .net *"_ivl_94", 0 0, L_0000027a99fac940;  1 drivers
v0000027a99fab0b0_0 .net *"_ivl_97", 0 0, L_0000027a9a06f4a0;  1 drivers
v0000027a99fab5b0_0 .net *"_ivl_98", 47 0, L_0000027a99fad980;  1 drivers
v0000027a99fab150_0 .net "adderResult", 31 0, L_0000027a99fac6c0;  1 drivers
v0000027a99faa930_0 .net "address", 31 0, L_0000027a99fad8e0;  1 drivers
v0000027a99fac050_0 .net "clk", 0 0, L_0000027a9a06ea20;  alias, 1 drivers
v0000027a99fac0f0_0 .var "cycles_consumed", 31 0;
v0000027a99fabbf0_0 .net "extImm", 31 0, L_0000027a99fada20;  1 drivers
v0000027a99fac190_0 .net "funct", 5 0, L_0000027a99facf80;  1 drivers
v0000027a99fab970_0 .net "hlt", 0 0, v0000027a99f76740_0;  1 drivers
v0000027a99faaa70_0 .net "imm", 15 0, L_0000027a99fad840;  1 drivers
v0000027a99fab470_0 .net "immediate", 31 0, L_0000027a9a0c8ec0;  1 drivers
v0000027a99faa570_0 .net "input_clk", 0 0, v0000027a99fab830_0;  1 drivers
v0000027a99faba10_0 .net "instruction", 31 0, L_0000027a99fadde0;  1 drivers
v0000027a99faa890_0 .net "memoryReadData", 31 0, v0000027a99fa4a40_0;  1 drivers
v0000027a99fabab0_0 .net "nextPC", 31 0, L_0000027a99fac760;  1 drivers
v0000027a99fab790_0 .net "opcode", 5 0, L_0000027a99fab290;  1 drivers
v0000027a99faa430_0 .net "rd", 4 0, L_0000027a99fab510;  1 drivers
v0000027a99fab010_0 .net "readData1", 31 0, L_0000027a9a06f350;  1 drivers
v0000027a99faa4d0_0 .net "readData1_w", 31 0, L_0000027a9a0c82e0;  1 drivers
v0000027a99faa610_0 .net "readData2", 31 0, L_0000027a9a06f120;  1 drivers
v0000027a99faaf70_0 .net "rs", 4 0, L_0000027a99faae30;  1 drivers
v0000027a99fab650_0 .net "rst", 0 0, v0000027a99faab10_0;  1 drivers
v0000027a99faa6b0_0 .net "rt", 4 0, L_0000027a99fadac0;  1 drivers
v0000027a99faacf0_0 .net "shamt", 31 0, L_0000027a99fae100;  1 drivers
v0000027a99faa750_0 .net "wire_instruction", 31 0, L_0000027a9a06eda0;  1 drivers
v0000027a99fab1f0_0 .net "writeData", 31 0, L_0000027a9a0c7840;  1 drivers
v0000027a99faa2f0_0 .net "zero", 0 0, L_0000027a9a0c84c0;  1 drivers
L_0000027a99fabc90 .part L_0000027a99fadde0, 26, 6;
L_0000027a99fab290 .functor MUXZ 6, L_0000027a99fabc90, L_0000027a9a06f5f8, L_0000027a9a06e780, C4<>;
L_0000027a99faabb0 .cmp/eq 6, L_0000027a99fab290, L_0000027a9a06f688;
L_0000027a99fabe70 .part L_0000027a99fadde0, 11, 5;
L_0000027a99fab330 .functor MUXZ 5, L_0000027a99fabe70, L_0000027a9a06f6d0, L_0000027a99faabb0, C4<>;
L_0000027a99fab510 .functor MUXZ 5, L_0000027a99fab330, L_0000027a9a06f640, L_0000027a9a06e630, C4<>;
L_0000027a99faad90 .part L_0000027a99fadde0, 21, 5;
L_0000027a99faae30 .functor MUXZ 5, L_0000027a99faad90, L_0000027a9a06f718, L_0000027a9a06e860, C4<>;
L_0000027a99fab3d0 .part L_0000027a99fadde0, 16, 5;
L_0000027a99fadac0 .functor MUXZ 5, L_0000027a99fab3d0, L_0000027a9a06f760, L_0000027a9a06f430, C4<>;
L_0000027a99fadd40 .part L_0000027a99fadde0, 0, 16;
L_0000027a99fad840 .functor MUXZ 16, L_0000027a99fadd40, L_0000027a9a06f7a8, L_0000027a9a06ee80, C4<>;
L_0000027a99facc60 .part L_0000027a99fadde0, 6, 5;
L_0000027a99facb20 .concat [ 5 32 0 0], L_0000027a99facc60, L_0000027a9a06f838;
L_0000027a99fad480 .functor MUXZ 37, L_0000027a99facb20, L_0000027a9a06f7f0, L_0000027a9a06e7f0, C4<>;
L_0000027a99fae100 .part L_0000027a99fad480, 0, 32;
L_0000027a99fadc00 .part L_0000027a99fadde0, 0, 6;
L_0000027a99facf80 .functor MUXZ 6, L_0000027a99fadc00, L_0000027a9a06f880, L_0000027a9a06f2e0, C4<>;
L_0000027a99facd00 .part L_0000027a99fadde0, 0, 26;
L_0000027a99facee0 .concat [ 26 32 0 0], L_0000027a99facd00, L_0000027a9a06f910;
L_0000027a99fac580 .functor MUXZ 58, L_0000027a99facee0, L_0000027a9a06f8c8, L_0000027a9a06ec50, C4<>;
L_0000027a99fad8e0 .part L_0000027a99fac580, 0, 32;
L_0000027a99fad020 .arith/sum 32, v0000027a99fa5440_0, L_0000027a9a06f958;
L_0000027a99fad0c0 .cmp/eq 6, L_0000027a99fab290, L_0000027a9a06f9a0;
L_0000027a99fac940 .cmp/eq 6, L_0000027a99fab290, L_0000027a9a06f9e8;
L_0000027a99fad980 .concat [ 32 16 0 0], L_0000027a99fad8e0, L_0000027a9a06fa30;
L_0000027a99fac4e0 .concat [ 6 26 0 0], L_0000027a99fab290, L_0000027a9a06fa78;
L_0000027a99fad700 .cmp/eq 32, L_0000027a99fac4e0, L_0000027a9a06fac0;
L_0000027a99fac620 .cmp/eq 6, L_0000027a99facf80, L_0000027a9a06fb08;
L_0000027a99facbc0 .concat [ 32 16 0 0], L_0000027a9a06f350, L_0000027a9a06fb50;
L_0000027a99fad5c0 .concat [ 32 16 0 0], v0000027a99fa5440_0, L_0000027a9a06fb98;
L_0000027a99facda0 .part L_0000027a99fad840, 15, 1;
LS_0000027a99fae1a0_0_0 .concat [ 1 1 1 1], L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0;
LS_0000027a99fae1a0_0_4 .concat [ 1 1 1 1], L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0;
LS_0000027a99fae1a0_0_8 .concat [ 1 1 1 1], L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0;
LS_0000027a99fae1a0_0_12 .concat [ 1 1 1 1], L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0;
LS_0000027a99fae1a0_0_16 .concat [ 1 1 1 1], L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0;
LS_0000027a99fae1a0_0_20 .concat [ 1 1 1 1], L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0;
LS_0000027a99fae1a0_0_24 .concat [ 1 1 1 1], L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0;
LS_0000027a99fae1a0_0_28 .concat [ 1 1 1 1], L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0, L_0000027a99facda0;
LS_0000027a99fae1a0_1_0 .concat [ 4 4 4 4], LS_0000027a99fae1a0_0_0, LS_0000027a99fae1a0_0_4, LS_0000027a99fae1a0_0_8, LS_0000027a99fae1a0_0_12;
LS_0000027a99fae1a0_1_4 .concat [ 4 4 4 4], LS_0000027a99fae1a0_0_16, LS_0000027a99fae1a0_0_20, LS_0000027a99fae1a0_0_24, LS_0000027a99fae1a0_0_28;
L_0000027a99fae1a0 .concat [ 16 16 0 0], LS_0000027a99fae1a0_1_0, LS_0000027a99fae1a0_1_4;
L_0000027a99fac300 .concat [ 16 32 0 0], L_0000027a99fad840, L_0000027a99fae1a0;
L_0000027a99fac3a0 .arith/sum 48, L_0000027a99fad5c0, L_0000027a99fac300;
L_0000027a99fad520 .functor MUXZ 48, L_0000027a99fac3a0, L_0000027a99facbc0, L_0000027a9a06ee10, C4<>;
L_0000027a99fac9e0 .functor MUXZ 48, L_0000027a99fad520, L_0000027a99fad980, L_0000027a9a06f4a0, C4<>;
L_0000027a99fac6c0 .part L_0000027a99fac9e0, 0, 32;
L_0000027a99fac760 .functor MUXZ 32, L_0000027a99fad020, L_0000027a99fac6c0, v0000027a99fa4ea0_0, C4<>;
L_0000027a99fadde0 .functor MUXZ 32, L_0000027a9a06eda0, L_0000027a9a06fc28, L_0000027a9a06ea90, C4<>;
L_0000027a99fadca0 .cmp/eq 6, L_0000027a99fab290, L_0000027a9a06fd00;
L_0000027a99fade80 .cmp/eq 6, L_0000027a99fab290, L_0000027a9a06fd48;
L_0000027a99fadfc0 .cmp/eq 6, L_0000027a99fab290, L_0000027a9a06fd90;
L_0000027a99fadf20 .concat [ 16 16 0 0], L_0000027a99fad840, L_0000027a9a06fdd8;
L_0000027a99fae060 .part L_0000027a99fad840, 15, 1;
LS_0000027a99fad200_0_0 .concat [ 1 1 1 1], L_0000027a99fae060, L_0000027a99fae060, L_0000027a99fae060, L_0000027a99fae060;
LS_0000027a99fad200_0_4 .concat [ 1 1 1 1], L_0000027a99fae060, L_0000027a99fae060, L_0000027a99fae060, L_0000027a99fae060;
LS_0000027a99fad200_0_8 .concat [ 1 1 1 1], L_0000027a99fae060, L_0000027a99fae060, L_0000027a99fae060, L_0000027a99fae060;
LS_0000027a99fad200_0_12 .concat [ 1 1 1 1], L_0000027a99fae060, L_0000027a99fae060, L_0000027a99fae060, L_0000027a99fae060;
L_0000027a99fad200 .concat [ 4 4 4 4], LS_0000027a99fad200_0_0, LS_0000027a99fad200_0_4, LS_0000027a99fad200_0_8, LS_0000027a99fad200_0_12;
L_0000027a99fad2a0 .concat [ 16 16 0 0], L_0000027a99fad840, L_0000027a99fad200;
L_0000027a99fada20 .functor MUXZ 32, L_0000027a99fad2a0, L_0000027a99fadf20, L_0000027a9a06ed30, C4<>;
L_0000027a99fad340 .concat [ 6 26 0 0], L_0000027a99fab290, L_0000027a9a06fe20;
L_0000027a99fad3e0 .cmp/eq 32, L_0000027a99fad340, L_0000027a9a06fe68;
L_0000027a99fad660 .cmp/eq 6, L_0000027a99facf80, L_0000027a9a06feb0;
L_0000027a9a0c8ce0 .cmp/eq 6, L_0000027a99facf80, L_0000027a9a06fef8;
L_0000027a9a0c9320 .cmp/eq 6, L_0000027a99fab290, L_0000027a9a06ff40;
L_0000027a9a0c7e80 .functor MUXZ 32, L_0000027a99fada20, L_0000027a9a06ff88, L_0000027a9a0c9320, C4<>;
L_0000027a9a0c8ec0 .functor MUXZ 32, L_0000027a9a0c7e80, L_0000027a99fae100, L_0000027a9a06f270, C4<>;
L_0000027a9a0c9280 .concat [ 6 26 0 0], L_0000027a99fab290, L_0000027a9a06ffd0;
L_0000027a9a0c8920 .cmp/eq 32, L_0000027a9a0c9280, L_0000027a9a070018;
L_0000027a9a0c8a60 .cmp/eq 6, L_0000027a99facf80, L_0000027a9a070060;
L_0000027a9a0c8b00 .cmp/eq 6, L_0000027a99facf80, L_0000027a9a0700a8;
L_0000027a9a0c9460 .cmp/eq 6, L_0000027a99fab290, L_0000027a9a0700f0;
L_0000027a9a0c81a0 .functor MUXZ 32, L_0000027a9a06f350, v0000027a99fa5440_0, L_0000027a9a0c9460, C4<>;
L_0000027a9a0c82e0 .functor MUXZ 32, L_0000027a9a0c81a0, L_0000027a9a06f120, L_0000027a9a06e8d0, C4<>;
S_0000027a99f15ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027a99f67420 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027a9a06f510 .functor NOT 1, v0000027a99f76600_0, C4<0>, C4<0>, C4<0>;
v0000027a99f76ec0_0 .net *"_ivl_0", 0 0, L_0000027a9a06f510;  1 drivers
v0000027a99f76060_0 .net "in1", 31 0, L_0000027a9a06f120;  alias, 1 drivers
v0000027a99f764c0_0 .net "in2", 31 0, L_0000027a9a0c8ec0;  alias, 1 drivers
v0000027a99f77dc0_0 .net "out", 31 0, L_0000027a9a0c8f60;  alias, 1 drivers
v0000027a99f77a00_0 .net "s", 0 0, v0000027a99f76600_0;  alias, 1 drivers
L_0000027a9a0c8f60 .functor MUXZ 32, L_0000027a9a0c8ec0, L_0000027a9a06f120, L_0000027a9a06f510, C4<>;
S_0000027a9a0269c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000027a9a060090 .param/l "RType" 0 4 2, C4<000000>;
P_0000027a9a0600c8 .param/l "add" 0 4 5, C4<100000>;
P_0000027a9a060100 .param/l "addi" 0 4 8, C4<001000>;
P_0000027a9a060138 .param/l "addu" 0 4 5, C4<100001>;
P_0000027a9a060170 .param/l "and_" 0 4 5, C4<100100>;
P_0000027a9a0601a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000027a9a0601e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027a9a060218 .param/l "bne" 0 4 10, C4<000101>;
P_0000027a9a060250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027a9a060288 .param/l "j" 0 4 12, C4<000010>;
P_0000027a9a0602c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000027a9a0602f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027a9a060330 .param/l "lw" 0 4 8, C4<100011>;
P_0000027a9a060368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027a9a0603a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000027a9a0603d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027a9a060410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027a9a060448 .param/l "sll" 0 4 6, C4<000000>;
P_0000027a9a060480 .param/l "slt" 0 4 5, C4<101010>;
P_0000027a9a0604b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000027a9a0604f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027a9a060528 .param/l "sub" 0 4 5, C4<100010>;
P_0000027a9a060560 .param/l "subu" 0 4 5, C4<100011>;
P_0000027a9a060598 .param/l "sw" 0 4 8, C4<101011>;
P_0000027a9a0605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027a9a060608 .param/l "xori" 0 4 8, C4<001110>;
v0000027a99f76560_0 .var "ALUOp", 3 0;
v0000027a99f76600_0 .var "ALUSrc", 0 0;
v0000027a99f75f20_0 .var "MemReadEn", 0 0;
v0000027a99f77500_0 .var "MemWriteEn", 0 0;
v0000027a99f76ce0_0 .var "MemtoReg", 0 0;
v0000027a99f775a0_0 .var "RegDst", 0 0;
v0000027a99f766a0_0 .var "RegWriteEn", 0 0;
v0000027a99f76d80_0 .net "funct", 5 0, L_0000027a99facf80;  alias, 1 drivers
v0000027a99f76740_0 .var "hlt", 0 0;
v0000027a99f76f60_0 .net "opcode", 5 0, L_0000027a99fab290;  alias, 1 drivers
v0000027a99f767e0_0 .net "rst", 0 0, v0000027a99faab10_0;  alias, 1 drivers
E_0000027a99f675a0 .event anyedge, v0000027a99f767e0_0, v0000027a99f76f60_0, v0000027a99f76d80_0;
S_0000027a9a026b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000027a99f67ea0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000027a9a06eda0 .functor BUFZ 32, L_0000027a99fac800, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a99f76880_0 .net "Data_Out", 31 0, L_0000027a9a06eda0;  alias, 1 drivers
v0000027a99f77000 .array "InstMem", 0 1023, 31 0;
v0000027a99f75fc0_0 .net *"_ivl_0", 31 0, L_0000027a99fac800;  1 drivers
v0000027a99f77140_0 .net *"_ivl_3", 9 0, L_0000027a99fac440;  1 drivers
v0000027a99f771e0_0 .net *"_ivl_4", 11 0, L_0000027a99fac8a0;  1 drivers
L_0000027a9a06fbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a99f77aa0_0 .net *"_ivl_7", 1 0, L_0000027a9a06fbe0;  1 drivers
v0000027a99f77280_0 .net "addr", 31 0, v0000027a99fa5440_0;  alias, 1 drivers
v0000027a99f77460_0 .var/i "i", 31 0;
L_0000027a99fac800 .array/port v0000027a99f77000, L_0000027a99fac8a0;
L_0000027a99fac440 .part v0000027a99fa5440_0, 0, 10;
L_0000027a99fac8a0 .concat [ 10 2 0 0], L_0000027a99fac440, L_0000027a9a06fbe0;
S_0000027a99f153d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000027a9a06f350 .functor BUFZ 32, L_0000027a99fadb60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027a9a06f120 .functor BUFZ 32, L_0000027a99fad7a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027a99f77820_0 .net *"_ivl_0", 31 0, L_0000027a99fadb60;  1 drivers
v0000027a99f77b40_0 .net *"_ivl_10", 6 0, L_0000027a99faca80;  1 drivers
L_0000027a9a06fcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a99f54b60_0 .net *"_ivl_13", 1 0, L_0000027a9a06fcb8;  1 drivers
v0000027a99f54660_0 .net *"_ivl_2", 6 0, L_0000027a99face40;  1 drivers
L_0000027a9a06fc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027a99fa4860_0 .net *"_ivl_5", 1 0, L_0000027a9a06fc70;  1 drivers
v0000027a99fa5940_0 .net *"_ivl_8", 31 0, L_0000027a99fad7a0;  1 drivers
v0000027a99fa5d00_0 .net "clk", 0 0, L_0000027a9a06ea20;  alias, 1 drivers
v0000027a99fa4400_0 .var/i "i", 31 0;
v0000027a99fa56c0_0 .net "readData1", 31 0, L_0000027a9a06f350;  alias, 1 drivers
v0000027a99fa4360_0 .net "readData2", 31 0, L_0000027a9a06f120;  alias, 1 drivers
v0000027a99fa4cc0_0 .net "readRegister1", 4 0, L_0000027a99faae30;  alias, 1 drivers
v0000027a99fa4540_0 .net "readRegister2", 4 0, L_0000027a99fadac0;  alias, 1 drivers
v0000027a99fa4f40 .array "registers", 31 0, 31 0;
v0000027a99fa5580_0 .net "rst", 0 0, v0000027a99faab10_0;  alias, 1 drivers
v0000027a99fa6020_0 .net "we", 0 0, v0000027a99f766a0_0;  alias, 1 drivers
v0000027a99fa5f80_0 .net "writeData", 31 0, L_0000027a9a0c7840;  alias, 1 drivers
v0000027a99fa5bc0_0 .net "writeRegister", 4 0, L_0000027a99fad160;  alias, 1 drivers
E_0000027a99f67ee0/0 .event negedge, v0000027a99f767e0_0;
E_0000027a99f67ee0/1 .event posedge, v0000027a99fa5d00_0;
E_0000027a99f67ee0 .event/or E_0000027a99f67ee0/0, E_0000027a99f67ee0/1;
L_0000027a99fadb60 .array/port v0000027a99fa4f40, L_0000027a99face40;
L_0000027a99face40 .concat [ 5 2 0 0], L_0000027a99faae30, L_0000027a9a06fc70;
L_0000027a99fad7a0 .array/port v0000027a99fa4f40, L_0000027a99faca80;
L_0000027a99faca80 .concat [ 5 2 0 0], L_0000027a99fadac0, L_0000027a9a06fcb8;
S_0000027a99f15560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000027a99f153d0;
 .timescale 0 0;
v0000027a99f77780_0 .var/i "i", 31 0;
S_0000027a99efe550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000027a99f68a60 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000027a9a06eef0 .functor NOT 1, v0000027a99f775a0_0, C4<0>, C4<0>, C4<0>;
v0000027a99fa5da0_0 .net *"_ivl_0", 0 0, L_0000027a9a06eef0;  1 drivers
v0000027a99fa47c0_0 .net "in1", 4 0, L_0000027a99fadac0;  alias, 1 drivers
v0000027a99fa5e40_0 .net "in2", 4 0, L_0000027a99fab510;  alias, 1 drivers
v0000027a99fa5ee0_0 .net "out", 4 0, L_0000027a99fad160;  alias, 1 drivers
v0000027a99fa5080_0 .net "s", 0 0, v0000027a99f775a0_0;  alias, 1 drivers
L_0000027a99fad160 .functor MUXZ 5, L_0000027a99fab510, L_0000027a99fadac0, L_0000027a9a06eef0, C4<>;
S_0000027a99efe6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000027a99f689a0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000027a9a06ef60 .functor NOT 1, v0000027a99f76ce0_0, C4<0>, C4<0>, C4<0>;
v0000027a99fa4fe0_0 .net *"_ivl_0", 0 0, L_0000027a9a06ef60;  1 drivers
v0000027a99fa53a0_0 .net "in1", 31 0, v0000027a99fa6160_0;  alias, 1 drivers
v0000027a99fa4d60_0 .net "in2", 31 0, v0000027a99fa4a40_0;  alias, 1 drivers
v0000027a99fa4680_0 .net "out", 31 0, L_0000027a9a0c7840;  alias, 1 drivers
v0000027a99fa60c0_0 .net "s", 0 0, v0000027a99f76ce0_0;  alias, 1 drivers
L_0000027a9a0c7840 .functor MUXZ 32, v0000027a99fa4a40_0, v0000027a99fa6160_0, L_0000027a9a06ef60, C4<>;
S_0000027a99f43200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000027a99f43390 .param/l "ADD" 0 9 12, C4<0000>;
P_0000027a99f433c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000027a99f43400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000027a99f43438 .param/l "OR" 0 9 12, C4<0011>;
P_0000027a99f43470 .param/l "SGT" 0 9 12, C4<0111>;
P_0000027a99f434a8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000027a99f434e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000027a99f43518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000027a99f43550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000027a99f43588 .param/l "XOR" 0 9 12, C4<0100>;
P_0000027a99f435c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000027a99f435f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000027a9a070138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027a99fa5760_0 .net/2u *"_ivl_0", 31 0, L_0000027a9a070138;  1 drivers
v0000027a99fa4c20_0 .net "opSel", 3 0, v0000027a99f76560_0;  alias, 1 drivers
v0000027a99fa42c0_0 .net "operand1", 31 0, L_0000027a9a0c82e0;  alias, 1 drivers
v0000027a99fa5800_0 .net "operand2", 31 0, L_0000027a9a0c8f60;  alias, 1 drivers
v0000027a99fa6160_0 .var "result", 31 0;
v0000027a99fa44a0_0 .net "zero", 0 0, L_0000027a9a0c84c0;  alias, 1 drivers
E_0000027a99f682a0 .event anyedge, v0000027a99f76560_0, v0000027a99fa42c0_0, v0000027a99f77dc0_0;
L_0000027a9a0c84c0 .cmp/eq 32, v0000027a99fa6160_0, L_0000027a9a070138;
S_0000027a99f2b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000027a9a061660 .param/l "RType" 0 4 2, C4<000000>;
P_0000027a9a061698 .param/l "add" 0 4 5, C4<100000>;
P_0000027a9a0616d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000027a9a061708 .param/l "addu" 0 4 5, C4<100001>;
P_0000027a9a061740 .param/l "and_" 0 4 5, C4<100100>;
P_0000027a9a061778 .param/l "andi" 0 4 8, C4<001100>;
P_0000027a9a0617b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000027a9a0617e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000027a9a061820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000027a9a061858 .param/l "j" 0 4 12, C4<000010>;
P_0000027a9a061890 .param/l "jal" 0 4 12, C4<000011>;
P_0000027a9a0618c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000027a9a061900 .param/l "lw" 0 4 8, C4<100011>;
P_0000027a9a061938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000027a9a061970 .param/l "or_" 0 4 5, C4<100101>;
P_0000027a9a0619a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000027a9a0619e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000027a9a061a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000027a9a061a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000027a9a061a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000027a9a061ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000027a9a061af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000027a9a061b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000027a9a061b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000027a9a061ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000027a9a061bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000027a99fa4ea0_0 .var "PCsrc", 0 0;
v0000027a99fa58a0_0 .net "funct", 5 0, L_0000027a99facf80;  alias, 1 drivers
v0000027a99fa5120_0 .net "opcode", 5 0, L_0000027a99fab290;  alias, 1 drivers
v0000027a99fa45e0_0 .net "operand1", 31 0, L_0000027a9a06f350;  alias, 1 drivers
v0000027a99fa4720_0 .net "operand2", 31 0, L_0000027a9a0c8f60;  alias, 1 drivers
v0000027a99fa59e0_0 .net "rst", 0 0, v0000027a99faab10_0;  alias, 1 drivers
E_0000027a99f68b60/0 .event anyedge, v0000027a99f767e0_0, v0000027a99f76f60_0, v0000027a99fa56c0_0, v0000027a99f77dc0_0;
E_0000027a99f68b60/1 .event anyedge, v0000027a99f76d80_0;
E_0000027a99f68b60 .event/or E_0000027a99f68b60/0, E_0000027a99f68b60/1;
S_0000027a99f2ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000027a99fa4900 .array "DataMem", 0 1023, 31 0;
v0000027a99fa51c0_0 .net "address", 31 0, v0000027a99fa6160_0;  alias, 1 drivers
v0000027a99fa5260_0 .net "clock", 0 0, L_0000027a9a06e6a0;  1 drivers
v0000027a99fa5300_0 .net "data", 31 0, L_0000027a9a06f120;  alias, 1 drivers
v0000027a99fa49a0_0 .var/i "i", 31 0;
v0000027a99fa4a40_0 .var "q", 31 0;
v0000027a99fa5a80_0 .net "rden", 0 0, v0000027a99f75f20_0;  alias, 1 drivers
v0000027a99fa4ae0_0 .net "wren", 0 0, v0000027a99f77500_0;  alias, 1 drivers
E_0000027a99f68560 .event posedge, v0000027a99fa5260_0;
S_0000027a9a061c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000027a99f15d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000027a99f682e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000027a99fa4b80_0 .net "PCin", 31 0, L_0000027a99fac760;  alias, 1 drivers
v0000027a99fa5440_0 .var "PCout", 31 0;
v0000027a99fa54e0_0 .net "clk", 0 0, L_0000027a9a06ea20;  alias, 1 drivers
v0000027a99fa5620_0 .net "rst", 0 0, v0000027a99faab10_0;  alias, 1 drivers
    .scope S_0000027a99f2b890;
T_0 ;
    %wait E_0000027a99f68b60;
    %load/vec4 v0000027a99fa59e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a99fa4ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027a99fa5120_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000027a99fa45e0_0;
    %load/vec4 v0000027a99fa4720_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000027a99fa5120_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000027a99fa45e0_0;
    %load/vec4 v0000027a99fa4720_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000027a99fa5120_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000027a99fa5120_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000027a99fa5120_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000027a99fa58a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000027a99fa4ea0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000027a9a061c20;
T_1 ;
    %wait E_0000027a99f67ee0;
    %load/vec4 v0000027a99fa5620_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027a99fa5440_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000027a99fa4b80_0;
    %assign/vec4 v0000027a99fa5440_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027a9a026b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a99f77460_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000027a99f77460_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a99f77460_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %load/vec4 v0000027a99f77460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a99f77460_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99f77000, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000027a9a0269c0;
T_3 ;
    %wait E_0000027a99f675a0;
    %load/vec4 v0000027a99f767e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000027a99f76740_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027a99f77500_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027a99f76ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027a99f75f20_0, 0;
    %assign/vec4 v0000027a99f775a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000027a99f76740_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000027a99f76560_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000027a99f76600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027a99f766a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027a99f77500_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027a99f76ce0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000027a99f75f20_0, 0, 1;
    %store/vec4 v0000027a99f775a0_0, 0, 1;
    %load/vec4 v0000027a99f76f60_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76740_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f775a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %load/vec4 v0000027a99f76d80_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f775a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027a99f775a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f75f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f766a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76ce0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f77500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027a99f76600_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027a99f76560_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000027a99f153d0;
T_4 ;
    %wait E_0000027a99f67ee0;
    %fork t_1, S_0000027a99f15560;
    %jmp t_0;
    .scope S_0000027a99f15560;
t_1 ;
    %load/vec4 v0000027a99fa5580_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a99f77780_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000027a99f77780_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a99f77780_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99fa4f40, 0, 4;
    %load/vec4 v0000027a99f77780_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a99f77780_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027a99fa6020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000027a99fa5f80_0;
    %load/vec4 v0000027a99fa5bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99fa4f40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99fa4f40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000027a99f153d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027a99f153d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a99fa4400_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000027a99fa4400_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000027a99fa4400_0;
    %ix/getv/s 4, v0000027a99fa4400_0;
    %load/vec4a v0000027a99fa4f40, 4;
    %ix/getv/s 4, v0000027a99fa4400_0;
    %load/vec4a v0000027a99fa4f40, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027a99fa4400_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a99fa4400_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000027a99f43200;
T_6 ;
    %wait E_0000027a99f682a0;
    %load/vec4 v0000027a99fa4c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000027a99fa42c0_0;
    %load/vec4 v0000027a99fa5800_0;
    %add;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000027a99fa42c0_0;
    %load/vec4 v0000027a99fa5800_0;
    %sub;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000027a99fa42c0_0;
    %load/vec4 v0000027a99fa5800_0;
    %and;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000027a99fa42c0_0;
    %load/vec4 v0000027a99fa5800_0;
    %or;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000027a99fa42c0_0;
    %load/vec4 v0000027a99fa5800_0;
    %xor;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000027a99fa42c0_0;
    %load/vec4 v0000027a99fa5800_0;
    %or;
    %inv;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000027a99fa42c0_0;
    %load/vec4 v0000027a99fa5800_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000027a99fa5800_0;
    %load/vec4 v0000027a99fa42c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000027a99fa42c0_0;
    %ix/getv 4, v0000027a99fa5800_0;
    %shiftl 4;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000027a99fa42c0_0;
    %ix/getv 4, v0000027a99fa5800_0;
    %shiftr 4;
    %assign/vec4 v0000027a99fa6160_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000027a99f2ba20;
T_7 ;
    %wait E_0000027a99f68560;
    %load/vec4 v0000027a99fa5a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027a99fa51c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027a99fa4900, 4;
    %assign/vec4 v0000027a99fa4a40_0, 0;
T_7.0 ;
    %load/vec4 v0000027a99fa4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000027a99fa5300_0;
    %ix/getv 3, v0000027a99fa51c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99fa4900, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027a99f2ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a99fa49a0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000027a99fa49a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027a99fa49a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027a99fa4900, 0, 4;
    %load/vec4 v0000027a99fa49a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a99fa49a0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0000027a99f2ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027a99fa49a0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000027a99fa49a0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000027a99fa49a0_0;
    %load/vec4a v0000027a99fa4900, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000027a99fa49a0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027a99fa49a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027a99fa49a0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000027a99f15d10;
T_10 ;
    %wait E_0000027a99f67ee0;
    %load/vec4 v0000027a99fab650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027a99fac0f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027a99fac0f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027a99fac0f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027a99f6edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a99fab830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a99faab10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000027a99f6edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000027a99fab830_0;
    %inv;
    %assign/vec4 v0000027a99fab830_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027a99f6edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027a99faab10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027a99faab10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000027a99fabb50_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
