m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/WorkSpace/Project/PangoFPGA/pixel-box/compile
viyiuFibfZ76Kjurt+pqMFQ==
Z0 !s10a 1692341004
Z1 !s110 1699669973
!i10b 0
!s100 P<ZoMnJ0jHOWoFm6IlLH_2
!s11b CkIXWK=acAk_M5L855?6W3
I6RibBn3]ffDiSQnNn>HT03
Z2 VDg1SIo80bB@j0V0VzS_@n1
!i119 1
!i8a 1370668096
Z3 dD:/PDS_2022.2-SP1-Lite/arch/vendor/pango/verilog/simulation/modelsim10.2c
Z4 w1699669973
8./oserdes_e1_source_codes/int_oserdes_e1.vp
F./oserdes_e1_source_codes/int_oserdes_e1.vp
Z5 L0 23
Z6 OL;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1699669973.000000
Z8 !s107 ./oserdes_e1_source_codes/int_oserdes_e1.vp|./oserdes_e1_source_codes/int_oserdes_e1_7km.vp|
Z9 !s90 -incr|-f|./filelist_oserdes_e1_gtp.f|-work|oserdes_e1|
!i113 0
Z10 o-work oserdes_e1 -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
nd0afb41
vyxcrgMRKwXrf2xVyuJY7ASKfLz+NG4qShdn5KzbrtxI=
R0
R1
!i10b 0
!s100 Qa4fca?D5oU]k4B]CkKPV0
!s11b G6WEj<Xk=8QEbJK;6Dc9b3
ILTYS:5EcKWFN894<TV<PX0
R2
!i119 1
!i8a 513994368
R3
R4
8./oserdes_e1_source_codes/int_oserdes_e1_7km.vp
F./oserdes_e1_source_codes/int_oserdes_e1_7km.vp
R5
R6
r1
!s85 0
31
R7
R8
R9
!i113 0
R10
R11
nb4c28ed
