rm -rf UHDM-integration-tests/build
mkdir -p UHDM-integration-tests/build
(export TOP_FILE="UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv" TOP_MODULE="top" PARSER=yosys-plugin SURELOG_FLAGS="" && \
cd UHDM-integration-tests/build && UHDM-integration-tests/../image/bin/yosys -c UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/yosys_script.tcl)
Using Yosys read_systemverilog command

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.30+16 (git sha1 8b2a00102, gcc 11.3.0-1ubuntu1~22.04.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file UHDM-integration-tests/build/slpp_all/surelog.log.

[WRN:PA0205] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv:1:1: No timescale set for "test_module".

[WRN:PA0205] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv:8:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv:1:1: Compile module "work@test_module".

[INF:CP0303] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv:8:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv:8:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[INF:UH0706] Creating UHDM Model...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
design: (work@top)
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@mailbox), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (message)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::await)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@process), file:UHDM-integration-tests/build/builtin.sv
|uhdmallClasses:
\_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiParent:
    \_class_defn: (work@semaphore), file:UHDM-integration-tests/build/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:1:1, endln:6:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@test_module
  |vpiParameter:
  \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:1:1, endln:6:10
    |vpiName:test_parameter
    |vpiFullName:work@test_module.test_parameter
    |vpiTypespec:
    \_logic_typespec: , line:2:35, endln:2:46
      |vpiParent:
      \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
      |vpiRange:
      \_range: , line:2:41, endln:2:46
        |vpiParent:
        \_type_parameter: (work@test_module.test_parameter), line:2:18, endln:2:32
        |vpiLeftRange:
        \_constant: , line:2:42, endln:2:43
          |vpiParent:
          \_range: , line:2:41, endln:2:46
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:44, endln:2:45
          |vpiParent:
          \_range: , line:2:41, endln:2:46
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
  |vpiDefName:work@test_module
  |vpiNet:
  \_logic_net: (work@test_module.state_i), line:4:24, endln:4:31
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:1:1, endln:6:10
    |vpiName:state_i
    |vpiFullName:work@test_module.state_i
  |vpiPort:
  \_port: (state_i), line:4:24, endln:4:31
    |vpiParent:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:1:1, endln:6:10
    |vpiName:state_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@test_module.state_i), line:4:24, endln:4:31
    |vpiTypedef:
    \_logic_typespec: , line:2:35, endln:2:46
|uhdmallModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_logic_typespec: (foo_type), line:18:11, endln:18:22
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:foo_type
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiRange:
    \_range: , line:18:17, endln:18:22
      |vpiLeftRange:
      \_constant: , line:18:18, endln:18:19
        |vpiParent:
        \_range: , line:18:17, endln:18:22
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:18:20, endln:18:21
        |vpiParent:
        \_range: , line:18:17, endln:18:22
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_logic_typespec: (state_e), line:9:11, endln:9:16
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:state_e
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.state_d), line:10:11, endln:10:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:state_d
    |vpiFullName:work@top.state_d
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.foo_inst), line:19:12, endln:19:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:foo_inst
    |vpiFullName:work@top.foo_inst
    |vpiNetType:36
  |vpiRefModule:
  \_ref_module: work@test_module (inst1), line:14:5, endln:14:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:inst1
    |vpiDefName:work@test_module
    |vpiActual:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:1:1, endln:6:10
    |vpiPort:
    \_port: (state_i), line:15:5, endln:15:22
      |vpiName:state_i
      |vpiHighConn:
      \_ref_obj: (state_d), line:15:14, endln:15:21
        |vpiName:state_d
        |vpiActual:
        \_logic_var: (work@top.state_d), line:10:11, endln:10:18
  |vpiRefModule:
  \_ref_module: work@test_module (inst2), line:23:5, endln:23:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:inst2
    |vpiDefName:work@test_module
    |vpiActual:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:1:1, endln:6:10
    |vpiPort:
    \_port: (state_i), line:24:5, endln:24:23
      |vpiName:state_i
      |vpiHighConn:
      \_ref_obj: (foo_inst), line:24:14, endln:24:22
        |vpiName:foo_inst
        |vpiActual:
        \_logic_var: (work@top.foo_inst), line:19:12, endln:19:20
  |vpiRefModule:
  \_ref_module: work@test_module (inst3), line:29:5, endln:29:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:inst3
    |vpiDefName:work@test_module
    |vpiActual:
    \_module_inst: work@test_module (work@test_module), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:1:1, endln:6:10
    |vpiPort:
    \_port: (state_i), line:30:5, endln:30:23
      |vpiName:state_i
      |vpiHighConn:
      \_ref_obj: (foo_inst), line:30:14, endln:30:22
        |vpiName:foo_inst
        |vpiActual:
        \_logic_var: (work@top.foo_inst), line:19:12, endln:19:20
|uhdmtopModules:
\_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
  |vpiName:work@top
  |vpiVariables:
  \_logic_var: (work@top.state_d), line:10:11, endln:10:18
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiTypespec:
    \_logic_typespec: (state_e), line:9:11, endln:9:16
    |vpiName:state_d
    |vpiFullName:work@top.state_d
    |vpiVisibility:1
  |vpiVariables:
  \_logic_var: (work@top.foo_inst), line:19:12, endln:19:20
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiTypespec:
    \_logic_typespec: (foo_type), line:18:11, endln:18:22
      |vpiName:foo_type
      |vpiRange:
      \_range: , line:18:17, endln:18:22
        |vpiParent:
        \_logic_typespec: (foo_type), line:18:11, endln:18:22
        |vpiLeftRange:
        \_constant: , line:18:18, endln:18:19
          |vpiParent:
          \_range: , line:18:17, endln:18:22
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:18:20, endln:18:21
          |vpiParent:
          \_range: , line:18:17, endln:18:22
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiName:foo_inst
    |vpiFullName:work@top.foo_inst
    |vpiVisibility:1
  |vpiTypedef:
  \_logic_typespec: (foo_type), line:18:11, endln:18:22
  |vpiTypedef:
  \_logic_typespec: (state_e), line:9:11, endln:9:16
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:12:3, endln:16:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:inst1
    |vpiFullName:work@top.inst1
    |vpiVariables:
    \_logic_var: (work@top.inst1.state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:12:3, endln:16:5
      |vpiTypespec:
      \_logic_typespec: (state_e), line:9:11, endln:9:16
        |vpiParent:
        \_type_parameter: (work@top.inst1.test_parameter)
        |vpiName:state_e
      |vpiName:state_i
      |vpiFullName:work@top.inst1.state_i
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.inst1.test_parameter)
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:12:3, endln:16:5
      |vpiName:test_parameter
      |vpiFullName:work@top.inst1.test_parameter
      |vpiTypespec:
      \_logic_typespec: (state_e), line:9:11, endln:9:16
    |vpiDefName:work@test_module
    |vpiDefFile:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiPort:
    \_port: (state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst1), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:12:3, endln:16:5
      |vpiName:state_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.state_d), line:15:14, endln:15:21
        |vpiName:state_d
        |vpiFullName:work@top.state_d
        |vpiActual:
        \_logic_var: (work@top.state_d), line:10:11, endln:10:18
      |vpiLowConn:
      \_ref_obj: (work@top.inst1.state_i), line:15:6, endln:15:13
        |vpiName:state_i
        |vpiFullName:work@top.inst1.state_i
        |vpiActual:
        \_logic_var: (work@top.inst1.state_i), line:4:24, endln:4:31
      |vpiTypedef:
      \_logic_typespec: , line:2:35, endln:2:46
  |vpiModule:
  \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:21:3, endln:25:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:inst2
    |vpiFullName:work@top.inst2
    |vpiVariables:
    \_logic_var: (work@top.inst2.state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:21:3, endln:25:5
      |vpiTypespec:
      \_logic_typespec: (foo_type), line:18:11, endln:18:22
        |vpiParent:
        \_type_parameter: (work@top.inst2.test_parameter)
        |vpiName:foo_type
        |vpiRange:
        \_range: , line:18:17, endln:18:22
          |vpiParent:
          \_logic_typespec: (foo_type), line:18:11, endln:18:22
          |vpiLeftRange:
          \_constant: , line:18:18, endln:18:19
            |vpiParent:
            \_range: , line:18:17, endln:18:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:18:20, endln:18:21
            |vpiParent:
            \_range: , line:18:17, endln:18:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:state_i
      |vpiFullName:work@top.inst2.state_i
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.inst2.test_parameter)
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:21:3, endln:25:5
      |vpiName:test_parameter
      |vpiFullName:work@top.inst2.test_parameter
      |vpiTypespec:
      \_logic_typespec: (foo_type), line:18:11, endln:18:22
    |vpiDefName:work@test_module
    |vpiDefFile:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiPort:
    \_port: (state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst2), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:21:3, endln:25:5
      |vpiName:state_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.foo_inst), line:24:14, endln:24:22
        |vpiName:foo_inst
        |vpiFullName:work@top.foo_inst
        |vpiActual:
        \_logic_var: (work@top.foo_inst), line:19:12, endln:19:20
      |vpiLowConn:
      \_ref_obj: (work@top.inst2.state_i), line:24:6, endln:24:13
        |vpiName:state_i
        |vpiFullName:work@top.inst2.state_i
        |vpiActual:
        \_logic_var: (work@top.inst2.state_i), line:4:24, endln:4:31
      |vpiTypedef:
      \_logic_typespec: , line:2:35, endln:2:46
  |vpiModule:
  \_module_inst: work@test_module (work@top.inst3), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:27:3, endln:31:5
    |vpiParent:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiName:inst3
    |vpiFullName:work@top.inst3
    |vpiVariables:
    \_logic_var: (work@top.inst3.state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst3), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:27:3, endln:31:5
      |vpiTypespec:
      \_logic_typespec: (foo_type), line:18:11, endln:18:22
        |vpiParent:
        \_type_parameter: (work@top.inst3.test_parameter)
        |vpiName:foo_type
        |vpiRange:
        \_range: , line:18:17, endln:18:22
          |vpiParent:
          \_logic_typespec: (foo_type), line:18:11, endln:18:22
          |vpiLeftRange:
          \_constant: , line:18:18, endln:18:19
            |vpiParent:
            \_range: , line:18:17, endln:18:22
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:18:20, endln:18:21
            |vpiParent:
            \_range: , line:18:17, endln:18:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiName:state_i
      |vpiFullName:work@top.inst3.state_i
      |vpiVisibility:1
    |vpiParameter:
    \_type_parameter: (work@top.inst3.test_parameter)
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst3), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:27:3, endln:31:5
      |vpiName:test_parameter
      |vpiFullName:work@top.inst3.test_parameter
      |vpiTypespec:
      \_logic_typespec: (foo_type), line:18:11, endln:18:22
    |vpiDefName:work@test_module
    |vpiDefFile:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@top (work@top), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:8:1, endln:32:10
    |vpiPort:
    \_port: (state_i), line:4:24, endln:4:31
      |vpiParent:
      \_module_inst: work@test_module (work@top.inst3), file:UHDM-integration-tests/tests/TypeParameterAsPortTypeWithLogic/top.sv, line:27:3, endln:31:5
      |vpiName:state_i
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (work@top.foo_inst), line:30:14, endln:30:22
        |vpiName:foo_inst
        |vpiFullName:work@top.foo_inst
        |vpiActual:
        \_logic_var: (work@top.foo_inst), line:19:12, endln:19:20
      |vpiLowConn:
      \_ref_obj: (work@top.inst3.state_i), line:30:6, endln:30:13
        |vpiName:state_i
        |vpiFullName:work@top.inst3.state_i
        |vpiActual:
        \_logic_var: (work@top.inst3.state_i), line:4:24, endln:4:31
      |vpiTypedef:
      \_logic_typespec: , line:2:35, endln:2:46
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object '' of type 'module_inst'
    Object 'test_parameter' of type 'type_parameter'
      Object '' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'state_i' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'foo_type' of type 'logic_typespec'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'state_e' of type 'logic_typespec'
    Object 'state_d' of type 'logic_net'
    Object 'foo_inst' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'inst1' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object 'state_e' of type 'logic_typespec'
      Object 'state_i' of type 'logic_var'
        Object 'state_e' of type 'logic_typespec'
      Object 'state_i' of type 'port'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'state_d' of type 'ref_obj'
    Object 'inst2' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object 'foo_type' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'state_i' of type 'logic_var'
        Object 'foo_type' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'state_i' of type 'port'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'foo_inst' of type 'ref_obj'
    Object 'inst3' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object 'foo_type' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'foo_inst' of type 'ref_obj'
    Object 'state_d' of type 'logic_var'
      Object 'state_e' of type 'logic_typespec'
    Object 'foo_inst' of type 'logic_var'
      Object 'foo_type' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
