INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:17:38 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.830ns period=5.660ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.830ns period=5.660ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.660ns  (clk rise@5.660ns - clk rise@0.000ns)
  Data Path Delay:        5.474ns  (logic 1.294ns (23.637%)  route 4.180ns (76.363%))
  Logic Levels:           13  (CARRY4=6 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.143 - 5.660 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2170, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y87         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q_reg[6]/Q
                         net (fo=18, routed)          0.738     1.500    lsq1/handshake_lsq_lsq1_core/ldq_addr_1_q[6]
    SLICE_X17Y91         LUT6 (Prop_lut6_I0_O)        0.043     1.543 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_163/O
                         net (fo=1, routed)           0.000     1.543    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_163_n_0
    SLICE_X17Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     1.731 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_125/CO[3]
                         net (fo=8, routed)           1.023     2.755    lsq1/handshake_lsq_lsq1_core/p_5_in312_in
    SLICE_X12Y81         LUT5 (Prop_lut5_I2_O)        0.043     2.798 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_85/O
                         net (fo=1, routed)           0.000     2.798    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_85_n_0
    SLICE_X12Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     2.975 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_41/CO[3]
                         net (fo=1, routed)           0.000     2.975    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_41_n_0
    SLICE_X12Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.025 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     3.025    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_18_n_0
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.075 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     3.075    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_7_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.125 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.125    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_reg_i_30_n_0
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     3.272 f  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[31]_i_42/O[3]
                         net (fo=1, routed)           0.515     3.787    lsq1/handshake_lsq_lsq1_core/TEMP_53_double_out1[27]
    SLICE_X14Y80         LUT6 (Prop_lut6_I1_O)        0.120     3.907 f  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_39/O
                         net (fo=33, routed)          0.508     4.415    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_39_n_0
    SLICE_X18Y75         LUT6 (Prop_lut6_I3_O)        0.043     4.458 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_24/O
                         net (fo=1, routed)           0.173     4.631    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_24_n_0
    SLICE_X18Y76         LUT6 (Prop_lut6_I5_O)        0.043     4.674 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_7/O
                         net (fo=1, routed)           0.352     5.026    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_7_n_0
    SLICE_X18Y76         LUT6 (Prop_lut6_I4_O)        0.043     5.069 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2/O
                         net (fo=2, routed)           0.284     5.353    lsq1/handshake_lsq_lsq1_core/ldq_issue_1_q_i_2_n_0
    SLICE_X21Y76         LUT5 (Prop_lut5_I0_O)        0.043     5.396 r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q[31]_i_1/O
                         net (fo=33, routed)          0.587     5.982    lsq1/handshake_lsq_lsq1_core/p_27_in
    SLICE_X20Y64         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.660     5.660 r  
                                                      0.000     5.660 r  clk (IN)
                         net (fo=2170, unset)         0.483     6.143    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X20Y64         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[5]/C
                         clock pessimism              0.000     6.143    
                         clock uncertainty           -0.035     6.107    
    SLICE_X20Y64         FDRE (Setup_fdre_C_CE)      -0.169     5.938    lsq1/handshake_lsq_lsq1_core/ldq_data_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                          5.938    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                 -0.044    




