design_1_wrapper_rx_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_wrapper_rx_fifo_0_0/sim/design_1_wrapper_rx_fifo_0_0.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
design_1_fifo_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_0_0/sim/design_1_fifo_generator_0_0.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
design_1_axis_data_fifo_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
design_1_wrapper_fifo_axi_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_wrapper_fifo_axi_0_1/sim/design_1_wrapper_fifo_axi_0_1.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
design_1_uart_rx_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_uart_rx_0_0/sim/design_1_uart_rx_0_0.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="$ref_dir/../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/8713/hdl"incdir="../../../../test10-2.gen/sources_1/bd/design_1/ipshared/7698"
glbl.v,Verilog,xil_defaultlib,glbl.v
