library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity NAND_Gate is
    Port ( 
        SW : in STD_LOGIC_VECTOR(1 downto 0);  -- Switch 0 and Switch 1
        LEDR : out STD_LOGIC_VECTOR(0 downto 0) -- LED0
    );
end NAND_Gate;

architecture Behavioral of NAND_Gate is
begin
    LEDR(0) <= not (SW(0) and SW(1));
end Behavioral;