# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
# Date created = 18:26:28  April 28, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		cpu_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Stratix IV"
set_global_assignment -name DEVICE EP4SGX530KH40C2
set_global_assignment -name TOP_LEVEL_ENTITY cpu
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:26:28  APRIL 28, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name VHDL_FILE "../../rtl/program-roms/pe1_efficient_rom.vhd"
set_global_assignment -name VHDL_FILE ../../rtl/unary_alu.vhd
set_global_assignment -name VHDL_FILE ../../rtl/program_engine.vhd
set_global_assignment -name VHDL_FILE ../../rtl/instruction_decoder.vhd
set_global_assignment -name VHDL_FILE ../../rtl/full_adder.vhd
set_global_assignment -name VHDL_FILE ../../rtl/cpu.vhd
set_global_assignment -name VHDL_FILE ../../rtl/counter.vhd
set_global_assignment -name VHDL_FILE ../../rtl/control_unit.vhd
set_global_assignment -name VHDL_FILE ../../rtl/condition.vhd
set_global_assignment -name VHDL_FILE ../../rtl/combined_memory.vhd
set_global_assignment -name VHDL_FILE ../../rtl/alu.vhd
set_global_assignment -name VHDL_FILE ../../rtl/16_bit_adder.vhd
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top

set_location_assignment PIN_AC35 -to cl
set_location_assignment PIN_J7 -to pc_reset
set_location_assignment PIN_V28 -to d_reg_o[0]
set_location_assignment PIN_W28 -to d_reg_o[1]
set_location_assignment PIN_R29 -to d_reg_o[2]
set_location_assignment PIN_P29 -to d_reg_o[3]
set_location_assignment PIN_N29 -to d_reg_o[4]
set_location_assignment PIN_M29 -to d_reg_o[5]
set_location_assignment PIN_M30 -to d_reg_o[6]
set_location_assignment PIN_N30 -to d_reg_o[7]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top