vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_microblaze_riscv_0_1/sim/design_1_microblaze_riscv_0_1.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_v10_1/sim/design_1_dlmb_v10_1.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_v10_1/sim/design_1_ilmb_v10_1.vhd" \
"../../../bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/sim/design_1_dlmb_bram_if_cntlr_1.vhd" \
"../../../bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/sim/design_1_ilmb_bram_if_cntlr_1.vhd" \
"../../../bd/design_1/ip/design_1_lmb_bram_1/design_1_lmb_bram_1_sim_netlist.vhdl" \
"/home/miguelovila/SimplifiedIotGateway/SimplifiedIotGateway.gen/sources_1/bd/design_1/ip/design_1_microblaze_riscv_0_axi_periph_imp_xbar_1/design_1_microblaze_riscv_0_axi_periph_imp_xbar_1_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_microblaze_riscv_0_axi_intc_1/sim/design_1_microblaze_riscv_0_axi_intc_1.vhd" \
"../../../bd/design_1/ip/design_1_mdm_1_1/sim/design_1_mdm_1_1.vhd" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/sim/design_1_rst_clk_wiz_1_100M_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_0/sim/bd_929b_eth_buf_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_1/bd_929b_mac_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_2/sim/bd_929b_c_shift_ram_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_3/sim/bd_929b_c_counter_binary_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/ip/ip_5/bd_929b_util_vector_logic_0_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/bd_0/sim/bd_929b.vhd" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_0/design_1_axi_ethernet_0_0_sim_netlist.vhdl" \
"../../../bd/design_1/ip/design_1_axi_ethernet_0_fifo_0/sim/design_1_axi_ethernet_0_fifo_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd" \

vhdl mii_to_rmii_v2_0_21  \
"../../../../SimplifiedIotGateway.srcs/sources_1/bd/design_1/ipshared/25d7/hdl/mii_to_rmii_v2_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_mii_to_rmii_0_0/sim/design_1_mii_to_rmii_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_1/sim/design_1_axi_gpio_0_1.vhd" \
"../../../bd/design_1/ip/design_1_axi_gpio_0_2/sim/design_1_axi_gpio_0_2.vhd" \
"../../../bd/design_1/ipshared/f7a4/hdl/axi_custom_aes_128_accel_slave_lite_v1_0_S00_AXI.vhd" \
"../../../bd/design_1/ipshared/f7a4/hdl/axi_custom_aes_128_accel.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/aes_pkg.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/add_round_key.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/sbox.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/sub_bytes.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/shift_rows.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/gf_mult_by2.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/mix_columns.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/aes_round.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/key_expansion.vhd" \
"../../../bd/design_1/ipshared/f7a4/src/aes_core.vhd" \
"../../../bd/design_1/ip/design_1_axi_custom_aes_128_a_0_0/sim/design_1_axi_custom_aes_128_a_0_0.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

# Do not sort compile order
nosort
