<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="SdramSPInst_jpeg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SdramSPIinstTB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SdramSPInst.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SdramSPInst.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SdramSPInst.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SdramSPInst.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SdramSPInst.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SdramSPInst.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SdramSPInst.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SdramSPInst.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="SdramSPInst.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="SdramSPInst.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SdramSPInst.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="SdramSPInst.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SdramSPInst.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SdramSPInst.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="SdramSPInst.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="SdramSPInst.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="SdramSPInst.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="SdramSPInst.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="SdramSPInst.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SdramSPInst.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SdramSPInst_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="SdramSPInst_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SdramSPInst_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="SdramSPInst_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="SdramSPInst_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="SdramSPInst_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SdramSPInst_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SdramSPInst_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SdramSPInst_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="SdramSPInst_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SdramSPInst_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SdramSPInst_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SdramSPInst_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="SdramSPInst_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SdramSPInst_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sdramspinst.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sdramspinst.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sdramspinst.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1409698456" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:start_ts="1409698455">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409698410" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1409698410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409698487" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1409698487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1409698487" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1409698487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409698487" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1409698487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409698410" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1409698410">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1409698487" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1409698487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1409698490" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1409698487">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1409696875" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1409696875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409696875" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1409696875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409703556" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1409703556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409696875" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1409696875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409696875" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1409696875">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409703556" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1409703556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409703556" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1409703556">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409786144" xil_pn:in_ck="-442162977617095370" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2363610516797971998" xil_pn:start_ts="1409786116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SdramSPInst.lso"/>
      <outfile xil_pn:name="SdramSPInst.ngc"/>
      <outfile xil_pn:name="SdramSPInst.ngr"/>
      <outfile xil_pn:name="SdramSPInst.prj"/>
      <outfile xil_pn:name="SdramSPInst.stx"/>
      <outfile xil_pn:name="SdramSPInst.syr"/>
      <outfile xil_pn:name="SdramSPInst.xst"/>
      <outfile xil_pn:name="SdramSPInst_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1409696896" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1409696896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1409786167" xil_pn:in_ck="-8735027447586895402" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1414819699008277548" xil_pn:start_ts="1409786154">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SdramSPInst.bld"/>
      <outfile xil_pn:name="SdramSPInst.ngd"/>
      <outfile xil_pn:name="SdramSPInst_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1409786191" xil_pn:in_ck="-8734981036102493449" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="111412226054857016" xil_pn:start_ts="1409786167">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="SdramSPInst.pcf"/>
      <outfile xil_pn:name="SdramSPInst_map.map"/>
      <outfile xil_pn:name="SdramSPInst_map.mrp"/>
      <outfile xil_pn:name="SdramSPInst_map.ncd"/>
      <outfile xil_pn:name="SdramSPInst_map.ngm"/>
      <outfile xil_pn:name="SdramSPInst_map.xrpt"/>
      <outfile xil_pn:name="SdramSPInst_summary.xml"/>
      <outfile xil_pn:name="SdramSPInst_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1409786228" xil_pn:in_ck="6905107722669862320" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1409786191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SdramSPInst.ncd"/>
      <outfile xil_pn:name="SdramSPInst.pad"/>
      <outfile xil_pn:name="SdramSPInst.par"/>
      <outfile xil_pn:name="SdramSPInst.ptwx"/>
      <outfile xil_pn:name="SdramSPInst.unroutes"/>
      <outfile xil_pn:name="SdramSPInst.xpi"/>
      <outfile xil_pn:name="SdramSPInst_pad.csv"/>
      <outfile xil_pn:name="SdramSPInst_pad.txt"/>
      <outfile xil_pn:name="SdramSPInst_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1409786265" xil_pn:in_ck="7941397339202946235" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-5925989291236107620" xil_pn:start_ts="1409786235">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SdramSPInst.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sdramspinst.bgn"/>
      <outfile xil_pn:name="sdramspinst.bit"/>
      <outfile xil_pn:name="sdramspinst.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1409786228" xil_pn:in_ck="-8741107352043551245" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1409786215">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="SdramSPInst.twr"/>
      <outfile xil_pn:name="SdramSPInst.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
