$date
	Mon Jun 24 18:13:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module block_tb $end
$var wire 1 ! o_q_nonblock $end
$var wire 1 " o_q_block $end
$var reg 1 # i_clk $end
$var reg 1 $ i_d $end
$var reg 256 % vcd_file [255:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$scope module u_block $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var reg 1 ( n1 $end
$var reg 1 " o_q $end
$upscope $end
$scope module u_nonblock $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var reg 1 ) n_1 $end
$var reg 1 ! o_q $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
b110 '
b0 &
b1011100010111101110110011000110110010000101111011000100110110001101111011000110110101100101110011101100110001101100100 %
0$
0#
x"
x!
$end
#5
0)
0"
0(
1#
#6
1$
#10
b0 '
b1 &
0#
#15
0!
1)
1"
1(
1#
#20
0#
b101 '
b10 &
#25
1!
1#
#30
0#
b10 '
b11 &
#32
0$
#35
0)
0"
0(
1#
#40
0#
b101 '
b100 &
#45
0!
1)
1"
1(
1#
1$
#50
0#
b1000 '
b101 &
#55
1!
1#
#60
b1010 '
b110 &
0#
#65
1#
#70
b111 &
0#
0$
#75
0)
0"
0(
1#
#80
b100 '
b1000 &
0#
#85
0!
1#
#90
0#
b1010 '
b1001 &
#95
1#
#100
b1010 &
0#
1$
