
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16040 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 505.582 ; gain = 207.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (1#1) [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:46]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 578.961 ; gain = 280.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 578.961 ; gain = 280.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 578.961 ; gain = 280.746
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:70]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                read_wb0 |                00000000000000001 |                            00111
                 wait_wb |                00000000000000010 |                            00000
      store_wb0_load_wb1 |                00000000000000100 |                            01001
      store_wb1_load_wb2 |                00000000000001000 |                            01010
      store_wb2_load_wb3 |                00000000000010000 |                            01011
      store_wb3_load_wb4 |                00000000000100000 |                            01100
      store_wb4_load_wb5 |                00000000001000000 |                            01101
      store_wb5_load_wb6 |                00000000010000000 |                            01110
      store_wb6_load_wb7 |                00000000100000000 |                            01111
               store_wb7 |                00000001000000000 |                            10000
          wait_for_start |                00000010000000000 |                            00100
               read_addr |                00000100000000000 |                            00010
               wait_addr |                00001000000000000 |                            00001
            process_addr |                00010000000000000 |                            00011
              write_addr |                00100000000000000 |                            00101
                set_done |                01000000000000000 |                            00110
           wait_for_done |                10000000000000000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'project_reti_logiche'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:70]
WARNING: [Synth 8-327] inferring latch for variable 'o_address_next_reg' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'o_done_next_reg' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'wb_addresses_next_reg[7]' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'wb_addresses_next_reg[6]' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'wb_addresses_next_reg[5]' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'wb_addresses_next_reg[4]' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'wb_addresses_next_reg[3]' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'wb_addresses_next_reg[2]' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'wb_addresses_next_reg[1]' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'wb_addresses_next_reg[0]' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:72]
WARNING: [Synth 8-327] inferring latch for variable 'o_data_next_reg' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'wz_result_reg' [D:/Dynamis/ProgettoRetiLogiche/progetto_reti.srcs/sources_1/new/main.vhd:133]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 578.961 ; gain = 280.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 8     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                1 Bit    Registers := 3     
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  17 Input      5 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
	  17 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[4]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[5]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[6]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[7]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[8]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[9]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[10]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[11]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[12]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[13]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_next_reg[14]' (LD) to 'o_address_next_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_next_reg[15] )
INFO: [Synth 8-3886] merging instance 'o_address_reg[4]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[5]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[6]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[7]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[8]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[9]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[10]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[11]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[12]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[13]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3886] merging instance 'o_address_reg[14]' (FDE) to 'o_address_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\o_address_reg[15] )
WARNING: [Synth 8-3332] Sequential element (o_address_next_reg[15]) is unused and will be removed from module project_reti_logiche.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 797.621 ; gain = 499.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |    70|
|5     |LUT3   |     7|
|6     |LUT4   |     9|
|7     |LUT5   |     7|
|8     |LUT6   |    23|
|9     |FDCE   |    17|
|10    |FDPE   |     2|
|11    |FDRE   |    77|
|12    |LD     |    97|
|13    |IBUF   |    11|
|14    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   366|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 804.777 ; gain = 506.563
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 816.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 113 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 97 instances were transformed.
  LD => LDCE: 97 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 898.379 ; gain = 600.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 898.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Dynamis/ProgettoRetiLogiche/progetto_reti.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  9 23:42:51 2020...
