

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Jan 25 09:01:05 2024

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     8                           	psect	text0,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _PORTAbits	set	3968
    48   000000                     _TRISAbits	set	3986
    49   000000                     _TRISB	set	3987
    50   000000                     _ADCON1	set	4033
    51   000000                     _LATB	set	3978
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007FAA                     __pcinit:
    57                           	callstack 0
    58   007FAA                     start_initialization:
    59                           	callstack 0
    60   007FAA                     __initialization:
    61                           	callstack 0
    62                           
    63                           ; Clear objects allocated to COMRAM (2 bytes)
    64   007FAA  6A02               	clrf	(__pbssCOMRAM+1)& (0+255),c
    65   007FAC  6A01               	clrf	__pbssCOMRAM& (0+255),c
    66   007FAE                     end_of_initialization:
    67                           	callstack 0
    68   007FAE                     __end_of__initialization:
    69                           	callstack 0
    70   007FAE  0100               	movlb	0
    71   007FB0  EFDA  F03F         	goto	_main	;jump to C main() function
    72                           
    73                           	psect	bssCOMRAM
    74   000001                     __pbssCOMRAM:
    75                           	callstack 0
    76   000001                     _sumValue:
    77                           	callstack 0
    78   000001                     	ds	2
    79                           
    80                           	psect	cstackCOMRAM
    81   000003                     __pcstackCOMRAM:
    82                           	callstack 0
    83   000003                     ??_main:
    84                           
    85                           ; 1 bytes @ 0x0
    86   000003                     	ds	2
    87                           
    88 ;;
    89 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    90 ;;
    91 ;; *************** function _main *****************
    92 ;; Defined at:
    93 ;;		line 17 in file "main.c"
    94 ;; Parameters:    Size  Location     Type
    95 ;;		None
    96 ;; Auto vars:     Size  Location     Type
    97 ;;		None
    98 ;; Return value:  Size  Location     Type
    99 ;;                  1    wreg      void 
   100 ;; Registers used:
   101 ;;		wreg, status,2, status,0
   102 ;; Tracked objects:
   103 ;;		On entry : 0/0
   104 ;;		On exit  : 0/0
   105 ;;		Unchanged: 0/0
   106 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   107 ;;      Params:         0       0       0       0       0       0       0       0       0
   108 ;;      Locals:         0       0       0       0       0       0       0       0       0
   109 ;;      Temps:          2       0       0       0       0       0       0       0       0
   110 ;;      Totals:         2       0       0       0       0       0       0       0       0
   111 ;;Total ram usage:        2 bytes
   112 ;; This function calls:
   113 ;;		Nothing
   114 ;; This function is called by:
   115 ;;		Startup code after reset
   116 ;; This function uses a non-reentrant model
   117 ;;
   118                           
   119                           	psect	text0
   120   007FB4                     __ptext0:
   121                           	callstack 0
   122   007FB4                     _main:
   123                           	callstack 31
   124   007FB4                     
   125                           ;main.c: 18:     ADCON1 = 0X0F;
   126   007FB4  0E0F               	movlw	15
   127   007FB6  6EC1               	movwf	193,c	;volatile
   128                           
   129                           ;main.c: 19:     TRISB = 0;
   130   007FB8  0E00               	movlw	0
   131   007FBA  6E93               	movwf	147,c	;volatile
   132   007FBC                     
   133                           ;main.c: 20:     TRISAbits.RA0 = 1;
   134   007FBC  8092               	bsf	146,0,c	;volatile
   135   007FBE                     l706:
   136                           
   137                           ;main.c: 24:         if(PORTAbits.RA0 == 1){
   138   007FBE  A080               	btfss	128,0,c	;volatile
   139   007FC0  EFE4  F03F         	goto	u11
   140   007FC4  EFE6  F03F         	goto	u10
   141   007FC8                     u11:
   142   007FC8  EFEF  F03F         	goto	l20
   143   007FCC                     u10:
   144   007FCC                     
   145                           ;main.c: 25:             sumValue += 1;
   146   007FCC  4A01               	infsnz	_sumValue^0,f,c
   147   007FCE  2A02               	incf	(_sumValue+1)^0,f,c
   148   007FD0                     l21:
   149   007FD0  B080               	btfsc	128,0,c	;volatile
   150   007FD2  EFED  F03F         	goto	u21
   151   007FD6  EFEF  F03F         	goto	u20
   152   007FDA                     u21:
   153   007FDA  EFE8  F03F         	goto	l21
   154   007FDE                     u20:
   155   007FDE                     l20:
   156                           
   157                           ;main.c: 29:         LATB = sumValue;
   158   007FDE  C001  FF8A         	movff	_sumValue,3978	;volatile
   159   007FE2                     
   160                           ;main.c: 30:         _delay((unsigned long)((200)*(20000000/4000.0)));
   161   007FE2  0E06               	movlw	6
   162   007FE4  6E04               	movwf	(??_main+1)^0,c
   163   007FE6  0E13               	movlw	19
   164   007FE8  6E03               	movwf	??_main^0,c
   165   007FEA  0EAE               	movlw	174
   166   007FEC                     u37:
   167   007FEC  2EE8               	decfsz	wreg,f,c
   168   007FEE  D7FE               	bra	u37
   169   007FF0  2E03               	decfsz	??_main^0,f,c
   170   007FF2  D7FC               	bra	u37
   171   007FF4  2E04               	decfsz	(??_main+1)^0,f,c
   172   007FF6  D7FA               	bra	u37
   173   007FF8  EFDF  F03F         	goto	l706
   174   007FFC  EF00  F000         	goto	start
   175   008000                     __end_of_main:
   176                           	callstack 0
   177   000000                     
   178                           	psect	rparam
   179   000000                     
   180                           	psect	config
   181                           
   182                           ;Config register CONFIG1L @ 0x300000
   183                           ;	PLL Prescaler Selection bits
   184                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   185                           ;	System Clock Postscaler Selection bits
   186                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   187                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   188                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   189   300000                     	org	3145728
   190   300000  00                 	db	0
   191                           
   192                           ;Config register CONFIG1H @ 0x300001
   193                           ;	Oscillator Selection bits
   194                           ;	FOSC = HS, HS oscillator (HS)
   195                           ;	Fail-Safe Clock Monitor Enable bit
   196                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   197                           ;	Internal/External Oscillator Switchover bit
   198                           ;	IESO = OFF, Oscillator Switchover mode disabled
   199   300001                     	org	3145729
   200   300001  0C                 	db	12
   201                           
   202                           ;Config register CONFIG2L @ 0x300002
   203                           ;	Power-up Timer Enable bit
   204                           ;	PWRT = OFF, PWRT disabled
   205                           ;	Brown-out Reset Enable bits
   206                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   207                           ;	Brown-out Reset Voltage bits
   208                           ;	BORV = 3, Minimum setting 2.05V
   209                           ;	USB Voltage Regulator Enable bit
   210                           ;	VREGEN = OFF, USB voltage regulator disabled
   211   300002                     	org	3145730
   212   300002  1F                 	db	31
   213                           
   214                           ;Config register CONFIG2H @ 0x300003
   215                           ;	Watchdog Timer Enable bit
   216                           ;	WDT = ON, WDT enabled
   217                           ;	Watchdog Timer Postscale Select bits
   218                           ;	WDTPS = 32768, 1:32768
   219   300003                     	org	3145731
   220   300003  1F                 	db	31
   221                           
   222                           ; Padding undefined space
   223   300004                     	org	3145732
   224   300004  FF                 	db	255
   225                           
   226                           ;Config register CONFIG3H @ 0x300005
   227                           ;	CCP2 MUX bit
   228                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   229                           ;	PORTB A/D Enable bit
   230                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   231                           ;	Low-Power Timer 1 Oscillator Enable bit
   232                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   233                           ;	MCLR Pin Enable bit
   234                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   235   300005                     	org	3145733
   236   300005  83                 	db	131
   237                           
   238                           ;Config register CONFIG4L @ 0x300006
   239                           ;	Stack Full/Underflow Reset Enable bit
   240                           ;	STVREN = ON, Stack full/underflow will cause Reset
   241                           ;	Single-Supply ICSP Enable bit
   242                           ;	LVP = ON, Single-Supply ICSP enabled
   243                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   244                           ;	ICPRT = OFF, ICPORT disabled
   245                           ;	Extended Instruction Set Enable bit
   246                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   247                           ;	Background Debugger Enable bit
   248                           ;	DEBUG = 0x1, unprogrammed default
   249   300006                     	org	3145734
   250   300006  85                 	db	133
   251                           
   252                           ; Padding undefined space
   253   300007                     	org	3145735
   254   300007  FF                 	db	255
   255                           
   256                           ;Config register CONFIG5L @ 0x300008
   257                           ;	Code Protection bit
   258                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   259                           ;	Code Protection bit
   260                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   261                           ;	Code Protection bit
   262                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   263                           ;	Code Protection bit
   264                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   265   300008                     	org	3145736
   266   300008  0F                 	db	15
   267                           
   268                           ;Config register CONFIG5H @ 0x300009
   269                           ;	Boot Block Code Protection bit
   270                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   271                           ;	Data EEPROM Code Protection bit
   272                           ;	CPD = OFF, Data EEPROM is not code-protected
   273   300009                     	org	3145737
   274   300009  C0                 	db	192
   275                           
   276                           ;Config register CONFIG6L @ 0x30000A
   277                           ;	Write Protection bit
   278                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   279                           ;	Write Protection bit
   280                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   281                           ;	Write Protection bit
   282                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   283                           ;	Write Protection bit
   284                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   285   30000A                     	org	3145738
   286   30000A  0F                 	db	15
   287                           
   288                           ;Config register CONFIG6H @ 0x30000B
   289                           ;	Configuration Register Write Protection bit
   290                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   291                           ;	Boot Block Write Protection bit
   292                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   293                           ;	Data EEPROM Write Protection bit
   294                           ;	WRTD = OFF, Data EEPROM is not write-protected
   295   30000B                     	org	3145739
   296   30000B  E0                 	db	224
   297                           
   298                           ;Config register CONFIG7L @ 0x30000C
   299                           ;	Table Read Protection bit
   300                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   301                           ;	Table Read Protection bit
   302                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   303                           ;	Table Read Protection bit
   304                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   305                           ;	Table Read Protection bit
   306                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   307   30000C                     	org	3145740
   308   30000C  0F                 	db	15
   309                           
   310                           ;Config register CONFIG7H @ 0x30000D
   311                           ;	Boot Block Table Read Protection bit
   312                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   313   30000D                     	org	3145741
   314   30000D  40                 	db	64
   315                           tosu	equ	0xFFF
   316                           tosh	equ	0xFFE
   317                           tosl	equ	0xFFD
   318                           stkptr	equ	0xFFC
   319                           pclatu	equ	0xFFB
   320                           pclath	equ	0xFFA
   321                           pcl	equ	0xFF9
   322                           tblptru	equ	0xFF8
   323                           tblptrh	equ	0xFF7
   324                           tblptrl	equ	0xFF6
   325                           tablat	equ	0xFF5
   326                           prodh	equ	0xFF4
   327                           prodl	equ	0xFF3
   328                           indf0	equ	0xFEF
   329                           postinc0	equ	0xFEE
   330                           postdec0	equ	0xFED
   331                           preinc0	equ	0xFEC
   332                           plusw0	equ	0xFEB
   333                           fsr0h	equ	0xFEA
   334                           fsr0l	equ	0xFE9
   335                           wreg	equ	0xFE8
   336                           indf1	equ	0xFE7
   337                           postinc1	equ	0xFE6
   338                           postdec1	equ	0xFE5
   339                           preinc1	equ	0xFE4
   340                           plusw1	equ	0xFE3
   341                           fsr1h	equ	0xFE2
   342                           fsr1l	equ	0xFE1
   343                           bsr	equ	0xFE0
   344                           indf2	equ	0xFDF
   345                           postinc2	equ	0xFDE
   346                           postdec2	equ	0xFDD
   347                           preinc2	equ	0xFDC
   348                           plusw2	equ	0xFDB
   349                           fsr2h	equ	0xFDA
   350                           fsr2l	equ	0xFD9
   351                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         2
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BIGRAM             7FF      0       0      26        0.0%
EEDATA             100      0       0       0        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITCOMRAM           5F      0       0       0        0.0%
COMRAM              5F      2       4       1        4.2%
BITBIGSFRh          3E      0       0      21        0.0%
BITBIGSFRlh         2D      0       0      22        0.0%
BITBIGSFRlll        20      0       0      25        0.0%
BITBIGSFRllhl        9      0       0      24        0.0%
BITBIGSFRllhh        7      0       0      23        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%
STACK                0      0       0       2        0.0%
NULL                 0      0       0       0        0.0%
ABS                  0      0       4       3        0.0%
DATA                 0      0       4       4        0.0%
CODE                 0      0       0       0        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Jan 25 09:01:05 2024

                     l20 7FDE                       l21 7FD0                       u10 7FCC  
                     u11 7FC8                       u20 7FDE                       u21 7FDA  
                     u37 7FEC                      l710 7FE2                      l702 7FB4  
                    l704 7FBC                      l706 7FBE                      l708 7FCC  
                    wreg 000FE8                     _LATB 000F8A                     _main 7FB4  
                   start 0000             ___param_bank 000000                    ?_main 0003  
                  _TRISB 000F93          __initialization 7FAA             __end_of_main 8000  
                 ??_main 0003            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7FAE  
          ___rparam_used 000001           __pcstackCOMRAM 0003                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7FAA                  __ramtop 0800  
                __ptext0 7FB4     end_of_initialization 7FAE                _PORTAbits 000F80  
              _TRISAbits 000F92      start_initialization 7FAA              __pbssCOMRAM 0001  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 000000  
               _sumValue 0001  
