{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531928337136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531928337137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 18 11:38:56 2018 " "Processing started: Wed Jul 18 11:38:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531928337137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1531928337137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc MIPSProcessor -c MIPSProcessor " "Command: quartus_drc MIPSProcessor -c MIPSProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1531928337137 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPSProcessor.out.sdc " "Reading SDC File: 'MIPSProcessor.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1531928337406 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Assistant" 0 -1 1531928337407 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rst " "Node  \"rst\"" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337454 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1531928337454 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 3 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 3 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_counter\[26\]~94 " "Node  \"RS232:rs\|TX_counter\[26\]~94\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337455 ""} { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337455 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_counter\[17\]~34 " "Node  \"RS232:rs\|RX_counter\[17\]~34\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337455 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1531928337455 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " clk~inputclkctrl " "Node  \"clk~inputclkctrl\"" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_counter\[17\]~34 " "Node  \"RS232:rs\|RX_counter\[17\]~34\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_counter\[26\]~94 " "Node  \"RS232:rs\|TX_counter\[26\]~94\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_countZeroes\[10\]~48 " "Node  \"RS232:rs\|RX_countZeroes\[10\]~48\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_countOnes\[7\]~48 " "Node  \"RS232:rs\|RX_countOnes\[7\]~48\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_state~4 " "Node  \"RS232:rs\|RX_state~4\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_state~5 " "Node  \"RS232:rs\|RX_state~5\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|always2~5 " "Node  \"RS232:rs\|always2~5\"" {  } { { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|Equal0~10 " "Node  \"RS232:rs\|Equal0~10\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 73 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_currentBit~16 " "Node  \"RS232:rs\|TX_currentBit~16\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 150 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_currentBit~8 " "Node  \"RS232:rs\|RX_currentBit~8\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 40 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 542 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_state~4 " "Node  \"RS232:rs\|TX_state~4\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 160 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|Equal2~10 " "Node  \"RS232:rs\|Equal2~10\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 194 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " rxTemp\[7\]~0 " "Node  \"rxTemp\[7\]~0\"" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_state~5 " "Node  \"RS232:rs\|TX_state~5\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 160 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_currentBit\[0\]~17 " "Node  \"RS232:rs\|TX_currentBit\[0\]~17\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " TX\[7\]~0 " "Node  \"TX\[7\]~0\"" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_currentBit\[1\] " "Node  \"RS232:rs\|TX_currentBit\[1\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_currentBit\[2\] " "Node  \"RS232:rs\|TX_currentBit\[2\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_ready " "Node  \"RS232:rs\|TX_ready\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_currentBit\[0\] " "Node  \"RS232:rs\|RX_currentBit\[0\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_currentBit\[1\] " "Node  \"RS232:rs\|RX_currentBit\[1\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_counter\[13\] " "Node  \"RS232:rs\|TX_counter\[13\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_counter\[28\] " "Node  \"RS232:rs\|TX_counter\[28\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " en_TX " "Node  \"en_TX\"" {  } { { "../HDL/Main.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/Main.sv" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_currentBit\[0\] " "Node  \"RS232:rs\|TX_currentBit\[0\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_countZeroes\[6\] " "Node  \"RS232:rs\|RX_countZeroes\[6\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_counter\[30\] " "Node  \"RS232:rs\|TX_counter\[30\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|TX_counter\[25\] " "Node  \"RS232:rs\|TX_counter\[25\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 172 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_NODES_INFO" " RS232:rs\|RX_countOnes\[5\] " "Node  \"RS232:rs\|RX_countOnes\[5\]\"" {  } { { "../HDL/RS232.sv" "" { Text "/home/imaustyn/Desktop/FPGAComputer/HDL/RS232.sv" 58 -1 0 } } { "temporary_test_loc" "" { Generic "/home/imaustyn/Desktop/FPGAComputer/Quartus/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1531928337456 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1531928337456 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1531928337456 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "53 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 53 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1531928337457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531928337478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 18 11:38:57 2018 " "Processing ended: Wed Jul 18 11:38:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531928337478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531928337478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531928337478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1531928337478 ""}
