

================================================================
== Vivado HLS Report for 'Loop_1_proc'
================================================================
* Date:           Fri May 31 13:35:32 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hw_inverser
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  676801|  676801|  676801|  676801|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  676800|  676800|        16|          -|          -|  42300|    no    |
        +----------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    126|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    179|
|Register         |        -|      -|     199|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     199|    305|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_fu_115_p2        |     +    |      0|  0|  23|          16|           1|
    |sum3_fu_125_p2     |     +    |      0|  0|  40|          33|          33|
    |sum9_fu_140_p2     |     +    |      0|  0|  40|          33|          33|
    |tmp_i_fu_109_p2    |   icmp   |      0|  0|  13|          16|          16|
    |ap_block_state1    |    or    |      0|  0|   2|           1|           1|
    |tmp_2_i_fu_155_p2  |    xor   |      0|  0|   8|           8|           2|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 126|         107|          86|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  89|         18|    1|         18|
    |ap_done                              |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_img_in_ARREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_img_in_AWREADY  |   9|          2|    1|          2|
    |ap_sig_ioackin_m_axi_img_in_WREADY   |   9|          2|    1|          2|
    |i_0_i_i_reg_90                       |   9|          2|   16|         32|
    |img_in_blk_n_AR                      |   9|          2|    1|          2|
    |img_in_blk_n_AW                      |   9|          2|    1|          2|
    |img_in_blk_n_B                       |   9|          2|    1|          2|
    |img_in_blk_n_R                       |   9|          2|    1|          2|
    |img_in_blk_n_W                       |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 179|         38|   26|         68|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  17|   0|   17|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_img_in_ARREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_img_in_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_img_in_WREADY   |   1|   0|    1|          0|
    |i_0_i_i_reg_90                       |  16|   0|   16|          0|
    |i_reg_173                            |  16|   0|   16|          0|
    |img_in_addr_1_reg_184                |  32|   0|   32|          0|
    |img_in_addr_read_reg_190             |   8|   0|    8|          0|
    |img_in_addr_reg_178                  |  32|   0|   32|          0|
    |sext6_cast_reg_165                   |  33|   0|   33|          0|
    |sext_cast_reg_160                    |  33|   0|   33|          0|
    |tmp_2_i_reg_195                      |   8|   0|    8|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 199|   0|  199|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   Loop_1_proc  | return value |
|m_axi_img_in_AWVALID   | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWREADY   |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWADDR    | out |   32|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWID      | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWLEN     | out |   32|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWSIZE    | out |    3|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWBURST   | out |    2|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWLOCK    | out |    2|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWCACHE   | out |    4|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWPROT    | out |    3|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWQOS     | out |    4|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWREGION  | out |    4|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_AWUSER    | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_WVALID    | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_WREADY    |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_WDATA     | out |    8|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_WSTRB     | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_WLAST     | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_WID       | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_WUSER     | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARVALID   | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARREADY   |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARADDR    | out |   32|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARID      | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARLEN     | out |   32|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARSIZE    | out |    3|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARBURST   | out |    2|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARLOCK    | out |    2|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARCACHE   | out |    4|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARPROT    | out |    3|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARQOS     | out |    4|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARREGION  | out |    4|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_ARUSER    | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_RVALID    |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_RREADY    | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_RDATA     |  in |    8|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_RLAST     |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_RID       |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_RUSER     |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_RRESP     |  in |    2|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_BVALID    |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_BREADY    | out |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_BRESP     |  in |    2|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_BID       |  in |    1|    m_axi   |     img_in     |    pointer   |
|m_axi_img_in_BUSER     |  in |    1|    m_axi   |     img_in     |    pointer   |
|img_in_offset          |  in |   32|   ap_none  |  img_in_offset |    scalar    |
|img_out_offset         |  in |   32|   ap_none  | img_out_offset |    scalar    |
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_in, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [6 x i8]* @p_str2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_in, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 42300, [6 x i8]* @p_str2, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%img_out_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_out_offset)" [hw_inverser/inv.cpp:24]   --->   Operation 20 'read' 'img_out_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_in_offset_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_in_offset)" [hw_inverser/inv.cpp:24]   --->   Operation 21 'read' 'img_in_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_cast = sext i32 %img_in_offset_read to i33" [hw_inverser/inv.cpp:24]   --->   Operation 22 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext6_cast = sext i32 %img_out_offset_read to i33" [hw_inverser/inv.cpp:24]   --->   Operation 23 'sext' 'sext6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %0"   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i16 [ 0, %newFuncRoot ], [ %i, %1 ]"   --->   Operation 25 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.42ns)   --->   "%tmp_i = icmp eq i16 %i_0_i_i, -23236" [hw_inverser/inv.cpp:23]   --->   Operation 26 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 42300, i64 42300, i64 42300) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.07ns)   --->   "%i = add i16 %i_0_i_i, 1" [hw_inverser/inv.cpp:23]   --->   Operation 28 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %inverse_img_.exit.exitStub, label %1" [hw_inverser/inv.cpp:23]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1_i_cast = zext i16 %i_0_i_i to i33" [hw_inverser/inv.cpp:24]   --->   Operation 30 'zext' 'tmp_1_i_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (2.55ns)   --->   "%sum3 = add i33 %sext_cast, %tmp_1_i_cast" [hw_inverser/inv.cpp:24]   --->   Operation 31 'add' 'sum3' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sum3_cast = sext i33 %sum3 to i64" [hw_inverser/inv.cpp:24]   --->   Operation 32 'sext' 'sum3_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%img_in_addr = getelementptr i8* %img_in, i64 %sum3_cast" [hw_inverser/inv.cpp:24]   --->   Operation 33 'getelementptr' 'img_in_addr' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%sum9 = add i33 %sext6_cast, %tmp_1_i_cast" [hw_inverser/inv.cpp:24]   --->   Operation 34 'add' 'sum9' <Predicate = (!tmp_i)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%sum9_cast = sext i33 %sum9 to i64" [hw_inverser/inv.cpp:24]   --->   Operation 35 'sext' 'sum9_cast' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%img_in_addr_1 = getelementptr i8* %img_in, i64 %sum9_cast" [hw_inverser/inv.cpp:24]   --->   Operation 36 'getelementptr' 'img_in_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 37 'ret' <Predicate = (tmp_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 38 [7/7] (8.75ns)   --->   "%img_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_in_addr, i32 1)" [hw_inverser/inv.cpp:24]   --->   Operation 38 'readreq' 'img_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 39 [6/7] (8.75ns)   --->   "%img_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_in_addr, i32 1)" [hw_inverser/inv.cpp:24]   --->   Operation 39 'readreq' 'img_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 40 [5/7] (8.75ns)   --->   "%img_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_in_addr, i32 1)" [hw_inverser/inv.cpp:24]   --->   Operation 40 'readreq' 'img_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 41 [4/7] (8.75ns)   --->   "%img_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_in_addr, i32 1)" [hw_inverser/inv.cpp:24]   --->   Operation 41 'readreq' 'img_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 42 [3/7] (8.75ns)   --->   "%img_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_in_addr, i32 1)" [hw_inverser/inv.cpp:24]   --->   Operation 42 'readreq' 'img_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 43 [2/7] (8.75ns)   --->   "%img_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_in_addr, i32 1)" [hw_inverser/inv.cpp:24]   --->   Operation 43 'readreq' 'img_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 44 [1/7] (8.75ns)   --->   "%img_in_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %img_in_addr, i32 1)" [hw_inverser/inv.cpp:24]   --->   Operation 44 'readreq' 'img_in_load_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 45 [1/1] (8.75ns)   --->   "%img_in_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %img_in_addr)" [hw_inverser/inv.cpp:24]   --->   Operation 45 'read' 'img_in_addr_read' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 46 [1/1] (0.99ns)   --->   "%tmp_2_i = xor i8 %img_in_addr_read, -1" [hw_inverser/inv.cpp:24]   --->   Operation 46 'xor' 'tmp_2_i' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 47 [1/1] (8.75ns)   --->   "%img_in_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %img_in_addr_1, i32 1)" [hw_inverser/inv.cpp:24]   --->   Operation 47 'writereq' 'img_in_addr_3_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.75>
ST_12 : Operation 48 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %img_in_addr_1, i8 %tmp_2_i, i1 true)" [hw_inverser/inv.cpp:24]   --->   Operation 48 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 8.75>
ST_13 : Operation 49 [5/5] (8.75ns)   --->   "%img_in_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_in_addr_1)" [hw_inverser/inv.cpp:24]   --->   Operation 49 'writeresp' 'img_in_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 50 [4/5] (8.75ns)   --->   "%img_in_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_in_addr_1)" [hw_inverser/inv.cpp:24]   --->   Operation 50 'writeresp' 'img_in_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 51 [3/5] (8.75ns)   --->   "%img_in_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_in_addr_1)" [hw_inverser/inv.cpp:24]   --->   Operation 51 'writeresp' 'img_in_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 52 [2/5] (8.75ns)   --->   "%img_in_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_in_addr_1)" [hw_inverser/inv.cpp:24]   --->   Operation 52 'writeresp' 'img_in_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 53 [1/5] (8.75ns)   --->   "%img_in_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %img_in_addr_1)" [hw_inverser/inv.cpp:24]   --->   Operation 53 'writeresp' 'img_in_addr_3_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "br label %0" [hw_inverser/inv.cpp:23]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ img_in_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_out_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_18         (specinterface    ) [ 000000000000000000]
StgValue_19         (specinterface    ) [ 000000000000000000]
img_out_offset_read (read             ) [ 000000000000000000]
img_in_offset_read  (read             ) [ 000000000000000000]
sext_cast           (sext             ) [ 001111111111111111]
sext6_cast          (sext             ) [ 001111111111111111]
StgValue_24         (br               ) [ 011111111111111111]
i_0_i_i             (phi              ) [ 001000000000000000]
tmp_i               (icmp             ) [ 001111111111111111]
empty               (speclooptripcount) [ 000000000000000000]
i                   (add              ) [ 011111111111111111]
StgValue_29         (br               ) [ 000000000000000000]
tmp_1_i_cast        (zext             ) [ 000000000000000000]
sum3                (add              ) [ 000000000000000000]
sum3_cast           (sext             ) [ 000000000000000000]
img_in_addr         (getelementptr    ) [ 000111111110000000]
sum9                (add              ) [ 000000000000000000]
sum9_cast           (sext             ) [ 000000000000000000]
img_in_addr_1       (getelementptr    ) [ 000111111111111111]
StgValue_37         (ret              ) [ 000000000000000000]
img_in_load_req     (readreq          ) [ 000000000000000000]
img_in_addr_read    (read             ) [ 000000000001000000]
tmp_2_i             (xor              ) [ 000000000000100000]
img_in_addr_3_req   (writereq         ) [ 000000000000000000]
StgValue_48         (write            ) [ 000000000000000000]
img_in_addr_3_resp  (writeresp        ) [ 000000000000000000]
StgValue_54         (br               ) [ 011111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_out_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="img_out_offset_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_out_offset_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="img_in_offset_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_offset_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_readreq_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="1"/>
<pin id="65" dir="0" index="2" bw="1" slack="0"/>
<pin id="66" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="img_in_load_req/3 "/>
</bind>
</comp>

<comp id="69" class="1004" name="img_in_addr_read_read_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="8" slack="8"/>
<pin id="72" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="img_in_addr_read/10 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_writeresp_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="9"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="img_in_addr_3_req/11 img_in_addr_3_resp/13 "/>
</bind>
</comp>

<comp id="81" class="1004" name="StgValue_48_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="8" slack="10"/>
<pin id="84" dir="0" index="2" bw="8" slack="1"/>
<pin id="85" dir="0" index="3" bw="1" slack="0"/>
<pin id="86" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_48/12 "/>
</bind>
</comp>

<comp id="90" class="1005" name="i_0_i_i_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="1"/>
<pin id="92" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_0_i_i_phi_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="16" slack="0"/>
<pin id="98" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="sext_cast_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext6_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext6_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="tmp_i_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="i_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_1_i_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i_cast/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="sum3_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="16" slack="0"/>
<pin id="128" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum3_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="33" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum3_cast/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="img_in_addr_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sum9_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sum9_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="33" slack="0"/>
<pin id="147" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum9_cast/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="img_in_addr_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_in_addr_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_2_i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="1"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_2_i/11 "/>
</bind>
</comp>

<comp id="160" class="1005" name="sext_cast_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="33" slack="1"/>
<pin id="162" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="165" class="1005" name="sext6_cast_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="33" slack="1"/>
<pin id="167" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="sext6_cast "/>
</bind>
</comp>

<comp id="173" class="1005" name="i_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="178" class="1005" name="img_in_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr "/>
</bind>
</comp>

<comp id="184" class="1005" name="img_in_addr_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="9"/>
<pin id="186" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="img_in_addr_1 "/>
</bind>
</comp>

<comp id="190" class="1005" name="img_in_addr_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_in_addr_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_2_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="36" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="73"><net_src comp="38" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="36" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="81" pin=3"/></net>

<net id="89"><net_src comp="48" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="90" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="56" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="108"><net_src comp="50" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="94" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="94" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="124"><net_src comp="94" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="129"><net_src comp="121" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="125" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="121" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="140" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="145" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="40" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="163"><net_src comp="101" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="168"><net_src comp="105" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="176"><net_src comp="115" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="181"><net_src comp="134" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="183"><net_src comp="178" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="187"><net_src comp="149" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="193"><net_src comp="69" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="198"><net_src comp="155" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="81" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_in | {11 12 13 14 15 16 17 }
 - Input state : 
	Port: Loop_1_proc : img_in | {3 4 5 6 7 8 9 10 }
	Port: Loop_1_proc : img_in_offset | {1 }
	Port: Loop_1_proc : img_out_offset | {1 }
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		i : 1
		StgValue_29 : 2
		tmp_1_i_cast : 1
		sum3 : 2
		sum3_cast : 3
		img_in_addr : 4
		sum9 : 2
		sum9_cast : 3
		img_in_addr_1 : 4
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_115            |    0    |    23   |
|    add   |           sum3_fu_125          |    0    |    39   |
|          |           sum9_fu_140          |    0    |    39   |
|----------|--------------------------------|---------|---------|
|   icmp   |          tmp_i_fu_109          |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    xor   |         tmp_2_i_fu_155         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          | img_out_offset_read_read_fu_50 |    0    |    0    |
|   read   |  img_in_offset_read_read_fu_56 |    0    |    0    |
|          |   img_in_addr_read_read_fu_69  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_62       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| writeresp|       grp_writeresp_fu_74      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |     StgValue_48_write_fu_81    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        sext_cast_fu_101        |    0    |    0    |
|   sext   |        sext6_cast_fu_105       |    0    |    0    |
|          |        sum3_cast_fu_130        |    0    |    0    |
|          |        sum9_cast_fu_145        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |       tmp_1_i_cast_fu_121      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   122   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     i_0_i_i_reg_90     |   16   |
|        i_reg_173       |   16   |
|  img_in_addr_1_reg_184 |    8   |
|img_in_addr_read_reg_190|    8   |
|   img_in_addr_reg_178  |    8   |
|   sext6_cast_reg_165   |   33   |
|    sext_cast_reg_160   |   33   |
|     tmp_2_i_reg_195    |    8   |
+------------------------+--------+
|          Total         |   130  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_74 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    2   ||  1.769  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   122  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   130  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   130  |   122  |
+-----------+--------+--------+--------+
