INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAMINDU/Desktop/2nd sem/Computer Organization and Digital Design/Week 10/Lab 9-10/Nanoprocessor/Register Bank/Register_Bank.sim/sim_1/synth/func/xsim/TB_Decoder_3_to_8_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
