# system info wasca on 2015.07.15.01:37:08
system_info:
name,value
DEVICE,10M04SCE144A7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1436853243
#
#
# Files generated for wasca on 2015.07.15.01:37:08
files:
filepath,kind,attributes,module,is_top
simulation/wasca.vhd,VHDL,,wasca,true
simulation/wasca_rst_controller.vhd,VHDL,,wasca,false
simulation/wasca_rst_controller_001.vhd,VHDL,,wasca,false
simulation/submodules/wasca_altpll_0.vho,VHDL,,wasca_altpll_0,false
simulation/submodules/wasca_external_sdram_controller.vhd,VHDL,,wasca_external_sdram_controller,false
simulation/submodules/wasca_nios2_gen2_0.vhd,VHDL,,wasca_nios2_gen2_0,false
simulation/submodules/mentor/altera_onchip_flash_util.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_onchip_flash,false
simulation/submodules/mentor/altera_onchip_flash.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_onchip_flash,false
simulation/submodules/mentor/altera_onchip_flash_avmm_data_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_onchip_flash,false
simulation/submodules/aldec/altera_onchip_flash_util.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_onchip_flash,false
simulation/submodules/aldec/altera_onchip_flash.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_onchip_flash,false
simulation/submodules/aldec/altera_onchip_flash_avmm_data_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_onchip_flash,false
simulation/submodules/wasca_onchip_memory2_0.hex,HEX,,wasca_onchip_memory2_0,false
simulation/submodules/wasca_onchip_memory2_0.vhd,VHDL,,wasca_onchip_memory2_0,false
simulation/submodules/wasca_pio_0.vhd,VHDL,,wasca_pio_0,false
simulation/submodules/wasca_sd_card_spi.vhd,VHDL,,wasca_sd_card_spi,false
simulation/submodules/sega_saturn_abus_slave.vhd,VHDL,,sega_saturn_abus_slave,false
simulation/submodules/wasca_mm_interconnect_0.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_to_nios2_gen2_0_data_master_rsp_width_adapter.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_sega_saturn_abus_slave_0_avalon_master_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_data_master_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_instruction_master_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_agent.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_onchip_flash_0_data_agent.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_debug_mem_slave_agent.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_onchip_flash_0_data_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_debug_mem_slave_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_altpll_0_pll_slave_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_onchip_memory2_0_s1_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_pio_0_s1_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_sd_card_spi_spi_control_port_translator.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_sega_saturn_abus_slave_0_avalon_master_agent.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_mm_interconnect_0_nios2_gen2_0_data_master_agent.vhd,VHDL,,wasca_mm_interconnect_0,false
simulation/submodules/wasca_irq_mapper.vho,VHDL,,wasca_irq_mapper,false
simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
simulation/submodules/wasca_nios2_gen2_0_cpu.sdc,SDC,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu.vhd,VHDL,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_debug_slave_sysclk.vhd,VHDL,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_debug_slave_tck.vhd,VHDL,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_debug_slave_wrapper.vhd,VHDL,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/wasca_nios2_gen2_0_cpu_test_bench.vhd,VHDL,,wasca_nios2_gen2_0_cpu,false
simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rsp_fifo.vho,VHDL,,wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rsp_fifo,false
simulation/submodules/wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo.vho,VHDL,,wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo,false
simulation/submodules/wasca_mm_interconnect_0_onchip_flash_0_data_agent_rsp_fifo.vho,VHDL,,wasca_mm_interconnect_0_onchip_flash_0_data_agent_rsp_fifo,false
simulation/submodules/wasca_mm_interconnect_0_altpll_0_pll_slave_agent_rdata_fifo.vho,VHDL,,wasca_mm_interconnect_0_altpll_0_pll_slave_agent_rdata_fifo,false
simulation/submodules/wasca_mm_interconnect_0_router.vho,VHDL,,wasca_mm_interconnect_0_router,false
simulation/submodules/wasca_mm_interconnect_0_router_001.vho,VHDL,,wasca_mm_interconnect_0_router_001,false
simulation/submodules/wasca_mm_interconnect_0_router_002.vho,VHDL,,wasca_mm_interconnect_0_router_002,false
simulation/submodules/wasca_mm_interconnect_0_router_003.vho,VHDL,,wasca_mm_interconnect_0_router_003,false
simulation/submodules/wasca_mm_interconnect_0_router_004.vho,VHDL,,wasca_mm_interconnect_0_router_004,false
simulation/submodules/wasca_mm_interconnect_0_router_006.vho,VHDL,,wasca_mm_interconnect_0_router_006,false
simulation/submodules/mentor/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_incr_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_wrap_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_default_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_incr_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_wrap_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_default_burst_converter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
simulation/submodules/wasca_mm_interconnect_0_cmd_demux.vho,VHDL,,wasca_mm_interconnect_0_cmd_demux,false
simulation/submodules/wasca_mm_interconnect_0_cmd_demux_001.vho,VHDL,,wasca_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/wasca_mm_interconnect_0_cmd_demux_002.vho,VHDL,,wasca_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/wasca_mm_interconnect_0_cmd_mux.vho,VHDL,,wasca_mm_interconnect_0_cmd_mux,false
simulation/submodules/wasca_mm_interconnect_0_cmd_mux_001.vho,VHDL,,wasca_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/wasca_mm_interconnect_0_cmd_mux_003.vho,VHDL,,wasca_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/wasca_mm_interconnect_0_rsp_demux.vho,VHDL,,wasca_mm_interconnect_0_rsp_demux,false
simulation/submodules/wasca_mm_interconnect_0_rsp_demux_003.vho,VHDL,,wasca_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/wasca_mm_interconnect_0_rsp_demux_004.vho,VHDL,,wasca_mm_interconnect_0_rsp_demux_004,false
simulation/submodules/wasca_mm_interconnect_0_rsp_mux.vho,VHDL,,wasca_mm_interconnect_0_rsp_mux,false
simulation/submodules/wasca_mm_interconnect_0_rsp_mux_001.vho,VHDL,,wasca_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/wasca_mm_interconnect_0_rsp_mux_002.vho,VHDL,,wasca_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
simulation/submodules/mentor/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/mentor/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/aldec/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/aldec/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/wasca_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,wasca_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/wasca_mm_interconnect_0_avalon_st_adapter_001.vhd,VHDL,,wasca_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/wasca_mm_interconnect_0_avalon_st_adapter_error_adapter_0.vho,VHDL,,wasca_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/wasca_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.vho,VHDL,,wasca_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
wasca.altpll_0,wasca_altpll_0
wasca.external_sdram_controller,wasca_external_sdram_controller
wasca.nios2_gen2_0,wasca_nios2_gen2_0
wasca.nios2_gen2_0.cpu,wasca_nios2_gen2_0_cpu
wasca.onchip_flash_0,altera_onchip_flash
wasca.onchip_memory2_0,wasca_onchip_memory2_0
wasca.pio_0,wasca_pio_0
wasca.sd_card_spi,wasca_sd_card_spi
wasca.sega_saturn_abus_slave_0,sega_saturn_abus_slave
wasca.mm_interconnect_0,wasca_mm_interconnect_0
wasca.mm_interconnect_0.sega_saturn_abus_slave_0_avalon_master_translator,altera_merlin_master_translator
wasca.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
wasca.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
wasca.mm_interconnect_0.sega_saturn_abus_slave_0_avalon_master_translator,altera_merlin_master_translator
wasca.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
wasca.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
wasca.mm_interconnect_0.external_sdram_controller_s1_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.onchip_flash_0_data_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.altpll_0_pll_slave_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.sd_card_spi_spi_control_port_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.external_sdram_controller_s1_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.onchip_flash_0_data_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.altpll_0_pll_slave_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.sd_card_spi_spi_control_port_translator,altera_merlin_slave_translator
wasca.mm_interconnect_0.sega_saturn_abus_slave_0_avalon_master_agent,altera_merlin_master_agent
wasca.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
wasca.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
wasca.mm_interconnect_0.sega_saturn_abus_slave_0_avalon_master_agent,altera_merlin_master_agent
wasca.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
wasca.mm_interconnect_0.external_sdram_controller_s1_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.onchip_flash_0_data_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.altpll_0_pll_slave_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.sd_card_spi_spi_control_port_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.external_sdram_controller_s1_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.onchip_flash_0_data_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
wasca.mm_interconnect_0.external_sdram_controller_s1_agent_rsp_fifo,wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rsp_fifo
wasca.mm_interconnect_0.external_sdram_controller_s1_agent_rdata_fifo,wasca_mm_interconnect_0_external_sdram_controller_s1_agent_rdata_fifo
wasca.mm_interconnect_0.onchip_flash_0_data_agent_rsp_fifo,wasca_mm_interconnect_0_onchip_flash_0_data_agent_rsp_fifo
wasca.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,wasca_mm_interconnect_0_onchip_flash_0_data_agent_rsp_fifo
wasca.mm_interconnect_0.altpll_0_pll_slave_agent_rsp_fifo,wasca_mm_interconnect_0_onchip_flash_0_data_agent_rsp_fifo
wasca.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,wasca_mm_interconnect_0_onchip_flash_0_data_agent_rsp_fifo
wasca.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,wasca_mm_interconnect_0_onchip_flash_0_data_agent_rsp_fifo
wasca.mm_interconnect_0.sd_card_spi_spi_control_port_agent_rsp_fifo,wasca_mm_interconnect_0_onchip_flash_0_data_agent_rsp_fifo
wasca.mm_interconnect_0.altpll_0_pll_slave_agent_rdata_fifo,wasca_mm_interconnect_0_altpll_0_pll_slave_agent_rdata_fifo
wasca.mm_interconnect_0.router,wasca_mm_interconnect_0_router
wasca.mm_interconnect_0.router_001,wasca_mm_interconnect_0_router_001
wasca.mm_interconnect_0.router_002,wasca_mm_interconnect_0_router_002
wasca.mm_interconnect_0.router_003,wasca_mm_interconnect_0_router_003
wasca.mm_interconnect_0.router_004,wasca_mm_interconnect_0_router_004
wasca.mm_interconnect_0.router_005,wasca_mm_interconnect_0_router_004
wasca.mm_interconnect_0.router_006,wasca_mm_interconnect_0_router_006
wasca.mm_interconnect_0.router_007,wasca_mm_interconnect_0_router_006
wasca.mm_interconnect_0.router_008,wasca_mm_interconnect_0_router_006
wasca.mm_interconnect_0.router_009,wasca_mm_interconnect_0_router_006
wasca.mm_interconnect_0.external_sdram_controller_s1_burst_adapter,altera_merlin_burst_adapter
wasca.mm_interconnect_0.cmd_demux,wasca_mm_interconnect_0_cmd_demux
wasca.mm_interconnect_0.cmd_demux_001,wasca_mm_interconnect_0_cmd_demux_001
wasca.mm_interconnect_0.cmd_demux_002,wasca_mm_interconnect_0_cmd_demux_002
wasca.mm_interconnect_0.rsp_demux_001,wasca_mm_interconnect_0_cmd_demux_002
wasca.mm_interconnect_0.rsp_demux_002,wasca_mm_interconnect_0_cmd_demux_002
wasca.mm_interconnect_0.cmd_mux,wasca_mm_interconnect_0_cmd_mux
wasca.mm_interconnect_0.cmd_mux_001,wasca_mm_interconnect_0_cmd_mux_001
wasca.mm_interconnect_0.cmd_mux_002,wasca_mm_interconnect_0_cmd_mux_001
wasca.mm_interconnect_0.cmd_mux_003,wasca_mm_interconnect_0_cmd_mux_003
wasca.mm_interconnect_0.cmd_mux_004,wasca_mm_interconnect_0_cmd_mux_003
wasca.mm_interconnect_0.cmd_mux_005,wasca_mm_interconnect_0_cmd_mux_003
wasca.mm_interconnect_0.cmd_mux_006,wasca_mm_interconnect_0_cmd_mux_003
wasca.mm_interconnect_0.rsp_demux,wasca_mm_interconnect_0_rsp_demux
wasca.mm_interconnect_0.rsp_demux_003,wasca_mm_interconnect_0_rsp_demux_003
wasca.mm_interconnect_0.rsp_demux_004,wasca_mm_interconnect_0_rsp_demux_004
wasca.mm_interconnect_0.rsp_demux_005,wasca_mm_interconnect_0_rsp_demux_004
wasca.mm_interconnect_0.rsp_demux_006,wasca_mm_interconnect_0_rsp_demux_004
wasca.mm_interconnect_0.rsp_mux,wasca_mm_interconnect_0_rsp_mux
wasca.mm_interconnect_0.rsp_mux_001,wasca_mm_interconnect_0_rsp_mux_001
wasca.mm_interconnect_0.rsp_mux_002,wasca_mm_interconnect_0_rsp_mux_002
wasca.mm_interconnect_0.nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter,altera_merlin_width_adapter
wasca.mm_interconnect_0.external_sdram_controller_s1_to_nios2_gen2_0_data_master_rsp_width_adapter,altera_merlin_width_adapter
wasca.mm_interconnect_0.nios2_gen2_0_data_master_to_external_sdram_controller_s1_cmd_width_adapter,altera_merlin_width_adapter
wasca.mm_interconnect_0.external_sdram_controller_s1_to_nios2_gen2_0_data_master_rsp_width_adapter,altera_merlin_width_adapter
wasca.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
wasca.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
wasca.mm_interconnect_0.avalon_st_adapter,wasca_mm_interconnect_0_avalon_st_adapter
wasca.mm_interconnect_0.avalon_st_adapter.error_adapter_0,wasca_mm_interconnect_0_avalon_st_adapter_error_adapter_0
wasca.mm_interconnect_0.avalon_st_adapter_001,wasca_mm_interconnect_0_avalon_st_adapter_001
wasca.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,wasca_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
wasca.mm_interconnect_0.avalon_st_adapter_002,wasca_mm_interconnect_0_avalon_st_adapter_001
wasca.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,wasca_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
wasca.mm_interconnect_0.avalon_st_adapter_003,wasca_mm_interconnect_0_avalon_st_adapter_001
wasca.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,wasca_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
wasca.mm_interconnect_0.avalon_st_adapter_004,wasca_mm_interconnect_0_avalon_st_adapter_001
wasca.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,wasca_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
wasca.mm_interconnect_0.avalon_st_adapter_005,wasca_mm_interconnect_0_avalon_st_adapter_001
wasca.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,wasca_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
wasca.mm_interconnect_0.avalon_st_adapter_006,wasca_mm_interconnect_0_avalon_st_adapter_001
wasca.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,wasca_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
wasca.irq_mapper,wasca_irq_mapper
wasca.rst_controller,altera_reset_controller
wasca.rst_controller_001,altera_reset_controller
wasca.rst_controller,altera_reset_controller
wasca.rst_controller_001,altera_reset_controller
