Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec 18 11:18:58 2019
| Host         : shts-server running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.111        0.000                      0                25706        0.021        0.000                      0                25706        3.750        0.000                       0                  8999  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.111        0.000                      0                25706        0.021        0.000                      0                25706        3.750        0.000                       0                  8999  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.111ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.968ns (36.634%)  route 5.134ns (63.366%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[4])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[4]
                         net (fo=1, routed)           0.932     8.346    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[4]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.470 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_66/O
                         net (fo=1, routed)           0.811     9.280    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.658    11.063    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[4]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.586    12.765    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.174    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -11.063    
  -------------------------------------------------------------------
                         slack                                  1.111    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 2.968ns (36.888%)  route 5.078ns (63.112%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[5])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[5]
                         net (fo=1, routed)           0.870     8.284    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[5]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.408 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_61/O
                         net (fo=1, routed)           0.855     9.263    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_9
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.620    11.007    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[5]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.586    12.765    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.174    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.183ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 2.968ns (36.938%)  route 5.067ns (63.062%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[5])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[5]
                         net (fo=1, routed)           0.870     8.284    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[5]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.408 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_61/O
                         net (fo=1, routed)           0.855     9.263    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_9
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.609    10.996    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[5]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.591    12.770    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.129    12.899    
                         clock uncertainty           -0.154    12.745    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.179    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  1.183    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 2.968ns (37.032%)  route 5.047ns (62.968%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[1])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[1]
                         net (fo=1, routed)           0.957     8.371    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[1]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.495 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_80/O
                         net (fo=1, routed)           0.827     9.323    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I2_O)        0.124     9.447 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/ram_reg_0_i_14/O
                         net (fo=8, routed)           1.529    10.976    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[1]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.586    12.765    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    12.174    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -10.976    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.292ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.921ns  (logic 2.968ns (37.471%)  route 4.953ns (62.529%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[2])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[2]
                         net (fo=1, routed)           0.959     8.373    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[2]
    SLICE_X36Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.497 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_75/O
                         net (fo=1, routed)           0.716     9.213    design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I2_O)        0.124     9.337 r  design_1_i/network_0/inst/grp_up_sampling2d_fix16_fu_414/ram_reg_0_i_13/O
                         net (fo=8, routed)           1.545    10.882    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[2]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.586    12.765    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    12.174    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  1.292    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.908ns  (logic 2.968ns (37.532%)  route 4.940ns (62.468%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[0])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[0]
                         net (fo=1, routed)           1.090     8.504    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.124     8.628 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_86/O
                         net (fo=1, routed)           0.608     9.236    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_1
    SLICE_X32Y8          LUT6 (Prop_lut6_I3_O)        0.124     9.360 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_15/O
                         net (fo=8, routed)           1.509    10.869    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[0]
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.586    12.765    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y3          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4/CLKARDCLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    RAMB36_X3Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    12.174    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_4
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -10.869    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.315ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.903ns  (logic 2.968ns (37.554%)  route 4.935ns (62.446%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[4])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[4]
                         net (fo=1, routed)           0.932     8.346    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[4]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.470 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_66/O
                         net (fo=1, routed)           0.811     9.280    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.460    10.864    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[4]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.591    12.770    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.129    12.899    
                         clock uncertainty           -0.154    12.745    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.179    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  1.315    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.882ns  (logic 2.968ns (37.657%)  route 4.914ns (62.343%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[4])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[4]
                         net (fo=1, routed)           0.932     8.346    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[4]
    SLICE_X40Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.470 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_66/O
                         net (fo=1, routed)           0.811     9.280    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_5
    SLICE_X32Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.404 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_11/O
                         net (fo=8, routed)           1.438    10.843    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[4]
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.595    12.774    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    12.183    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                         -10.843    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.367ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.855ns  (logic 2.968ns (37.787%)  route 4.887ns (62.213%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[5])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[5]
                         net (fo=1, routed)           0.870     8.284    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[5]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.408 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_61/O
                         net (fo=1, routed)           0.855     9.263    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_9
    SLICE_X31Y6          LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_10/O
                         net (fo=8, routed)           1.428    10.816    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[5]
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.595    12.774    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y1          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.129    12.903    
                         clock uncertainty           -0.154    12.749    
    RAMB36_X3Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.183    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                         12.183    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  1.367    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.836ns  (logic 2.968ns (37.875%)  route 4.868ns (62.125%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.667     2.961    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/ap_clk
    SLICE_X40Y7          FDRE                                         r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.456     3.417 f  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227_reg[0]/Q
                         net (fo=18, routed)          0.871     4.288    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/k_w_reg_227[0]
    SLICE_X36Y4          LUT2 (Prop_lut2_I1_O)        0.116     4.404 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16/O
                         net (fo=1, routed)           0.307     4.711    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_16_n_4
    SLICE_X36Y5          LUT6 (Prop_lut6_I2_O)        0.328     5.039 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2_i_6/O
                         net (fo=1, routed)           0.555     5.594    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/C[4]
    DSP48_X2Y3           DSP48E1 (Prop_dsp48e1_C[4]_P[7])
                                                      1.820     7.414 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/tmp_67_fu_457_p2/P[7]
                         net (fo=1, routed)           0.804     8.218    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/input_r_address0[7]
    SLICE_X36Y6          LUT6 (Prop_lut6_I3_O)        0.124     8.342 r  design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/ram_reg_0_i_51/O
                         net (fo=1, routed)           0.903     9.246    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_17
    SLICE_X32Y7          LUT6 (Prop_lut6_I3_O)        0.124     9.370 r  design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/ram_reg_0_i_8/O
                         net (fo=8, routed)           1.427    10.797    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ADDRARDADDR[7]
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        1.591    12.770    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ap_clk
    RAMB36_X3Y2          RAMB36E1                                     r  design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7/CLKARDCLK
                         clock pessimism              0.129    12.899    
                         clock uncertainty           -0.154    12.745    
    RAMB36_X3Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    12.179    design_1_i/network_0/inst/MemBank_B_U/network_MemBank_A_ram_U/ram_reg_7
  -------------------------------------------------------------------
                         required time                         12.179    
                         arrival time                         -10.797    
  -------------------------------------------------------------------
                         slack                                  1.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.511%)  route 0.216ns (60.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.553     0.889    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X48Y61         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[6]/Q
                         net (fo=1, routed)           0.216     1.245    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[6]
    SLICE_X51Y59         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.819     1.185    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y59         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.075     1.225    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.457%)  route 0.171ns (53.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.554     0.890    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X32Y28         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][3]/Q
                         net (fo=1, routed)           0.171     1.208    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[51]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.857     1.223    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.280     0.943    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.243     1.186    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.208    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.148ns (46.376%)  route 0.171ns (53.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.554     0.890    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X32Y28         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[3].lsig_data_slice_reg_reg[3][5]/Q
                         net (fo=1, routed)           0.171     1.209    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[53]
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.857     1.223    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.280     0.943    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.242     1.185    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.125%)  route 0.202ns (58.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.553     0.889    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X49Y61         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y61         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[11]/Q
                         net (fo=1, routed)           0.202     1.231    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[11]
    SLICE_X51Y59         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.819     1.185    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y59         FDRE                                         r  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.047     1.197    design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.458%)  route 0.222ns (57.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.591     0.927    design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X8Y33          FDRE                                         r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y33          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1114]/Q
                         net (fo=1, routed)           0.222     1.313    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[55]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.898     1.264    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.283     0.981    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                      0.296     1.277    design_1_i/axi_dma_in/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_out/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.174%)  route 0.191ns (53.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.552     0.888    design_1_i/axi_dma_out/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X42Y63         FDRE                                         r  design_1_i/axi_dma_out/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/axi_dma_out/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[14]/Q
                         net (fo=2, routed)           0.191     1.243    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]_0[14]
    SLICE_X50Y62         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.816     1.182    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y62         FDRE                                         r  design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[14]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y62         FDRE (Hold_fdre_C_D)         0.060     1.207    design_1_i/axi_dma_out/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1026]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.582     0.918    design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X21Y25         FDRE                                         r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1026]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y25         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1026]/Q
                         net (fo=1, routed)           0.056     1.114    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X20Y25         RAMD32                                       r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.848     1.214    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X20Y25         RAMD32                                       r  design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.283     0.931    
    SLICE_X20Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.077    design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.626     0.962    design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X5Y47          FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDRE (Prop_fdre_C_Q)         0.141     1.103 r  design_1_i/smartconnect_0/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][126]/Q
                         net (fo=1, routed)           0.056     1.158    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/DIA0
    SLICE_X4Y47          RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.895     1.261    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X4Y47          RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism             -0.286     0.975    
    SLICE_X4Y47          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.122    design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.563     0.899    design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y47         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][102]/Q
                         net (fo=1, routed)           0.056     1.095    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X36Y47         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.830     1.196    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X36Y47         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.284     0.912    
    SLICE_X36Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.563     0.899    design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X37Y48         FDRE                                         r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/smartconnect_0/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][108]/Q
                         net (fo=1, routed)           0.056     1.095    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X36Y48         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9000, routed)        0.830     1.196    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X36Y48         RAMD32                                       r  design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.284     0.912    
    SLICE_X36Y48         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.059    design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y8    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_fu_435/network_mul_mul_15s_16s_30_1_1_U6/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y4    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_fu_451/network_mul_mul_15s_16s_30_1_1_U11/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y5    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_4_fu_443/network_mul_mul_15s_16s_30_1_1_U65/network_mul_mul_15s_16s_30_1_1_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y3    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_384/network_mul_mul_16s_15s_30_1_1_U60/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y6    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_2_fu_404/network_mul_mul_16s_15s_30_1_1_U48/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y6    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_2_fu_315/network_mul_mul_16s_16s_30_1_1_U23/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y2    design_1_i/network_0/inst/grp_pointwise_conv2d_fix_1_fu_394/network_mul_mul_16s_15s_30_1_1_U33/network_mul_mul_16s_15s_30_1_1_DSP48_2_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y8    design_1_i/network_0/inst/grp_depthwise_conv2d_fix_1_fu_339/network_mul_mul_16s_16s_30_1_1_U39/network_mul_mul_16s_16s_30_1_1_DSP48_1_U/p/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X2Y0    design_1_i/network_0/inst/grp_max_pooling2d_fix16_fu_363/tmp1_reg_570_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   design_1_i/network_0/inst/grp_pointwise_conv2d_fix_3_fu_384/SeparableConv2D_3_w_s_U/pointwise_conv2d_fix_3_SeparableConv2D_3_w_s_rom_U/q0_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y28  design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y37  design_1_i/axi_dma_out/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y44  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y44  design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



