
/*
 *$Id: hal_qe_auto.h,v 1.1.2.2 Broadcom SDK $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 */

/*******************************************
 This comment contains CVS revision information on the frame
 file that was used to generate this code.
 
   Full path to file: /export/home/spillane/proj1/tatooine/docs/funcSpec/registers/QE_Register_map.fm
 
 Partial CVS status:
       File: QE_Register_map.fm	Status: Up-to-date
          Working revision:	1.306	Mon Mar 18 18:07:49 2002
          Repository revision:	1.306	/cvsdb/tatooine/docs/funcSpec/registers/QE_Register_map.fm,v
 
 Output of 'md5sum':
       a0c98a790e127d402c3961f9c803fe93  /export/home/spillane/proj1/tatooine/docs/funcSpec/registers/QE_Register_map.fm
*******************************************/
#ifndef HAL_QE_AUTO_H 
#define HAL_QE_AUTO_H 


/* include hal_user.h before hal_common.h to allow */
/* the user to override definitions in the common            */
#include "hal_user.h"
#include "hal_common.h"
#define SAND_HAL_QE_PC_REVISION_OFFSET           0x0000U
#ifndef SAND_HAL_QE_PC_REVISION_NO_TEST_MASK
#define SAND_HAL_QE_PC_REVISION_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PC_REVISION_MASK             0xffffffffU
#define SAND_HAL_QE_PC_REVISION_MSB              31
#define SAND_HAL_QE_PC_REVISION_LSB              0
#define SAND_HAL_QE_PC_RESET_OFFSET              0x0004U
#ifndef SAND_HAL_QE_PC_RESET_NO_TEST_MASK
#define SAND_HAL_QE_PC_RESET_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PC_RESET_MASK                0xffffffffU
#define SAND_HAL_QE_PC_RESET_MSB                 31
#define SAND_HAL_QE_PC_RESET_LSB                 0
#define SAND_HAL_QE_EGRESS_CONFIG_OFFSET         0x0010U  /* QE Egress Configuration register. */
#ifndef SAND_HAL_QE_EGRESS_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_CONFIG_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS_CONFIG_MSB            31
#define SAND_HAL_QE_EGRESS_CONFIG_LSB            0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_OFFSET 0x0014U  /* Maximum number of pages allowed, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_OFFSET 0x0018U  /* Maximum number of pages allowed, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_OFFSET 0x001cU  /* Maximum number of pages allowed, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_OFFSET 0x0020U  /* Maximum number of pages allowed, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_OFFSET 0x0024U  /* Maximum number of pages allowed, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_LSB 0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_OFFSET 0x0028U  /* Memory Access Control register used to initiate read/write requests to/from the Multicast Lookup Table.
                                                         * 
                                                         * - Address to read from/write to is specified by MCLUT_ACC_ADDR register.
                                                         * 
                                                         * - Data to be written, or being read, is specified by MCLUT_ACC_DATA register.
                                                         * 
                                                         * 
                                                         * 
                                                         * For example:
                                                         * 
                                                         * Write desired memory location to MCLUT_ACC_ADDR.
                                                         * 
                                                         * Then...
                                                         * 
                                                         * 
                                                         * 
                                                         * To Write:
                                                         * 
                                                         * --------------   -----------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MCLUT_ACC_DATA    0xfeedface
                                                         * 
                                                         * Write            MCLUT_ACC_CTRL    0x2
                                                         * 
                                                         * Read             MCLUT_ACC_CTRL    (Expect 0x6)
                                                         * 
                                                         * Write            MCLUT_ACC_CTRL    0x4
                                                         * 
                                                         * 
                                                         * 
                                                         * To Read:
                                                         * 
                                                         * --------------  ------------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MCLUT_ACC_CTRL    0x3
                                                         * 
                                                         * Read             MCLUT_ACC_CTRL    (Expect 0x7)
                                                         * 
                                                         * Write            MCLUT_ACC_CTRL    0x4
                                                         * 
                                                         * Read             MCLUT_ACC_DATA    0xfeedface
                                                         * 
                                                         *   */
#ifndef SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MSB    31
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_LSB    0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_OFFSET 0x002cU  /* Specifies the location within the Multicast Lookup Table to read or write data.
                                                         * 
                                                         * 
                                                         * 
                                                         * valid addr range
                                                         * 
                                                         * -----------------------
                                                         * 
                                                         * 0x0-0x1FFF    (Multicast Lookup Table) */
#ifndef SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_MSB    31
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_LSB    0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_OFFSET 0x0030U  /* During a Memory Access Write, this register must contain the data to be written to the Multicast Lookup Table.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from the Multicast Lookup Table.
                                                         * 
                                                         * 
                                                         * 
                                                         * data
                                                         * 
                                                         * -------
                                                         * 
                                                         * portmap[17:0] */
#ifndef SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_MSB    31
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_LSB    0
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_OFFSET    0x0034U  /* Remaps port IDs 0-3 to the specified destination ports.  Valid values are 0x0-0x11. */
#ifndef SAND_HAL_QE_EGRESS_PORT_REMAP0_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_MSB       31
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_LSB       0
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_OFFSET    0x0038U  /* Remaps port IDs 4-7 to the specified destination ports.  Valid values are 0x0-0x11. */
#ifndef SAND_HAL_QE_EGRESS_PORT_REMAP1_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_MSB       31
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_LSB       0
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_OFFSET    0x003cU  /* Remaps port IDs 8-11 to the specified destination ports.  Valid values are 0x0-0x11. */
#ifndef SAND_HAL_QE_EGRESS_PORT_REMAP2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_MSB       31
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_LSB       0
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_OFFSET    0x0040U  /* Remaps port IDs 12-15 to the specified destination ports.  Valid values are 0x0-0x11. */
#ifndef SAND_HAL_QE_EGRESS_PORT_REMAP3_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_MSB       31
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_LSB       0
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_OFFSET    0x0044U  /* Remaps port IDs 16-17 to the specified destination ports.  Valid values are 0x0-0x11. */
#ifndef SAND_HAL_QE_EGRESS_PORT_REMAP4_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_MSB       31
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_LSB       0
#define SAND_HAL_QE_LDMA_CONFIG_OFFSET           0x0060U  /* Configuration register for LDMA */
#ifndef SAND_HAL_QE_LDMA_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_CONFIG_MASK             0xffffffffU
#define SAND_HAL_QE_LDMA_CONFIG_MSB              31
#define SAND_HAL_QE_LDMA_CONFIG_LSB              0
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_OFFSET     0x0070U  /* Contains information about Packet Buffer's SDRAM configuration and controls initialization of the SDRAMs. */
#ifndef SAND_HAL_QE_PBC_DDR_CTLR_MAIN_NO_TEST_MASK
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_MASK       0xffffffffU
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_MSB        31
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_LSB        0
#define SAND_HAL_QE_PBC_CONFIG_OFFSET            0x0074U  /* PBC Configuration */
#ifndef SAND_HAL_QE_PBC_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_PBC_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_CONFIG_MASK              0xffffffffU
#define SAND_HAL_QE_PBC_CONFIG_MSB               31
#define SAND_HAL_QE_PBC_CONFIG_LSB               0
#define SAND_HAL_QE_PCI_CONFIG_OFFSET            0x0080U
#ifndef SAND_HAL_QE_PCI_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_PCI_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_CONFIG_MASK              0xffffffffU
#define SAND_HAL_QE_PCI_CONFIG_MSB               31
#define SAND_HAL_QE_PCI_CONFIG_LSB               0
#define SAND_HAL_QE_PL3_CONFIG_OFFSET            0x0090U  /* Contains configuration information for the 'from PL3' (Transmit) interface, and the 'to PL3' (Receive) interface. */
#ifndef SAND_HAL_QE_PL3_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_PL3_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_CONFIG_MASK              0xffffffffU
#define SAND_HAL_QE_PL3_CONFIG_MSB               31
#define SAND_HAL_QE_PL3_CONFIG_LSB               0
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_OFFSET     0x00a0U
#ifndef SAND_HAL_QE_QMGR_CONFIG_QUEUE_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_MASK       0xffffffffU
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_MSB        31
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_LSB        0
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_OFFSET 0x00a4U
#ifndef SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_MSB 31
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_LSB 0
#define SAND_HAL_QE_QMGR_CONFIG_OFFSET           0x00a8U
#ifndef SAND_HAL_QE_QMGR_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_CONFIG_MASK             0xffffffffU
#define SAND_HAL_QE_QMGR_CONFIG_MSB              31
#define SAND_HAL_QE_QMGR_CONFIG_LSB              0
#define SAND_HAL_QE_QMGR_AGE_OFFSET              0x00acU
#ifndef SAND_HAL_QE_QMGR_AGE_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGE_MASK                0xffffffffU
#define SAND_HAL_QE_QMGR_AGE_MSB                 31
#define SAND_HAL_QE_QMGR_AGE_LSB                 0
#define SAND_HAL_QE_QOS_CONFIG_OFFSET            0x00c0U  /* Configure the Node ID */
#ifndef SAND_HAL_QE_QOS_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_QOS_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QOS_CONFIG_MASK              0xffffffffU
#define SAND_HAL_QE_QOS_CONFIG_MSB               31
#define SAND_HAL_QE_QOS_CONFIG_LSB               0
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_OFFSET   0x00c4U
#ifndef SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_NO_TEST_MASK
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_MASK     0xffffffffU
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_MSB      31
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_LSB      0
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_OFFSET      0x00c8U  /* Memory Access Control register used to initiate read/write requests to/from memory.  --- Address to read from/write to is specified by MEM_ACC_ADDR register.
                                                         * 
                                                         * - Particular memory/register-file to access is specified by MEM_ACC_SEL register.
                                                         * 
                                                         * - Data to be written, or being read, is specified by MEM_ACC_DATA register.
                                                         * 
                                                         * 
                                                         * 
                                                         * For example:
                                                         * 
                                                         * Write appropriate 'sel' to MEM_ACC_SEL.
                                                         * 
                                                         * Write desired memory location to MEM_ACC_ADDR.
                                                         * 
                                                         * Then...
                                                         * 
                                                         * 
                                                         * 
                                                         * To Write:
                                                         * 
                                                         * --------------   -----------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MEM_ACC_DATA    0xfeedface
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x6
                                                         * 
                                                         * Read             MEM_ACC_CTRL    (Expect 0x6)
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x4
                                                         * 
                                                         * 
                                                         * 
                                                         * To Read:
                                                         * 
                                                         * --------------  ------------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x7
                                                         * 
                                                         * Read             MEM_ACC_CTRL    (Expect 0x7)
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x0
                                                         * 
                                                         * Read             MEM_ACC_DATA    0xfeedface
                                                         * 
                                                         *   */
#ifndef SAND_HAL_QE_QOS_MEM_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_MASK        0xffffffffU
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_MSB         31
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_LSB         0
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_OFFSET       0x00ccU  /* Specifies the memory/register-file to access as follows:
                                                         * 
                                                         * 
                                                         * 
                                                         * For Configuration:
                                                         * 
                                                         * 0x0 = Priority Parameter Table
                                                         * 
                                                         * 0x1 = Credit Window Table
                                                         * 
                                                         * 0x2 = Shaping Parameter Table
                                                         * 
                                                         * 
                                                         * 
                                                         * For Debug:
                                                         * 
                                                         * 0x3 = Rate Table
                                                         * 
                                                         * 0x4 = Credit Table (NOT Writable)
                                                         * 
                                                         * 0x5 = Priority Table (NOT Writable)
                                                         * 
                                                         * 0x6 = Shaping Serv Table (NOT Writable)
                                                         * 
                                                         * 0x7 = Highest Priority Table (NOT Writable)
                                                         * 
                                                         *  */
#ifndef SAND_HAL_QE_QOS_MEM_ACC_SEL_NO_TEST_MASK
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_MASK         0xffffffffU
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_MSB          31
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_LSB          0
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_OFFSET      0x00d0U  /* Specifies the location within the desired memory/register-file to read or write data.
                                                         * 
                                                         * 
                                                         * 
                                                         * For Configuration:
                                                         * 
                                                         * 0x0 = Priority Parameter Table: Address = {Zero[14:10], Queue[9:0}]
                                                         * 
                                                         * 0x1 = Credit Window Table: Address = {Zero[14:0], Queue[9:0]}
                                                         * 
                                                         * 0x2 = Shaping Parameter Table: Address ={ Zero[14:0], Queue[9:0]}
                                                         * 
                                                         * 
                                                         * 
                                                         * For Debug:
                                                         * 
                                                         * 0x3 = Rate Table: Address = {Zero[14:0], Queue[9:0]}
                                                         * 
                                                         * 0x4 = Credit Table: Address = {Zero[14:12],Window[1:0], Queue[9:0]}
                                                         * 
                                                         * 0x5 = Priority Table: Address = {Egress[10:0], Zero,Cos[2:0]}
                                                         * 
                                                         * 0x6 = Shaping Serv Table: Address = {Zero[14:11],Window, Queue[9:0]}
                                                         * 
                                                         * 0x7 = Highest Priority Table: Address = {Zero[14:11],Egress[10:0]} 
                                                         * 
                                                         * 
                                                         * 
                                                         * 
                                                         * 
                                                         * 
                                                         * 
                                                         *  */
#ifndef SAND_HAL_QE_QOS_MEM_ACC_ADDR_NO_TEST_MASK
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_MASK        0xffffffffU
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_MSB         31
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_LSB         0
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_OFFSET      0x00d4U  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of MEM_ACC_SEL determines which memory will be used:
                                                         * 
                                                         * 
                                                         * 
                                                         * sel      data
                                                         * 
                                                         * ----      -------
                                                         * 
                                                         * 0x0   {spare[31:12],       Cq[3:0], Mq[3:0], Xq[3:0]}
                                                         * 
                                                         * 0x1   {spare[31:4],          CreditWinSel[3:0]}
                                                         * 
                                                         * 0x2   {spare[31:25],        SS, ShWinSel[3:0],          spare[19:18],     Fmax[17:0] }
                                                         * 
                                                         * 
                                                         * 
                                                         * 0x3   {spare[31:18], rate[17:0]}
                                                         * 
                                                         * 0x4   {Credit[31:0}
                                                         * 
                                                         * 0x5   {spare[31:16], Pri[3:0],LRU_Rank[2:0],ME,pktLenInTs[3:0], qLenInTs[3:0]}
                                                         * 
                                                         * 0x6   {zero[31:20], ShDebt[29:0]}
                                                         * 
                                                         * 0x7   {zero[31:8], highPri[3:0], nextHighPri[3:0]}
                                                         * 
                                                         * 
                                                         * 
                                                         * For Configuration:
                                                         * 
                                                         * 0x0 = Priority Parameter Table
                                                         * 
                                                         * 0x1 = Credit Window Table
                                                         * 
                                                         * 0x2 = Shaping Parameter Table
                                                         * 
                                                         * 
                                                         * 
                                                         * For Debug:
                                                         * 
                                                         * 0x3 = Rate Table
                                                         * 
                                                         * 0x4 = Credit Table
                                                         * 
                                                         * 0x5 = Priority Table
                                                         * 
                                                         * 0x6 = Shaping Serv Table
                                                         * 
                                                         * 0x7 = Highest Priority Table
                                                         * 
                                                         *  */
#ifndef SAND_HAL_QE_QOS_MEM_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_MASK        0xffffffffU
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_MSB         31
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_LSB         0
#define SAND_HAL_QE_RXDMA_CONFIG_OFFSET          0x0110U
#ifndef SAND_HAL_QE_RXDMA_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_RXDMA_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_RXDMA_CONFIG_MASK            0xffffffffU
#define SAND_HAL_QE_RXDMA_CONFIG_MSB             31
#define SAND_HAL_QE_RXDMA_CONFIG_LSB             0
#define SAND_HAL_QE_SCI_CONFIG_OFFSET            0x0120U  /* Contains the number of Queue Lengths sent per TimeSlot. */
#ifndef SAND_HAL_QE_SCI_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_SCI_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_CONFIG_MASK              0xffffffffU
#define SAND_HAL_QE_SCI_CONFIG_MSB               31
#define SAND_HAL_QE_SCI_CONFIG_LSB               0
#define SAND_HAL_QE_SFI_CONFIG_OFFSET            0x0130U  /* Controls the TimeSlot Offset */
#ifndef SAND_HAL_QE_SFI_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_SFI_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_CONFIG_MASK              0xffffffffU
#define SAND_HAL_QE_SFI_CONFIG_MSB               31
#define SAND_HAL_QE_SFI_CONFIG_LSB               0
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_OFFSET      0x0134U  /* Memory Access Control register used to initiate read/write requests to/from memory.  --- Address to read from/write to is specified by MEM_ACC_ADDR register.
                                                         * 
                                                         * - Particular memory/register-file to access is specified by MEM_ACC_SEL register.
                                                         * 
                                                         * - Data to be written, or being read, is specified by MEM_ACC_DATA register.
                                                         * 
                                                         * 
                                                         * 
                                                         * For example:
                                                         * 
                                                         * Write appropriate 'sel' to MEM_ACC_SEL.
                                                         * 
                                                         * Write desired memory location to MEM_ACC_ADDR.
                                                         * 
                                                         * Then...
                                                         * 
                                                         * 
                                                         * 
                                                         * To Write:
                                                         * 
                                                         * --------------   -----------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MEM_ACC_DATA    0xfeedface
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x6
                                                         * 
                                                         * Read             MEM_ACC_CTRL    (Expect 0x6)
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x4
                                                         * 
                                                         * 
                                                         * 
                                                         * To Read:
                                                         * 
                                                         * --------------  ------------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x7
                                                         * 
                                                         * Read             MEM_ACC_CTRL    (Expect 0x7)
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x0
                                                         * 
                                                         * Read             MEM_ACC_DATA    0xfeedface
                                                         * 
                                                         *   */
#ifndef SAND_HAL_QE_SFI_MEM_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_MASK        0xffffffffU
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_MSB         31
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_LSB         0
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_OFFSET      0x0138U  /* Specifies XCNFG Value */
#ifndef SAND_HAL_QE_SFI_MEM_ACC_ADDR_NO_TEST_MASK
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_MASK        0xffffffffU
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_MSB         31
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_LSB         0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_OFFSET     0x013cU  /* XCNFG remap for fabric folding
                                                         * 
                                                         *  */
#ifndef SAND_HAL_QE_SFI_MEM_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_MSB        31
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_LSB        0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_OFFSET     0x0140U  /* XCNFG remap for fabric folding
                                                         * 
                                                         *  */
#ifndef SAND_HAL_QE_SFI_MEM_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_MSB        31
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_LSB        0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_OFFSET     0x0144U  /* XCNFG remap for fabric folding
                                                         * 
                                                         *  */
#ifndef SAND_HAL_QE_SFI_MEM_ACC_DATA2_NO_TEST_MASK
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_MASK       0xffffffffU
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_MSB        31
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_LSB        0
#define SAND_HAL_QE_SI0_CONFIG1_OFFSET           0x0150U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI0_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI0_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI0_CONFIG1_MSB              31
#define SAND_HAL_QE_SI0_CONFIG1_LSB              0
#define SAND_HAL_QE_SI1_CONFIG1_OFFSET           0x0154U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI1_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI1_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI1_CONFIG1_MSB              31
#define SAND_HAL_QE_SI1_CONFIG1_LSB              0
#define SAND_HAL_QE_SI2_CONFIG1_OFFSET           0x0158U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI2_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI2_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI2_CONFIG1_MSB              31
#define SAND_HAL_QE_SI2_CONFIG1_LSB              0
#define SAND_HAL_QE_SI3_CONFIG1_OFFSET           0x015cU  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI3_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI3_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI3_CONFIG1_MSB              31
#define SAND_HAL_QE_SI3_CONFIG1_LSB              0
#define SAND_HAL_QE_SI4_CONFIG1_OFFSET           0x0160U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI4_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI4_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI4_CONFIG1_MSB              31
#define SAND_HAL_QE_SI4_CONFIG1_LSB              0
#define SAND_HAL_QE_SI5_CONFIG1_OFFSET           0x0164U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI5_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI5_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI5_CONFIG1_MSB              31
#define SAND_HAL_QE_SI5_CONFIG1_LSB              0
#define SAND_HAL_QE_SI6_CONFIG1_OFFSET           0x0168U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI6_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI6_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI6_CONFIG1_MSB              31
#define SAND_HAL_QE_SI6_CONFIG1_LSB              0
#define SAND_HAL_QE_SI7_CONFIG1_OFFSET           0x016cU  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI7_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI7_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI7_CONFIG1_MSB              31
#define SAND_HAL_QE_SI7_CONFIG1_LSB              0
#define SAND_HAL_QE_SI8_CONFIG1_OFFSET           0x0170U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI8_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI8_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI8_CONFIG1_MSB              31
#define SAND_HAL_QE_SI8_CONFIG1_LSB              0
#define SAND_HAL_QE_SI9_CONFIG1_OFFSET           0x0174U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI9_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI9_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_CONFIG1_MASK             0xffffffffU
#define SAND_HAL_QE_SI9_CONFIG1_MSB              31
#define SAND_HAL_QE_SI9_CONFIG1_LSB              0
#define SAND_HAL_QE_SI10_CONFIG1_OFFSET          0x0178U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI10_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI10_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_CONFIG1_MASK            0xffffffffU
#define SAND_HAL_QE_SI10_CONFIG1_MSB             31
#define SAND_HAL_QE_SI10_CONFIG1_LSB             0
#define SAND_HAL_QE_SI11_CONFIG1_OFFSET          0x017cU  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI11_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SI11_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_CONFIG1_MASK            0xffffffffU
#define SAND_HAL_QE_SI11_CONFIG1_MSB             31
#define SAND_HAL_QE_SI11_CONFIG1_LSB             0
#define SAND_HAL_QE_SI_CONFIG2_OFFSET            0x0180U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI_CONFIG2_NO_TEST_MASK
#define SAND_HAL_QE_SI_CONFIG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI_CONFIG2_MASK              0xffffffffU
#define SAND_HAL_QE_SI_CONFIG2_MSB               31
#define SAND_HAL_QE_SI_CONFIG2_LSB               0
#define SAND_HAL_QE_SI_CONFIG3_OFFSET            0x0184U  /* SI General Configuration Register */
#ifndef SAND_HAL_QE_SI_CONFIG3_NO_TEST_MASK
#define SAND_HAL_QE_SI_CONFIG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI_CONFIG3_MASK              0xffffffffU
#define SAND_HAL_QE_SI_CONFIG3_MSB               31
#define SAND_HAL_QE_SI_CONFIG3_LSB               0
#define SAND_HAL_QE_SR_CONFIG1_OFFSET            0x0190U  /* Configuration register for SPI4 - Details Provided Later */
#ifndef SAND_HAL_QE_SR_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_SR_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_CONFIG1_MASK              0xffffffffU
#define SAND_HAL_QE_SR_CONFIG1_MSB               31
#define SAND_HAL_QE_SR_CONFIG1_LSB               0
#define SAND_HAL_QE_SR_CONFIG2_OFFSET            0x0194U  /* Configuration register for SPI4 - Details Provided Later */
#ifndef SAND_HAL_QE_SR_CONFIG2_NO_TEST_MASK
#define SAND_HAL_QE_SR_CONFIG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_CONFIG2_MASK              0xffffffffU
#define SAND_HAL_QE_SR_CONFIG2_MSB               31
#define SAND_HAL_QE_SR_CONFIG2_LSB               0
#define SAND_HAL_QE_SR_CONFIG3_OFFSET            0x0198U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_QE_SR_CONFIG3_NO_TEST_MASK
#define SAND_HAL_QE_SR_CONFIG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_CONFIG3_MASK              0xffffffffU
#define SAND_HAL_QE_SR_CONFIG3_MSB               31
#define SAND_HAL_QE_SR_CONFIG3_LSB               0
#define SAND_HAL_QE_SR_CONFIG4_OFFSET            0x019cU  /* Configuration register for SPI4 */
#ifndef SAND_HAL_QE_SR_CONFIG4_NO_TEST_MASK
#define SAND_HAL_QE_SR_CONFIG4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_CONFIG4_MASK              0xffffffffU
#define SAND_HAL_QE_SR_CONFIG4_MSB               31
#define SAND_HAL_QE_SR_CONFIG4_LSB               0
#define SAND_HAL_QE_SR_CONFIG5_OFFSET            0x01a0U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_QE_SR_CONFIG5_NO_TEST_MASK
#define SAND_HAL_QE_SR_CONFIG5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_CONFIG5_MASK              0xffffffffU
#define SAND_HAL_QE_SR_CONFIG5_MSB               31
#define SAND_HAL_QE_SR_CONFIG5_LSB               0
#define SAND_HAL_QE_SR_P0_FRM_SIZE_OFFSET        0x01a4U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P0_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P0_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P0_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P0_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P0_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P1_FRM_SIZE_OFFSET        0x01a8U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P1_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P1_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P1_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P1_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P1_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P2_FRM_SIZE_OFFSET        0x01acU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P2_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P2_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P2_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P2_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P2_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P3_FRM_SIZE_OFFSET        0x01b0U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P3_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P3_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P3_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P3_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P3_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P4_FRM_SIZE_OFFSET        0x01b4U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P4_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P4_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P4_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P4_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P4_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P5_FRM_SIZE_OFFSET        0x01b8U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P5_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P5_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P5_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P5_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P5_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P6_FRM_SIZE_OFFSET        0x01bcU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P6_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P6_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P6_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P6_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P6_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P7_FRM_SIZE_OFFSET        0x01c0U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P7_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P7_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P7_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P7_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P7_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P8_FRM_SIZE_OFFSET        0x01c4U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P8_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P8_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P8_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P8_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P8_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P9_FRM_SIZE_OFFSET        0x01c8U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P9_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P9_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P9_FRM_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P9_FRM_SIZE_MSB           31
#define SAND_HAL_QE_SR_P9_FRM_SIZE_LSB           0
#define SAND_HAL_QE_SR_P10_FRM_SIZE_OFFSET       0x01ccU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P10_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P10_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P10_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_QE_SR_P10_FRM_SIZE_MSB          31
#define SAND_HAL_QE_SR_P10_FRM_SIZE_LSB          0
#define SAND_HAL_QE_SR_P11_FRM_SIZE_OFFSET       0x01d0U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P11_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P11_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P11_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_QE_SR_P11_FRM_SIZE_MSB          31
#define SAND_HAL_QE_SR_P11_FRM_SIZE_LSB          0
#define SAND_HAL_QE_SR_P12_FRM_SIZE_OFFSET       0x01d4U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P12_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P12_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P12_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_QE_SR_P12_FRM_SIZE_MSB          31
#define SAND_HAL_QE_SR_P12_FRM_SIZE_LSB          0
#define SAND_HAL_QE_SR_P13_FRM_SIZE_OFFSET       0x01d8U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P13_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P13_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P13_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_QE_SR_P13_FRM_SIZE_MSB          31
#define SAND_HAL_QE_SR_P13_FRM_SIZE_LSB          0
#define SAND_HAL_QE_SR_P14_FRM_SIZE_OFFSET       0x01dcU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P14_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P14_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P14_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_QE_SR_P14_FRM_SIZE_MSB          31
#define SAND_HAL_QE_SR_P14_FRM_SIZE_LSB          0
#define SAND_HAL_QE_SR_P15_FRM_SIZE_OFFSET       0x01e0U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P15_FRM_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_SR_P15_FRM_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P15_FRM_SIZE_MASK         0xffffffffU
#define SAND_HAL_QE_SR_P15_FRM_SIZE_MSB          31
#define SAND_HAL_QE_SR_P15_FRM_SIZE_LSB          0
#define SAND_HAL_QE_ST_CONFIG1_OFFSET            0x01e4U  /* Configuration register for SPI4 - Details Provided Later */
#ifndef SAND_HAL_QE_ST_CONFIG1_NO_TEST_MASK
#define SAND_HAL_QE_ST_CONFIG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_CONFIG1_MASK              0xffffffffU
#define SAND_HAL_QE_ST_CONFIG1_MSB               31
#define SAND_HAL_QE_ST_CONFIG1_LSB               0
#define SAND_HAL_QE_ST_CONFIG2_OFFSET            0x01e8U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_QE_ST_CONFIG2_NO_TEST_MASK
#define SAND_HAL_QE_ST_CONFIG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_CONFIG2_MASK              0xffffffffU
#define SAND_HAL_QE_ST_CONFIG2_MSB               31
#define SAND_HAL_QE_ST_CONFIG2_LSB               0
#define SAND_HAL_QE_ST_CONFIG3_OFFSET            0x01ecU  /* Configuration register for SPI4 */
#ifndef SAND_HAL_QE_ST_CONFIG3_NO_TEST_MASK
#define SAND_HAL_QE_ST_CONFIG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_CONFIG3_MASK              0xffffffffU
#define SAND_HAL_QE_ST_CONFIG3_MSB               31
#define SAND_HAL_QE_ST_CONFIG3_LSB               0
#define SAND_HAL_QE_ST_CONFIG4_OFFSET            0x01f0U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_QE_ST_CONFIG4_NO_TEST_MASK
#define SAND_HAL_QE_ST_CONFIG4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_CONFIG4_MASK              0xffffffffU
#define SAND_HAL_QE_ST_CONFIG4_MSB               31
#define SAND_HAL_QE_ST_CONFIG4_LSB               0
#define SAND_HAL_QE_ST_CONFIG5_OFFSET            0x01f4U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_QE_ST_CONFIG5_NO_TEST_MASK
#define SAND_HAL_QE_ST_CONFIG5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_CONFIG5_MASK              0xffffffffU
#define SAND_HAL_QE_ST_CONFIG5_MSB               31
#define SAND_HAL_QE_ST_CONFIG5_LSB               0
#define SAND_HAL_QE_ST_CONFIG6_OFFSET            0x01f8U  /* Configuration register for SPI4 */
#ifndef SAND_HAL_QE_ST_CONFIG6_NO_TEST_MASK
#define SAND_HAL_QE_ST_CONFIG6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_CONFIG6_MASK              0xffffffffU
#define SAND_HAL_QE_ST_CONFIG6_MSB               31
#define SAND_HAL_QE_ST_CONFIG6_LSB               0
#define SAND_HAL_QE_TXDMA_CONFIG_OFFSET          0x01fcU  /* Configuration register for TxDMA */
#ifndef SAND_HAL_QE_TXDMA_CONFIG_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_CONFIG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_CONFIG_MASK            0xffffffffU
#define SAND_HAL_QE_TXDMA_CONFIG_MSB             31
#define SAND_HAL_QE_TXDMA_CONFIG_LSB             0
#define SAND_HAL_QE_PCI_INTERRUPT0_OFFSET        0x0200U  /* QE Interrupt Register */
#ifndef SAND_HAL_QE_PCI_INTERRUPT0_NO_TEST_MASK
#define SAND_HAL_QE_PCI_INTERRUPT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK          0xffffffffU
#define SAND_HAL_QE_PCI_INTERRUPT0_MSB           31
#define SAND_HAL_QE_PCI_INTERRUPT0_LSB           0
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_OFFSET   0x0204U  /* QE Interrupt0 Mask Register. When a bit is set to one, the interrupt condition in the corresponding bit location in the Interrupt0 register is ignored, the interrupt is not set. */
#ifndef SAND_HAL_QE_PCI_INTERRUPT0_MASK_NO_TEST_MASK
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_MASK     0xffffffffU
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_MSB      31
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_LSB      0
#define SAND_HAL_QE_PCI_ERROR0_OFFSET            0x0208U  /* PCI Error 0 */
#ifndef SAND_HAL_QE_PCI_ERROR0_NO_TEST_MASK
#define SAND_HAL_QE_PCI_ERROR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_ERROR0_MASK              0xffffffffU
#define SAND_HAL_QE_PCI_ERROR0_MSB               31
#define SAND_HAL_QE_PCI_ERROR0_LSB               0
#define SAND_HAL_QE_PCI_ERROR0_MASK_OFFSET       0x020cU  /* PCI Error0 Masks, write a '1' to mask the error, for multi-bit fields, write all 1s to mask or value to use as threshold. */
#ifndef SAND_HAL_QE_PCI_ERROR0_MASK_NO_TEST_MASK
#define SAND_HAL_QE_PCI_ERROR0_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_ERROR0_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_PCI_ERROR0_MASK_MSB          31
#define SAND_HAL_QE_PCI_ERROR0_MASK_LSB          0
#define SAND_HAL_QE_PCI_ERROR1_OFFSET            0x0210U  /* PCI Error1 */
#ifndef SAND_HAL_QE_PCI_ERROR1_NO_TEST_MASK
#define SAND_HAL_QE_PCI_ERROR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_ERROR1_MASK              0xffffffffU
#define SAND_HAL_QE_PCI_ERROR1_MSB               31
#define SAND_HAL_QE_PCI_ERROR1_LSB               0
#define SAND_HAL_QE_PCI_ERROR1_MASK_OFFSET       0x0214U  /* PCI Error1 Masks, write a '1' to mask the error, for multi-bit fields, write all 1s to mask or value to use as threshold. */
#ifndef SAND_HAL_QE_PCI_ERROR1_MASK_NO_TEST_MASK
#define SAND_HAL_QE_PCI_ERROR1_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_ERROR1_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_PCI_ERROR1_MASK_MSB          31
#define SAND_HAL_QE_PCI_ERROR1_MASK_LSB          0
#define SAND_HAL_QE_EGRESS_ERROR_OFFSET          0x0218U  /* Egress Errors.  If this register is non-zero, the interrupt level is sent to the PCI block. */
#ifndef SAND_HAL_QE_EGRESS_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ERROR_MASK            0xffffffffU
#define SAND_HAL_QE_EGRESS_ERROR_MSB             31
#define SAND_HAL_QE_EGRESS_ERROR_LSB             0
#define SAND_HAL_QE_EGRESS_ERROR_MASK_OFFSET     0x021cU  /* Egress Error Masks, for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_EGRESS_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ERROR_MASK_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS_ERROR_MASK_MSB        31
#define SAND_HAL_QE_EGRESS_ERROR_MASK_LSB        0
#define SAND_HAL_QE_LDMA_ERROR_OFFSET            0x0220U  /* Error register for LDMA */
#ifndef SAND_HAL_QE_LDMA_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_ERROR_MASK              0xffffffffU
#define SAND_HAL_QE_LDMA_ERROR_MSB               31
#define SAND_HAL_QE_LDMA_ERROR_LSB               0
#define SAND_HAL_QE_LDMA_ERROR_MASK_OFFSET       0x0224U  /* Error mask register for LDMA, for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_LDMA_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_ERROR_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_LDMA_ERROR_MASK_MSB          31
#define SAND_HAL_QE_LDMA_ERROR_MASK_LSB          0
#define SAND_HAL_QE_PBC_ERROR_OFFSET             0x0230U
#ifndef SAND_HAL_QE_PBC_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_PBC_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_PBC_ERROR_MSB                31
#define SAND_HAL_QE_PBC_ERROR_LSB                0
#define SAND_HAL_QE_PBC_ERROR_MASK_OFFSET        0x0234U  /* PBC Error Masks, write a '1' to mask the error, for multi-bit fields, write all 1s to mask or value to use as threshold. */
#ifndef SAND_HAL_QE_PBC_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_PBC_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_PBC_ERROR_MASK_MSB           31
#define SAND_HAL_QE_PBC_ERROR_MASK_LSB           0
#define SAND_HAL_QE_PL3_ERROR1_OFFSET            0x0240U  /* PL3 Error 1 contains protocal signaling related errors. */
#ifndef SAND_HAL_QE_PL3_ERROR1_NO_TEST_MASK
#define SAND_HAL_QE_PL3_ERROR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_ERROR1_MASK              0xffffffffU
#define SAND_HAL_QE_PL3_ERROR1_MSB               31
#define SAND_HAL_QE_PL3_ERROR1_LSB               0
#define SAND_HAL_QE_PL3_ERROR1_MASK_OFFSET       0x0244U  /* PL3 Error 1 Mask register, for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_PL3_ERROR1_MASK_NO_TEST_MASK
#define SAND_HAL_QE_PL3_ERROR1_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_ERROR1_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_PL3_ERROR1_MASK_MSB          31
#define SAND_HAL_QE_PL3_ERROR1_MASK_LSB          0
#define SAND_HAL_QE_PL3_ERROR2_OFFSET            0x0248U  /* PL3 Error 2 contains protocal signalling related errors. */
#ifndef SAND_HAL_QE_PL3_ERROR2_NO_TEST_MASK
#define SAND_HAL_QE_PL3_ERROR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_ERROR2_MASK              0xffffffffU
#define SAND_HAL_QE_PL3_ERROR2_MSB               31
#define SAND_HAL_QE_PL3_ERROR2_LSB               0
#define SAND_HAL_QE_PL3_ERROR2_MASK_OFFSET       0x024cU  /* PL3 Error 2 Mask, for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_PL3_ERROR2_MASK_NO_TEST_MASK
#define SAND_HAL_QE_PL3_ERROR2_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_ERROR2_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_PL3_ERROR2_MASK_MSB          31
#define SAND_HAL_QE_PL3_ERROR2_MASK_LSB          0
#define SAND_HAL_QE_PL3_ERROR3_OFFSET            0x0250U  /* PL3 Error 3 */
#ifndef SAND_HAL_QE_PL3_ERROR3_NO_TEST_MASK
#define SAND_HAL_QE_PL3_ERROR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_ERROR3_MASK              0xffffffffU
#define SAND_HAL_QE_PL3_ERROR3_MSB               31
#define SAND_HAL_QE_PL3_ERROR3_LSB               0
#define SAND_HAL_QE_PL3_ERROR3_MASK_OFFSET       0x0254U  /* PL3 Error 3, Mask, for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_PL3_ERROR3_MASK_NO_TEST_MASK
#define SAND_HAL_QE_PL3_ERROR3_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_ERROR3_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_PL3_ERROR3_MASK_MSB          31
#define SAND_HAL_QE_PL3_ERROR3_MASK_LSB          0
#define SAND_HAL_QE_QMGR_ERROR1_OFFSET           0x0260U  /* QMGR Error 1 Register */
#ifndef SAND_HAL_QE_QMGR_ERROR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_ERROR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_ERROR1_MASK             0xffffffffU
#define SAND_HAL_QE_QMGR_ERROR1_MSB              31
#define SAND_HAL_QE_QMGR_ERROR1_LSB              0
#define SAND_HAL_QE_QMGR_ERROR1_MASK_OFFSET      0x0264U  /* QMGR Error 1 Mask,  for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_QMGR_ERROR1_MASK_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_ERROR1_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_ERROR1_MASK_MASK        0xffffffffU
#define SAND_HAL_QE_QMGR_ERROR1_MASK_MSB         31
#define SAND_HAL_QE_QMGR_ERROR1_MASK_LSB         0
#define SAND_HAL_QE_QMGR_ERROR2_OFFSET           0x0268U
#ifndef SAND_HAL_QE_QMGR_ERROR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_ERROR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_ERROR2_MASK             0xffffffffU
#define SAND_HAL_QE_QMGR_ERROR2_MSB              31
#define SAND_HAL_QE_QMGR_ERROR2_LSB              0
#define SAND_HAL_QE_QMGR_ERROR2_MASK_OFFSET      0x026cU  /* QMGR Error 2 Mask,  for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_QMGR_ERROR2_MASK_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_ERROR2_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_ERROR2_MASK_MASK        0xffffffffU
#define SAND_HAL_QE_QMGR_ERROR2_MASK_MSB         31
#define SAND_HAL_QE_QMGR_ERROR2_MASK_LSB         0
#define SAND_HAL_QE_QMGR_ERROR3_OFFSET           0x0270U
#ifndef SAND_HAL_QE_QMGR_ERROR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_ERROR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_ERROR3_MASK             0xffffffffU
#define SAND_HAL_QE_QMGR_ERROR3_MSB              31
#define SAND_HAL_QE_QMGR_ERROR3_LSB              0
#define SAND_HAL_QE_QMGR_ERROR3_MASK_OFFSET      0x0274U  /* QMGR Error 3 Mask,  for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_QMGR_ERROR3_MASK_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_ERROR3_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_ERROR3_MASK_MASK        0xffffffffU
#define SAND_HAL_QE_QMGR_ERROR3_MASK_MSB         31
#define SAND_HAL_QE_QMGR_ERROR3_MASK_LSB         0
#define SAND_HAL_QE_QOS_ERROR_OFFSET             0x0280U  /* Reports the Egress FIFO overflow */
#ifndef SAND_HAL_QE_QOS_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_QOS_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QOS_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_QOS_ERROR_MSB                31
#define SAND_HAL_QE_QOS_ERROR_LSB                0
#define SAND_HAL_QE_QOS_ERROR_MASK_OFFSET        0x0284U  /* QoS Error Mask register, write a '1' to mask the error */
#ifndef SAND_HAL_QE_QOS_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_QOS_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QOS_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_QOS_ERROR_MASK_MSB           31
#define SAND_HAL_QE_QOS_ERROR_MASK_LSB           0
#define SAND_HAL_QE_RXDMA_ERROR_OFFSET           0x0290U
#ifndef SAND_HAL_QE_RXDMA_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_RXDMA_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_RXDMA_ERROR_MASK             0xffffffffU
#define SAND_HAL_QE_RXDMA_ERROR_MSB              31
#define SAND_HAL_QE_RXDMA_ERROR_LSB              0
#define SAND_HAL_QE_RXDMA_ERROR_MASK_OFFSET      0x0294U  /* RxDMA Error Mask register, write a '1' to mask the error */
#ifndef SAND_HAL_QE_RXDMA_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_RXDMA_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_RXDMA_ERROR_MASK_MASK        0xffffffffU
#define SAND_HAL_QE_RXDMA_ERROR_MASK_MSB         31
#define SAND_HAL_QE_RXDMA_ERROR_MASK_LSB         0
#define SAND_HAL_QE_SCI_ERROR_OFFSET             0x02a0U  /* SCI Error contains non-SI related errors.  If this register is non-zeR the interrupt level is sent to the PCI block. */
#ifndef SAND_HAL_QE_SCI_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SCI_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SCI_ERROR_MSB                31
#define SAND_HAL_QE_SCI_ERROR_LSB                0
#define SAND_HAL_QE_SCI_ERROR_MASK_OFFSET        0x02a4U  /* SCI Error mask, for multi-bit fields, write all 1s to the field to mask or write a value to use as threshold. */
#ifndef SAND_HAL_QE_SCI_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SCI_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SCI_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SCI_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SFI_ERROR1_OFFSET            0x02b0U  /* Reports Xbar/QE header errors */
#ifndef SAND_HAL_QE_SFI_ERROR1_NO_TEST_MASK
#define SAND_HAL_QE_SFI_ERROR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_ERROR1_MASK              0xffffffffU
#define SAND_HAL_QE_SFI_ERROR1_MSB               31
#define SAND_HAL_QE_SFI_ERROR1_LSB               0
#define SAND_HAL_QE_SFI_ERROR1_MASK_OFFSET       0x02b4U  /* SFI Error Mask, write a '1' to mask the error, for multi-bit fields, write all 1s to mask or value to use as threshold. */
#ifndef SAND_HAL_QE_SFI_ERROR1_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SFI_ERROR1_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_ERROR1_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_SFI_ERROR1_MASK_MSB          31
#define SAND_HAL_QE_SFI_ERROR1_MASK_LSB          0
#define SAND_HAL_QE_SFI_ERROR2_OFFSET            0x02b8U  /* Reports SFI Missing SOT Errors */
#ifndef SAND_HAL_QE_SFI_ERROR2_NO_TEST_MASK
#define SAND_HAL_QE_SFI_ERROR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_ERROR2_MASK              0xffffffffU
#define SAND_HAL_QE_SFI_ERROR2_MSB               31
#define SAND_HAL_QE_SFI_ERROR2_LSB               0
#define SAND_HAL_QE_SFI_ERROR2_MASK_OFFSET       0x02bcU  /* SFI Error Mask, write a '1' to mask the error, for multi-bit fields, write all 1s to mask or value to use as threshold. */
#ifndef SAND_HAL_QE_SFI_ERROR2_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SFI_ERROR2_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_ERROR2_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_SFI_ERROR2_MASK_MSB          31
#define SAND_HAL_QE_SFI_ERROR2_MASK_LSB          0
#define SAND_HAL_QE_SI0_ERROR_OFFSET             0x02c0U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI0_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI0_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI0_ERROR_MSB                31
#define SAND_HAL_QE_SI0_ERROR_LSB                0
#define SAND_HAL_QE_SI1_ERROR_OFFSET             0x02c4U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI1_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI1_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI1_ERROR_MSB                31
#define SAND_HAL_QE_SI1_ERROR_LSB                0
#define SAND_HAL_QE_SI2_ERROR_OFFSET             0x02c8U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI2_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI2_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI2_ERROR_MSB                31
#define SAND_HAL_QE_SI2_ERROR_LSB                0
#define SAND_HAL_QE_SI3_ERROR_OFFSET             0x02ccU  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI3_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI3_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI3_ERROR_MSB                31
#define SAND_HAL_QE_SI3_ERROR_LSB                0
#define SAND_HAL_QE_SI4_ERROR_OFFSET             0x02d0U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI4_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI4_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI4_ERROR_MSB                31
#define SAND_HAL_QE_SI4_ERROR_LSB                0
#define SAND_HAL_QE_SI5_ERROR_OFFSET             0x02d4U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI5_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI5_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI5_ERROR_MSB                31
#define SAND_HAL_QE_SI5_ERROR_LSB                0
#define SAND_HAL_QE_SI6_ERROR_OFFSET             0x02d8U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI6_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI6_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI6_ERROR_MSB                31
#define SAND_HAL_QE_SI6_ERROR_LSB                0
#define SAND_HAL_QE_SI7_ERROR_OFFSET             0x02dcU  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI7_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI7_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI7_ERROR_MSB                31
#define SAND_HAL_QE_SI7_ERROR_LSB                0
#define SAND_HAL_QE_SI8_ERROR_OFFSET             0x02e0U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI8_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI8_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI8_ERROR_MSB                31
#define SAND_HAL_QE_SI8_ERROR_LSB                0
#define SAND_HAL_QE_SI9_ERROR_OFFSET             0x02e4U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI9_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI9_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_ERROR_MASK               0xffffffffU
#define SAND_HAL_QE_SI9_ERROR_MSB                31
#define SAND_HAL_QE_SI9_ERROR_LSB                0
#define SAND_HAL_QE_SI10_ERROR_OFFSET            0x02e8U  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI10_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI10_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_ERROR_MASK              0xffffffffU
#define SAND_HAL_QE_SI10_ERROR_MSB               31
#define SAND_HAL_QE_SI10_ERROR_LSB               0
#define SAND_HAL_QE_SI11_ERROR_OFFSET            0x02ecU  /* If this register is non-zero the interrupt level is sent to the PI block. */
#ifndef SAND_HAL_QE_SI11_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_SI11_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_ERROR_MASK              0xffffffffU
#define SAND_HAL_QE_SI11_ERROR_MSB               31
#define SAND_HAL_QE_SI11_ERROR_LSB               0
#define SAND_HAL_QE_SI0_ERROR_MASK_OFFSET        0x02f0U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI0_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI0_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI0_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI0_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI1_ERROR_MASK_OFFSET        0x02f4U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI1_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI1_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI1_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI1_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI2_ERROR_MASK_OFFSET        0x02f8U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI2_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI2_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI2_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI2_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI3_ERROR_MASK_OFFSET        0x02fcU  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI3_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI3_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI3_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI3_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI4_ERROR_MASK_OFFSET        0x0300U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI4_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI4_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI4_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI4_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI5_ERROR_MASK_OFFSET        0x0304U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI5_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI5_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI5_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI5_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI6_ERROR_MASK_OFFSET        0x0308U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI6_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI6_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI6_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI6_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI7_ERROR_MASK_OFFSET        0x030cU  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI7_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI7_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI7_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI7_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI8_ERROR_MASK_OFFSET        0x0310U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI8_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI8_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI8_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI8_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI9_ERROR_MASK_OFFSET        0x0314U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI9_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI9_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_ERROR_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SI9_ERROR_MASK_MSB           31
#define SAND_HAL_QE_SI9_ERROR_MASK_LSB           0
#define SAND_HAL_QE_SI10_ERROR_MASK_OFFSET       0x0318U  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI10_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI10_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_ERROR_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_SI10_ERROR_MASK_MSB          31
#define SAND_HAL_QE_SI10_ERROR_MASK_LSB          0
#define SAND_HAL_QE_SI11_ERROR_MASK_OFFSET       0x031cU  /* Mask events to prevent interrupt level being set */
#ifndef SAND_HAL_QE_SI11_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SI11_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_ERROR_MASK_MASK         0xffffffffU
#define SAND_HAL_QE_SI11_ERROR_MASK_MSB          31
#define SAND_HAL_QE_SI11_ERROR_MASK_LSB          0
#define SAND_HAL_QE_SR_ERROR1_OFFSET             0x0320U  /* SPI4 Receive Error */
#ifndef SAND_HAL_QE_SR_ERROR1_NO_TEST_MASK
#define SAND_HAL_QE_SR_ERROR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_ERROR1_MASK               0xffffffffU
#define SAND_HAL_QE_SR_ERROR1_MSB                31
#define SAND_HAL_QE_SR_ERROR1_LSB                0
#define SAND_HAL_QE_SR_ERROR1_MASK_OFFSET        0x0324U  /* SPI4 Receive Error Mask,  write a '1' to mask the error, for multi-bit fields, write all 1s to mask or value to use as threshold. */
#ifndef SAND_HAL_QE_SR_ERROR1_MASK_NO_TEST_MASK
#define SAND_HAL_QE_SR_ERROR1_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_ERROR1_MASK_MASK          0xffffffffU
#define SAND_HAL_QE_SR_ERROR1_MASK_MSB           31
#define SAND_HAL_QE_SR_ERROR1_MASK_LSB           0
#define SAND_HAL_QE_ST_ERROR_OFFSET              0x0330U  /* SPI4 Transmit Error */
#ifndef SAND_HAL_QE_ST_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_ST_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_ERROR_MASK                0xffffffffU
#define SAND_HAL_QE_ST_ERROR_MSB                 31
#define SAND_HAL_QE_ST_ERROR_LSB                 0
#define SAND_HAL_QE_ST_ERROR_MASK_OFFSET         0x0334U  /* SPI4 Transmit Error Mask, write a '1' to mask the error, for multi-bit fields, write all 1s to mask or value to use as threshold. */
#ifndef SAND_HAL_QE_ST_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_ST_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_ERROR_MASK_MASK           0xffffffffU
#define SAND_HAL_QE_ST_ERROR_MASK_MSB            31
#define SAND_HAL_QE_ST_ERROR_MASK_LSB            0
#define SAND_HAL_QE_TXDMA_ERROR_OFFSET           0x0340U  /* Error register for TxDMA */
#ifndef SAND_HAL_QE_TXDMA_ERROR_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_ERROR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_ERROR_MASK             0xffffffffU
#define SAND_HAL_QE_TXDMA_ERROR_MSB              31
#define SAND_HAL_QE_TXDMA_ERROR_LSB              0
#define SAND_HAL_QE_TXDMA_ERROR_MASK_OFFSET      0x0344U  /* Error Masking register for TxDMA, write a '1' to mask the error, for multi-bit fields, write all 1s to mask or value to use as threshold. */
#ifndef SAND_HAL_QE_TXDMA_ERROR_MASK_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_ERROR_MASK_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_ERROR_MASK_MASK        0xffffffffU
#define SAND_HAL_QE_TXDMA_ERROR_MASK_MSB         31
#define SAND_HAL_QE_TXDMA_ERROR_MASK_LSB         0
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_OFFSET      0x0400U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS0_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_OFFSET      0x0404U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS1_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_OFFSET      0x0408U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS2_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_OFFSET      0x040cU  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS3_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_OFFSET      0x0410U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS4_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_OFFSET      0x0414U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS5_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_OFFSET      0x0418U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS6_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_OFFSET      0x041cU  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS7_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_OFFSET      0x0420U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS8_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_OFFSET      0x0424U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS9_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_OFFSET     0x0428U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS10_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_OFFSET     0x042cU  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS11_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_OFFSET     0x0430U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS12_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_OFFSET     0x0434U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS13_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_OFFSET     0x0438U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS14_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_OFFSET     0x043cU  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS15_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_OFFSET     0x0440U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS16_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_OFFSET     0x0444U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS17_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_OFFSET     0x0448U  /* Byte Count (L2_LENGTH only) per Port */
#ifndef SAND_HAL_QE_EGRESS18_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_MSB        31
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_LSB        0
#define SAND_HAL_QE_EGRESS0_PKT_CNT_OFFSET       0x0450U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS0_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS0_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS0_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS0_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS0_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS1_PKT_CNT_OFFSET       0x0454U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS1_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS1_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS1_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS1_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS1_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS2_PKT_CNT_OFFSET       0x0458U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS2_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS2_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS2_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS2_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS2_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS3_PKT_CNT_OFFSET       0x045cU  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS3_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS3_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS3_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS3_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS3_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS4_PKT_CNT_OFFSET       0x0460U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS4_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS4_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS4_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS4_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS4_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS5_PKT_CNT_OFFSET       0x0464U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS5_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS5_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS5_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS5_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS5_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS6_PKT_CNT_OFFSET       0x0468U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS6_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS6_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS6_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS6_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS6_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS7_PKT_CNT_OFFSET       0x046cU  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS7_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS7_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS7_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS7_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS7_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS8_PKT_CNT_OFFSET       0x0470U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS8_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS8_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS8_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS8_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS8_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS9_PKT_CNT_OFFSET       0x0474U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS9_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS9_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS9_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS9_PKT_CNT_MSB          31
#define SAND_HAL_QE_EGRESS9_PKT_CNT_LSB          0
#define SAND_HAL_QE_EGRESS10_PKT_CNT_OFFSET      0x0478U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS10_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS10_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS10_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS10_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS10_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS11_PKT_CNT_OFFSET      0x047cU  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS11_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS11_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS11_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS11_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS11_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS12_PKT_CNT_OFFSET      0x0480U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS12_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS12_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS12_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS12_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS12_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS13_PKT_CNT_OFFSET      0x0484U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS13_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS13_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS13_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS13_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS13_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS14_PKT_CNT_OFFSET      0x0488U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS14_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS14_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS14_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS14_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS14_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS15_PKT_CNT_OFFSET      0x048cU  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS15_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS15_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS15_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS15_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS15_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS16_PKT_CNT_OFFSET      0x0490U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS16_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS16_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS16_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS16_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS16_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS17_PKT_CNT_OFFSET      0x0494U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS17_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS17_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS17_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS17_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS17_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS18_PKT_CNT_OFFSET      0x0498U  /* Packet Counter per Port */
#ifndef SAND_HAL_QE_EGRESS18_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS18_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS18_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS18_PKT_CNT_MSB         31
#define SAND_HAL_QE_EGRESS18_PKT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_OFFSET 0x04a0U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_OFFSET 0x04a4U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_OFFSET 0x04a8U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_OFFSET 0x04acU  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_OFFSET 0x04b0U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_OFFSET 0x04b4U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_OFFSET 0x04b8U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_OFFSET 0x04bcU  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_OFFSET 0x04c0U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_OFFSET 0x04c4U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_MSB    31
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_LSB    0
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_OFFSET 0x04c8U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_OFFSET 0x04ccU  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_OFFSET 0x04d0U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_OFFSET 0x04d4U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_OFFSET 0x04d8U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_OFFSET 0x04dcU  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_OFFSET 0x04e0U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_OFFSET 0x04e4U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_OFFSET 0x04e8U  /* Drop Byte (L2_LENGTH only) Counter per port */
#ifndef SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_MSB   31
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_LSB   0
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_OFFSET  0x04f0U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_OFFSET  0x04f4U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_OFFSET  0x04f8U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_OFFSET  0x04fcU  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_OFFSET  0x0500U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_OFFSET  0x0504U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_OFFSET  0x0508U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_OFFSET  0x050cU  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_OFFSET  0x0510U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_OFFSET  0x0514U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_MSB     31
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_LSB     0
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_OFFSET 0x0518U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_OFFSET 0x051cU  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_OFFSET 0x0520U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_OFFSET 0x0524U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_OFFSET 0x0528U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_OFFSET 0x052cU  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_OFFSET 0x0530U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_OFFSET 0x0534U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_OFFSET 0x0538U  /* Drop Packet Counter per port */
#ifndef SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_MSB    31
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_LSB    0
#define SAND_HAL_QE_EGRESS_STATUS_OFFSET         0x0540U  /* Egress Status Register */
#ifndef SAND_HAL_QE_EGRESS_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_STATUS_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS_STATUS_MSB            31
#define SAND_HAL_QE_EGRESS_STATUS_LSB            0
#define SAND_HAL_QE_LDMA_STATUS_OFFSET           0x0550U  /* Byte Counter per port */
#ifndef SAND_HAL_QE_LDMA_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_STATUS_MASK             0xffffffffU
#define SAND_HAL_QE_LDMA_STATUS_MSB              31
#define SAND_HAL_QE_LDMA_STATUS_LSB              0
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_OFFSET    0x0554U  /* Count of lines dropped by LDMA */
#ifndef SAND_HAL_QE_LDMA_DROP_LINE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_MSB       31
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_LSB       0
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_OFFSET     0x0558U  /* Count of packets dropped by LDMA */
#ifndef SAND_HAL_QE_LDMA_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_MSB        31
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_LSB        0
#define SAND_HAL_QE_LDMA_BYTE_CNT_OFFSET         0x055cU  /* Count of bytes  (L2_LENGTH only) read from memory by PBC */
#ifndef SAND_HAL_QE_LDMA_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_BYTE_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_LDMA_BYTE_CNT_MSB            31
#define SAND_HAL_QE_LDMA_BYTE_CNT_LSB            0
#define SAND_HAL_QE_LDMA_PKT_CNT_OFFSET          0x0560U  /* Count of packets read from PBC */
#ifndef SAND_HAL_QE_LDMA_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_LDMA_PKT_CNT_MSB             31
#define SAND_HAL_QE_LDMA_PKT_CNT_LSB             0
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_OFFSET 0x0570U  /* Counts number of bytes (L2_LENGTH only) received from the Egress Block. */
#ifndef SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_MSB   31
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_LSB   0
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_OFFSET 0x0574U  /* Counts number of packets received from the Egress Block. */
#ifndef SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_MSB    31
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_LSB    0
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_OFFSET  0x0578U  /* Counts number of bytes (L2_LENGTH only)  received from the LDMA Block. */
#ifndef SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_MSB     31
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_LSB     0
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_OFFSET   0x057cU  /* Counts number of packets received from the LDMA Block. */
#ifndef SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_MSB      31
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_LSB      0
#define SAND_HAL_QE_PCI_RXSTATS_CTL_OFFSET       0x0580U
#ifndef SAND_HAL_QE_PCI_RXSTATS_CTL_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RXSTATS_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RXSTATS_CTL_MASK         0xffffffffU
#define SAND_HAL_QE_PCI_RXSTATS_CTL_MSB          31
#define SAND_HAL_QE_PCI_RXSTATS_CTL_LSB          0
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_OFFSET 0x0584U  /* A write to this register will initiate a read of 'num_quadrants' worth of queue statistics.  The statistics for each queue consist of the byte count, packet count, byte drop count, and packet drop count.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of 'rxstats_addr' specifies the (dword-alligned) location in PCI memory space to which to write the requested queue statistics.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of 'num_quadrants' specifies to read the following:
                                                         * 
                                                         * 1 - one quadrant (counters for queues 0-249)
                                                         * 
                                                         * 2 - two quadrants (counters for queues 0-499)
                                                         * 
                                                         * 3 - three quadrants (counters for queues 0-749)
                                                         * 
                                                         * 0 - four quadrants (all counters (queues 0-999)) */
#ifndef SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_MASK 0xffffffffU
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_MSB 31
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_LSB 0
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_OFFSET 0x0588U  /* A write to this register will initiate a read of 'num_quadrants' worth of queue statistics.  The statistics for each queue consist of the instantaneous packet depth of the queue.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of 'rxstats_addr' specifies the (dword-alligned) location in PCI memory space to which to write the requested queue statistics.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of 'num_quadrants' specifies to read the following:
                                                         * 
                                                         * 1 - one quadrant (counters for queues 0-249)
                                                         * 
                                                         * 2 - two quadrants (counters for queues 0-499)
                                                         * 
                                                         * 3 - three quadrants (counters for queues 0-749)
                                                         * 
                                                         * 0 - four quadrants (all counters (queues 0-999)) */
#ifndef SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_MASK 0xffffffffU
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_MSB 31
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_LSB 0
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_OFFSET       0x058cU  /* Counts number of bytes (includes Route Header and entire packet) received from the PCI Interface */
#ifndef SAND_HAL_QE_PCI_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_MSB          31
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_LSB          0
#define SAND_HAL_QE_PCI_TX_PKT_CNT_OFFSET        0x0590U  /* Counts number of packets received from the PCI Interface */
#ifndef SAND_HAL_QE_PCI_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TX_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_PCI_TX_PKT_CNT_MSB           31
#define SAND_HAL_QE_PCI_TX_PKT_CNT_LSB           0
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_OFFSET   0x0594U  /* Count of number of bytes (total : Includes Fabric header and entire packet) sent to the PL3 interface from the EGRESS */
#ifndef SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_MSB      31
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_LSB      0
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_OFFSET    0x0598U  /* Count of number of packets sent to the PL3 interface from the EGRESS */
#ifndef SAND_HAL_QE_PL3_EGRESS_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_MSB       31
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_LSB       0
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_OFFSET     0x059cU  /* Count of number of bytes (total : Includes Fabric header and entire packet) sent to the PL3 interface from the LDMA */
#ifndef SAND_HAL_QE_PL3_LDMA_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_MSB        31
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_LSB        0
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_OFFSET      0x05a0U  /* Count of number of packets sent to the PL3 interface from the LDMA */
#ifndef SAND_HAL_QE_PL3_LDMA_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_MSB         31
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_LSB         0
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_OFFSET       0x05a4U  /* Count of number of bytes (total : Includes Route header and entire packet) received via the pl3-tx packet interface */
#ifndef SAND_HAL_QE_PL3_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_MSB          31
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_LSB          0
#define SAND_HAL_QE_PL3_TX_PKT_CNT_OFFSET        0x05a8U  /* Count of number of packets received via the pl3-tx packet interface */
#ifndef SAND_HAL_QE_PL3_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PL3_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_TX_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_PL3_TX_PKT_CNT_MSB           31
#define SAND_HAL_QE_PL3_TX_PKT_CNT_LSB           0
#define SAND_HAL_QE_QMGR_STATUS_OFFSET           0x05acU
#ifndef SAND_HAL_QE_QMGR_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_STATUS_MASK             0xffffffffU
#define SAND_HAL_QE_QMGR_STATUS_MSB              31
#define SAND_HAL_QE_QMGR_STATUS_LSB              0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_OFFSET 0x05b0U
#ifndef SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_MSB 31
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_LSB 0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_OFFSET 0x05b4U
#ifndef SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_MSB   31
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_LSB   0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_OFFSET 0x05b8U
#ifndef SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_MSB  31
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_LSB  0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_OFFSET 0x05bcU
#ifndef SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_MSB    31
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_LSB    0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_OFFSET 0x05c0U
#ifndef SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_MSB 31
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_LSB 0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_OFFSET 0x05c4U
#ifndef SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_MSB   31
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_LSB   0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_OFFSET 0x05c8U
#ifndef SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_MSB  31
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_LSB  0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_OFFSET 0x05ccU
#ifndef SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_MSB    31
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_LSB    0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_OFFSET 0x05d0U
#ifndef SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_MSB 31
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_LSB 0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_OFFSET 0x05d4U
#ifndef SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_MSB   31
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_LSB   0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_OFFSET 0x05d8U
#ifndef SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_MSB  31
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_LSB  0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_OFFSET 0x05dcU
#ifndef SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_MSB    31
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_LSB    0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_OFFSET 0x05e0U
#ifndef SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_MSB 31
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_LSB 0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_OFFSET 0x05e4U
#ifndef SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_MSB   31
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_LSB   0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_OFFSET 0x05e8U
#ifndef SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_MSB  31
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_LSB  0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_OFFSET 0x05ecU
#ifndef SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_MSB    31
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_LSB    0
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_OFFSET   0x05f0U
#ifndef SAND_HAL_QE_QMGR_FREE_LIST_HEAD_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_MASK     0xffffffffU
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_MSB      31
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_LSB      0
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_OFFSET   0x05f4U
#ifndef SAND_HAL_QE_QMGR_FREE_LIST_TAIL_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_MASK     0xffffffffU
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_MSB      31
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_LSB      0
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_OFFSET   0x05f8U
#ifndef SAND_HAL_QE_QMGR_NUM_FREE_PAGES_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_MASK     0xffffffffU
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_MSB      31
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_LSB      0
#define SAND_HAL_QE_QMGR_SELECTED_Q_OFFSET       0x05fcU
#ifndef SAND_HAL_QE_QMGR_SELECTED_Q_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SELECTED_Q_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SELECTED_Q_MASK         0xffffffffU
#define SAND_HAL_QE_QMGR_SELECTED_Q_MSB          31
#define SAND_HAL_QE_QMGR_SELECTED_Q_LSB          0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_OFFSET 0x0600U
#ifndef SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_OFFSET 0x0604U
#ifndef SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_MSB   31
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_OFFSET 0x0608U
#ifndef SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_MSB  31
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_LSB  0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_OFFSET 0x060cU
#ifndef SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_MSB    31
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_LSB    0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_OFFSET 0x0610U
#ifndef SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_OFFSET 0x0614U
#ifndef SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_MSB   31
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_OFFSET 0x0618U
#ifndef SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_MSB  31
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_LSB  0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_OFFSET 0x061cU
#ifndef SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_MSB    31
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_LSB    0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_OFFSET 0x0620U
#ifndef SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_OFFSET 0x0624U
#ifndef SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_MSB   31
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_OFFSET 0x0628U
#ifndef SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_MSB  31
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_LSB  0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_OFFSET 0x062cU
#ifndef SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_MSB    31
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_LSB    0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_OFFSET 0x0630U
#ifndef SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_OFFSET 0x0634U
#ifndef SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_MSB   31
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_OFFSET 0x0638U
#ifndef SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_MSB  31
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_LSB  0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_OFFSET 0x063cU
#ifndef SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_MSB    31
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_LSB    0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_OFFSET 0x0640U
#ifndef SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_MSB  31
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_LSB  0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_OFFSET 0x0644U
#ifndef SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_OFFSET 0x0648U
#ifndef SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_MSB  31
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_LSB  0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_OFFSET 0x064cU
#ifndef SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_OFFSET 0x0650U
#ifndef SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_MSB  31
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_LSB  0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_OFFSET 0x0654U
#ifndef SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_LSB 0
#define SAND_HAL_QE_SCI_STATUS1_OFFSET           0x0658U
#ifndef SAND_HAL_QE_SCI_STATUS1_NO_TEST_MASK
#define SAND_HAL_QE_SCI_STATUS1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_STATUS1_MASK             0xffffffffU
#define SAND_HAL_QE_SCI_STATUS1_MSB              31
#define SAND_HAL_QE_SCI_STATUS1_LSB              0
#define SAND_HAL_QE_SCI_STATUS2_OFFSET           0x065cU
#ifndef SAND_HAL_QE_SCI_STATUS2_NO_TEST_MASK
#define SAND_HAL_QE_SCI_STATUS2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_STATUS2_MASK             0xffffffffU
#define SAND_HAL_QE_SCI_STATUS2_MSB              31
#define SAND_HAL_QE_SCI_STATUS2_LSB              0
#define SAND_HAL_QE_SI0_STATUS_OFFSET            0x0660U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI0_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI0_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI0_STATUS_MSB               31
#define SAND_HAL_QE_SI0_STATUS_LSB               0
#define SAND_HAL_QE_SI1_STATUS_OFFSET            0x0664U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI1_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI1_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI1_STATUS_MSB               31
#define SAND_HAL_QE_SI1_STATUS_LSB               0
#define SAND_HAL_QE_SI2_STATUS_OFFSET            0x0668U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI2_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI2_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI2_STATUS_MSB               31
#define SAND_HAL_QE_SI2_STATUS_LSB               0
#define SAND_HAL_QE_SI3_STATUS_OFFSET            0x066cU  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI3_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI3_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI3_STATUS_MSB               31
#define SAND_HAL_QE_SI3_STATUS_LSB               0
#define SAND_HAL_QE_SI4_STATUS_OFFSET            0x0670U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI4_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI4_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI4_STATUS_MSB               31
#define SAND_HAL_QE_SI4_STATUS_LSB               0
#define SAND_HAL_QE_SI5_STATUS_OFFSET            0x0674U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI5_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI5_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI5_STATUS_MSB               31
#define SAND_HAL_QE_SI5_STATUS_LSB               0
#define SAND_HAL_QE_SI6_STATUS_OFFSET            0x0678U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI6_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI6_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI6_STATUS_MSB               31
#define SAND_HAL_QE_SI6_STATUS_LSB               0
#define SAND_HAL_QE_SI7_STATUS_OFFSET            0x067cU  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI7_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI7_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI7_STATUS_MSB               31
#define SAND_HAL_QE_SI7_STATUS_LSB               0
#define SAND_HAL_QE_SI8_STATUS_OFFSET            0x0680U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI8_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI8_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI8_STATUS_MSB               31
#define SAND_HAL_QE_SI8_STATUS_LSB               0
#define SAND_HAL_QE_SI9_STATUS_OFFSET            0x0684U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI9_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI9_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_STATUS_MASK              0xffffffffU
#define SAND_HAL_QE_SI9_STATUS_MSB               31
#define SAND_HAL_QE_SI9_STATUS_LSB               0
#define SAND_HAL_QE_SI10_STATUS_OFFSET           0x0688U  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI10_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI10_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_STATUS_MASK             0xffffffffU
#define SAND_HAL_QE_SI10_STATUS_MSB              31
#define SAND_HAL_QE_SI10_STATUS_LSB              0
#define SAND_HAL_QE_SI11_STATUS_OFFSET           0x068cU  /* GigaBlaze Status.  Provides general health of the SI.    The upper 16 bits are used during manufacturing test. */
#ifndef SAND_HAL_QE_SI11_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI11_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_STATUS_MASK             0xffffffffU
#define SAND_HAL_QE_SI11_STATUS_MSB              31
#define SAND_HAL_QE_SI11_STATUS_LSB              0
#define SAND_HAL_QE_SI0_STATE_STATUS_OFFSET      0x0690U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI0_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI0_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI0_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI0_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI1_STATE_STATUS_OFFSET      0x0694U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI1_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI1_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI1_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI1_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI2_STATE_STATUS_OFFSET      0x0698U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI2_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI2_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI2_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI2_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI3_STATE_STATUS_OFFSET      0x069cU  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI3_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI3_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI3_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI3_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI4_STATE_STATUS_OFFSET      0x06a0U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI4_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI4_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI4_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI4_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI5_STATE_STATUS_OFFSET      0x06a4U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI5_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI5_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI5_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI5_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI6_STATE_STATUS_OFFSET      0x06a8U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI6_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI6_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI6_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI6_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI7_STATE_STATUS_OFFSET      0x06acU  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI7_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI7_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI7_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI7_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI8_STATE_STATUS_OFFSET      0x06b0U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI8_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI8_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI8_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI8_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI9_STATE_STATUS_OFFSET      0x06b4U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI9_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI9_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_STATE_STATUS_MASK        0xffffffffU
#define SAND_HAL_QE_SI9_STATE_STATUS_MSB         31
#define SAND_HAL_QE_SI9_STATE_STATUS_LSB         0
#define SAND_HAL_QE_SI10_STATE_STATUS_OFFSET     0x06b8U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI10_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI10_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_STATE_STATUS_MASK       0xffffffffU
#define SAND_HAL_QE_SI10_STATE_STATUS_MSB        31
#define SAND_HAL_QE_SI10_STATE_STATUS_LSB        0
#define SAND_HAL_QE_SI11_STATE_STATUS_OFFSET     0x06bcU  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI11_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI11_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_STATE_STATUS_MASK       0xffffffffU
#define SAND_HAL_QE_SI11_STATE_STATUS_MSB        31
#define SAND_HAL_QE_SI11_STATE_STATUS_LSB        0
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_OFFSET 0x06c0U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI0_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_OFFSET 0x06c4U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI1_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_OFFSET 0x06c8U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI2_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_OFFSET 0x06ccU  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI3_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_OFFSET 0x06d0U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI4_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_OFFSET 0x06d4U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI5_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_OFFSET 0x06d8U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI6_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_OFFSET 0x06dcU  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI7_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_OFFSET 0x06e0U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI8_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_OFFSET 0x06e4U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI9_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_MSB  31
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_LSB  0
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_OFFSET 0x06e8U  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI10_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_MSB 31
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_LSB 0
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_OFFSET 0x06ecU  /* A bit represents the states of each state machine. If a state is entered the corresponding bit is set. */
#ifndef SAND_HAL_QE_SI11_STICKY_STATE_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_MASK 0xffffffffU
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_MSB 31
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_LSB 0
#define SAND_HAL_QE_SFI_PKT_CNT_OFFSET           0x0700U  /* Packets delivered to Egress */
#ifndef SAND_HAL_QE_SFI_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SFI_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_PKT_CNT_MASK             0xffffffffU
#define SAND_HAL_QE_SFI_PKT_CNT_MSB              31
#define SAND_HAL_QE_SFI_PKT_CNT_LSB              0
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_OFFSET   0x0704U  /* Reports the Partial Packet Count.  This is not considered an error because the XBAR may disconnect a packet. */
#ifndef SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_MSB      31
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_LSB      0
#define SAND_HAL_QE_SR_STATUS_OFFSET             0x0710U  /* SPI4 Receive Status register */
#ifndef SAND_HAL_QE_SR_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_SR_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_STATUS_MASK               0xffffffffU
#define SAND_HAL_QE_SR_STATUS_MSB                31
#define SAND_HAL_QE_SR_STATUS_LSB                0
#define SAND_HAL_QE_ST_STATUS_OFFSET             0x0714U  /* SPI4 Transmit Status register */
#ifndef SAND_HAL_QE_ST_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_ST_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_STATUS_MASK               0xffffffffU
#define SAND_HAL_QE_ST_STATUS_MSB                31
#define SAND_HAL_QE_ST_STATUS_LSB                0
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_OFFSET      0x0720U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P0_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_OFFSET      0x0724U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P1_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_OFFSET      0x0728U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P2_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_OFFSET      0x072cU  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P3_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_OFFSET      0x0730U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P4_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_OFFSET      0x0734U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P5_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_OFFSET      0x0738U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P6_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_OFFSET      0x073cU  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P7_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_OFFSET      0x0740U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P8_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_OFFSET      0x0744U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P9_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_MSB         31
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_LSB         0
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_OFFSET     0x0748U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P10_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_MSB        31
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_LSB        0
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_OFFSET     0x074cU  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P11_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_MSB        31
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_LSB        0
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_OFFSET     0x0750U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P12_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_MSB        31
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_LSB        0
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_OFFSET     0x0754U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P13_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_MSB        31
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_LSB        0
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_OFFSET     0x0758U  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P14_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_MSB        31
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_LSB        0
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_OFFSET     0x075cU  /* SPI4 Transmit Packet Counter (per port) */
#ifndef SAND_HAL_QE_ST_P15_TX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_MSB        31
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_LSB        0
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_OFFSET     0x0760U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P0_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_OFFSET     0x0764U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P1_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_OFFSET     0x0768U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P2_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_OFFSET     0x076cU  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P3_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_OFFSET     0x0770U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P4_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_OFFSET     0x0774U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P5_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_OFFSET     0x0778U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P6_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_OFFSET     0x077cU  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P7_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_OFFSET     0x0780U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P8_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_OFFSET     0x0784U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P9_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_OFFSET    0x0788U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P10_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_OFFSET    0x078cU  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P11_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_OFFSET    0x0790U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P12_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_OFFSET    0x0794U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P13_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_OFFSET    0x0798U  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P14_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_OFFSET    0x079cU  /* SPI4 Transmit Total Byte Counter (per port) */
#ifndef SAND_HAL_QE_ST_P15_TX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_TXDMA_STATUS_OFFSET          0x07b0U  /* Byte Counter per port */
#ifndef SAND_HAL_QE_TXDMA_STATUS_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_STATUS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_STATUS_MASK            0xffffffffU
#define SAND_HAL_QE_TXDMA_STATUS_MSB             31
#define SAND_HAL_QE_TXDMA_STATUS_LSB             0
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_OFFSET   0x07b4U  /* Counts the number of lines dropped due to old Qeuue pages or corrupted Fabric Headers. */
#ifndef SAND_HAL_QE_TXDMA_DROP_LINE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_MSB      31
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_LSB      0
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_OFFSET    0x07b8U  /* Counts the number of packets dropped due to old Queue pages or corrupted Fabric Headers. */
#ifndef SAND_HAL_QE_TXDMA_DROP_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_MSB       31
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_LSB       0
#define SAND_HAL_QE_TXDMA_BYTE_CNT_OFFSET        0x07bcU  /* The TXDMA counts the number of complete bytes transmitted to the
                                                         * 
                                                         * SFI.  */
#ifndef SAND_HAL_QE_TXDMA_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_TXDMA_BYTE_CNT_MSB           31
#define SAND_HAL_QE_TXDMA_BYTE_CNT_LSB           0
#define SAND_HAL_QE_TXDMA_PKT_CNT_OFFSET         0x07c0U  /* The TXDMA counts the number of complete packets transmitted to the
                                                         * 
                                                         * SFI.  */
#ifndef SAND_HAL_QE_TXDMA_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_TXDMA_PKT_CNT_MSB            31
#define SAND_HAL_QE_TXDMA_PKT_CNT_LSB            0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_OFFSET 0x07c4U
#ifndef SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_MSB  31
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_LSB  0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_OFFSET 0x07c8U
#ifndef SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_MSB 31
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_LSB 0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_OFFSET 0x07ccU
#ifndef SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_MSB  31
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_LSB  0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_OFFSET 0x07d0U
#ifndef SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_MSB 31
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_LSB 0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_OFFSET 0x07d4U
#ifndef SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_MSB  31
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_LSB  0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_OFFSET 0x07d8U
#ifndef SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_MSB 31
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_LSB 0
#define SAND_HAL_QE_PCI_RING_PTR_OFFSET          0x0800U  /* Points to location of Completion Ring in PCI Memory Space.  Must be size-multiple aligned. */
#ifndef SAND_HAL_QE_PCI_RING_PTR_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RING_PTR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RING_PTR_MASK            0xffffffffU
#define SAND_HAL_QE_PCI_RING_PTR_MSB             31
#define SAND_HAL_QE_PCI_RING_PTR_LSB             0
#define SAND_HAL_QE_PCI_RING_SIZE_OFFSET         0x0804U  /* Specifies ('size' - 1) of the completion Ring, where 'size' is the size of the ring in bytes. */
#ifndef SAND_HAL_QE_PCI_RING_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RING_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RING_SIZE_MASK           0xffffffffU
#define SAND_HAL_QE_PCI_RING_SIZE_MSB            31
#define SAND_HAL_QE_PCI_RING_SIZE_LSB            0
#define SAND_HAL_QE_PCI_RING_CONSUMER_OFFSET     0x0808U  /* Specifies offset in PCI mem. space, relative to PCI_RingPtr, of next entry to be read from Completion Ring by the uP.  The value of \xd2 consumer\xd3  must be incremented by '4' for each entry processed by the uP, since each entry is 4-bytes large. */
#ifndef SAND_HAL_QE_PCI_RING_CONSUMER_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RING_CONSUMER_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RING_CONSUMER_MASK       0xffffffffU
#define SAND_HAL_QE_PCI_RING_CONSUMER_MSB        31
#define SAND_HAL_QE_PCI_RING_CONSUMER_LSB        0
#define SAND_HAL_QE_PCI_RING_PRODUCER_OFFSET     0x080cU  /* Specifies offset in PCI mem. space, relative to PCI_RingPtr, of next entry to be written to Completion Ring. */
#ifndef SAND_HAL_QE_PCI_RING_PRODUCER_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RING_PRODUCER_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RING_PRODUCER_MASK       0xffffffffU
#define SAND_HAL_QE_PCI_RING_PRODUCER_MSB        31
#define SAND_HAL_QE_PCI_RING_PRODUCER_LSB        0
#define SAND_HAL_QE_PCI_RXBUF_SIZE_OFFSET        0x0810U  /* Specifies size of Rx Buffers used.  Range from 256B-16KB. */
#ifndef SAND_HAL_QE_PCI_RXBUF_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RXBUF_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RXBUF_SIZE_MASK          0xffffffffU
#define SAND_HAL_QE_PCI_RXBUF_SIZE_MSB           31
#define SAND_HAL_QE_PCI_RXBUF_SIZE_LSB           0
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_OFFSET       0x0814U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI0_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_OFFSET       0x0818U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI1_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_OFFSET       0x081cU  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI2_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_OFFSET       0x0820U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI3_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_OFFSET       0x0824U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI4_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_OFFSET       0x0828U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI5_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_OFFSET       0x082cU  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI6_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_OFFSET       0x0830U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI7_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_OFFSET       0x0834U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI8_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_OFFSET       0x0838U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI9_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_MASK         0xffffffffU
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_MSB          31
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_LSB          0
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_OFFSET      0x083cU  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI10_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_OFFSET      0x0840U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI11_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_OFFSET      0x0844U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI12_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_OFFSET      0x0848U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI13_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_OFFSET      0x084cU  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI14_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_OFFSET      0x0850U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI15_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_OFFSET      0x0854U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI16_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_OFFSET      0x0858U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI17_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_OFFSET      0x085cU  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI18_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_OFFSET      0x0860U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI19_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_OFFSET      0x0864U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI20_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_OFFSET      0x0868U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI21_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_OFFSET      0x086cU  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI22_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_OFFSET      0x0870U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI23_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_OFFSET      0x0874U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI24_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_OFFSET      0x0878U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI25_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_OFFSET      0x087cU  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI26_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_OFFSET      0x0880U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI27_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_OFFSET      0x0884U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI28_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_OFFSET      0x0888U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI29_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_OFFSET      0x088cU  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI30_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_OFFSET      0x0890U  /* A write to any of these registers will load an RxBuffer Address entry into the RxBuffer FIFO.
                                                         * 
                                                         * 
                                                         * 
                                                         * Note: bits[1:0] will be ignored if set to anything other than '00', since the RxBuffer address must be dword aligned. */
#ifndef SAND_HAL_QE_PCI31_RXBUF_LOAD_NO_TEST_MASK
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_MASK        0xffffffffU
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_MSB         31
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_LSB         0
#define SAND_HAL_QE_PCI_TXRING_PTR_OFFSET        0x08a0U  /* Points to location of TxRing in PCI Memory Space.  Must be size-multiple aligned. */
#ifndef SAND_HAL_QE_PCI_TXRING_PTR_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TXRING_PTR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TXRING_PTR_MASK          0xffffffffU
#define SAND_HAL_QE_PCI_TXRING_PTR_MSB           31
#define SAND_HAL_QE_PCI_TXRING_PTR_LSB           0
#define SAND_HAL_QE_PCI_TXRING_SIZE_OFFSET       0x08a4U  /* Specifies the (size - 1) in bytes of the TxRing. */
#ifndef SAND_HAL_QE_PCI_TXRING_SIZE_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TXRING_SIZE_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TXRING_SIZE_MASK         0xffffffffU
#define SAND_HAL_QE_PCI_TXRING_SIZE_MSB          31
#define SAND_HAL_QE_PCI_TXRING_SIZE_LSB          0
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_OFFSET   0x08a8U  /* Specifies offset in PCI mem. space, relative to PCI_TxRing_Ptr, of next entry to be written by uP to TxRing.  The value of \xd2 txproducer\xd3  must be incremented by '16' for each entry written by the uP, since each TxRing entry is 16-bytes large. */
#ifndef SAND_HAL_QE_PCI_TXRING_PRODUCER_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_MASK     0xffffffffU
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_MSB      31
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_LSB      0
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_OFFSET   0x08acU  /* Specifies offset in PCI mem. space, relative to PCI_TxRing_Ptr, of next entry to be read from TxRing. */
#ifndef SAND_HAL_QE_PCI_TXRING_CONSUMER_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_MASK     0xffffffffU
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_MSB      31
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_LSB      0
#define SAND_HAL_QE_PBC_SDRAM_TEST_OFFSET        0x08f0U  /* Self test control register for the external SDRAM (Packet Buffer) */
#ifndef SAND_HAL_QE_PBC_SDRAM_TEST_NO_TEST_MASK
#define SAND_HAL_QE_PBC_SDRAM_TEST_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_SDRAM_TEST_MASK          0xffffffffU
#define SAND_HAL_QE_PBC_SDRAM_TEST_MSB           31
#define SAND_HAL_QE_PBC_SDRAM_TEST_LSB           0
#define SAND_HAL_QE_PBC_SDRAM_START_OFFSET       0x08f4U  /* Self test start address for the external SDRAM (Packet Buffer) */
#ifndef SAND_HAL_QE_PBC_SDRAM_START_NO_TEST_MASK
#define SAND_HAL_QE_PBC_SDRAM_START_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_SDRAM_START_MASK         0xffffffffU
#define SAND_HAL_QE_PBC_SDRAM_START_MSB          31
#define SAND_HAL_QE_PBC_SDRAM_START_LSB          0
#define SAND_HAL_QE_PBC_SDRAM_END_OFFSET         0x08f8U  /* Self test end address for the external SDRAM (Packet Buffer) */
#ifndef SAND_HAL_QE_PBC_SDRAM_END_NO_TEST_MASK
#define SAND_HAL_QE_PBC_SDRAM_END_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_SDRAM_END_MASK           0xffffffffU
#define SAND_HAL_QE_PBC_SDRAM_END_MSB            31
#define SAND_HAL_QE_PBC_SDRAM_END_LSB            0
#define SAND_HAL_QE_PBC_FAILED_ADDR_OFFSET       0x08fcU
#ifndef SAND_HAL_QE_PBC_FAILED_ADDR_NO_TEST_MASK
#define SAND_HAL_QE_PBC_FAILED_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_FAILED_ADDR_MASK         0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_ADDR_MSB          31
#define SAND_HAL_QE_PBC_FAILED_ADDR_LSB          0
#define SAND_HAL_QE_PBC_TEST_DATA0_OFFSET        0x0900U  /* Test Data Register */
#ifndef SAND_HAL_QE_PBC_TEST_DATA0_NO_TEST_MASK
#define SAND_HAL_QE_PBC_TEST_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_TEST_DATA0_MASK          0xffffffffU
#define SAND_HAL_QE_PBC_TEST_DATA0_MSB           31
#define SAND_HAL_QE_PBC_TEST_DATA0_LSB           0
#define SAND_HAL_QE_PBC_TEST_DATA1_OFFSET        0x0904U  /* Test Data Register */
#ifndef SAND_HAL_QE_PBC_TEST_DATA1_NO_TEST_MASK
#define SAND_HAL_QE_PBC_TEST_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_TEST_DATA1_MASK          0xffffffffU
#define SAND_HAL_QE_PBC_TEST_DATA1_MSB           31
#define SAND_HAL_QE_PBC_TEST_DATA1_LSB           0
#define SAND_HAL_QE_PBC_TEST_DATA2_OFFSET        0x0908U  /* Test Data Register */
#ifndef SAND_HAL_QE_PBC_TEST_DATA2_NO_TEST_MASK
#define SAND_HAL_QE_PBC_TEST_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_TEST_DATA2_MASK          0xffffffffU
#define SAND_HAL_QE_PBC_TEST_DATA2_MSB           31
#define SAND_HAL_QE_PBC_TEST_DATA2_LSB           0
#define SAND_HAL_QE_PBC_TEST_DATA3_OFFSET        0x090cU  /* Test Data Register */
#ifndef SAND_HAL_QE_PBC_TEST_DATA3_NO_TEST_MASK
#define SAND_HAL_QE_PBC_TEST_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_TEST_DATA3_MASK          0xffffffffU
#define SAND_HAL_QE_PBC_TEST_DATA3_MSB           31
#define SAND_HAL_QE_PBC_TEST_DATA3_LSB           0
#define SAND_HAL_QE_PBC_FAILED_DATA0_OFFSET      0x0910U  /* Failed Data Register */
#ifndef SAND_HAL_QE_PBC_FAILED_DATA0_NO_TEST_MASK
#define SAND_HAL_QE_PBC_FAILED_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_FAILED_DATA0_MASK        0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_DATA0_MSB         31
#define SAND_HAL_QE_PBC_FAILED_DATA0_LSB         0
#define SAND_HAL_QE_PBC_FAILED_DATA1_OFFSET      0x0914U  /* Failed Data Register */
#ifndef SAND_HAL_QE_PBC_FAILED_DATA1_NO_TEST_MASK
#define SAND_HAL_QE_PBC_FAILED_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_FAILED_DATA1_MASK        0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_DATA1_MSB         31
#define SAND_HAL_QE_PBC_FAILED_DATA1_LSB         0
#define SAND_HAL_QE_PBC_FAILED_DATA2_OFFSET      0x0918U  /* Failed Data Register */
#ifndef SAND_HAL_QE_PBC_FAILED_DATA2_NO_TEST_MASK
#define SAND_HAL_QE_PBC_FAILED_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_FAILED_DATA2_MASK        0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_DATA2_MSB         31
#define SAND_HAL_QE_PBC_FAILED_DATA2_LSB         0
#define SAND_HAL_QE_PBC_FAILED_DATA3_OFFSET      0x091cU  /* Failed Data Register */
#ifndef SAND_HAL_QE_PBC_FAILED_DATA3_NO_TEST_MASK
#define SAND_HAL_QE_PBC_FAILED_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_FAILED_DATA3_MASK        0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_DATA3_MSB         31
#define SAND_HAL_QE_PBC_FAILED_DATA3_LSB         0
#define SAND_HAL_QE_EGRESS_TEST_CNT_OFFSET       0x0920U  /* Count of test packets received from the Fabric by the QE Egress. */
#ifndef SAND_HAL_QE_EGRESS_TEST_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_TEST_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_TEST_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS_TEST_CNT_MSB          31
#define SAND_HAL_QE_EGRESS_TEST_CNT_LSB          0
#define SAND_HAL_QE_EGRESS_TEST_HDR1_OFFSET      0x0924U  /* Fabric Header of Test Packet */
#ifndef SAND_HAL_QE_EGRESS_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_TEST_HDR1_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS_TEST_HDR1_MSB         31
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LSB         0
#define SAND_HAL_QE_EGRESS_TEST_HDR2_OFFSET      0x0928U  /* Fabric Header of Test Packet and bits 31-16 of possible Shim Header */
#ifndef SAND_HAL_QE_EGRESS_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_TEST_HDR2_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS_TEST_HDR2_MSB         31
#define SAND_HAL_QE_EGRESS_TEST_HDR2_LSB         0
#define SAND_HAL_QE_EGRESS_TEST_HDR3_OFFSET      0x092cU  /* Bits 15-0 of possible Shim Header, and captured 'eg_sf' signal information.  ('sop' is implied, since the Test Header only occurs during 'sop'-marked lines of data.) */
#ifndef SAND_HAL_QE_EGRESS_TEST_HDR3_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_TEST_HDR3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_TEST_HDR3_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS_TEST_HDR3_MSB         31
#define SAND_HAL_QE_EGRESS_TEST_HDR3_LSB         0
#define SAND_HAL_QE_LDMA_TEST_CNT_OFFSET         0x0940U  /* Count of Test packets read from PBC by LDMA */
#ifndef SAND_HAL_QE_LDMA_TEST_CNT_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_TEST_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_TEST_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_LDMA_TEST_CNT_MSB            31
#define SAND_HAL_QE_LDMA_TEST_CNT_LSB            0
#define SAND_HAL_QE_LDMA_TEST_HDR1_OFFSET        0x0944U  /* Fabric Header of Test Packet */
#ifndef SAND_HAL_QE_LDMA_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_TEST_HDR1_MASK          0xffffffffU
#define SAND_HAL_QE_LDMA_TEST_HDR1_MSB           31
#define SAND_HAL_QE_LDMA_TEST_HDR1_LSB           0
#define SAND_HAL_QE_LDMA_TEST_HDR2_OFFSET        0x0948U  /* Fabric Header of Test Packet */
#ifndef SAND_HAL_QE_LDMA_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_TEST_HDR2_MASK          0xffffffffU
#define SAND_HAL_QE_LDMA_TEST_HDR2_MSB           31
#define SAND_HAL_QE_LDMA_TEST_HDR2_LSB           0
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_OFFSET 0x0960U  /* Count of test packets sent to the PCI bus from the QE Egress. */
#ifndef SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_MASK 0xffffffffU
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_MSB  31
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_LSB  0
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_OFFSET  0x0964U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_MASK    0xffffffffU
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_MSB     31
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_LSB     0
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_OFFSET  0x0968U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_MASK    0xffffffffU
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_MSB     31
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_LSB     0
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_OFFSET 0x096cU  /* Count of test packets sent to the PCI bus from the QE LDMA. */
#ifndef SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_MASK   0xffffffffU
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_MSB    31
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_LSB    0
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_OFFSET    0x0970U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PCI_LDMA_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_MASK      0xffffffffU
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_MSB       31
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LSB       0
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_OFFSET    0x0974U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PCI_LDMA_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_MASK      0xffffffffU
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_MSB       31
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LSB       0
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_OFFSET   0x0978U  /* Count of test packets rcv'd from local processor. */
#ifndef SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_MSB      31
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_LSB      0
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_OFFSET      0x097cU  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PCI_TX_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_MASK        0xffffffffU
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_MSB         31
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_LSB         0
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_OFFSET      0x0980U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PCI_TX_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_MASK        0xffffffffU
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_MSB         31
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_LSB         0
#define SAND_HAL_QE_PL3_RX_TEST_CNT_OFFSET       0x0984U  /* Count of test packets sent to Network Processor. */
#ifndef SAND_HAL_QE_PL3_RX_TEST_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PL3_RX_TEST_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_RX_TEST_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_PL3_RX_TEST_CNT_MSB          31
#define SAND_HAL_QE_PL3_RX_TEST_CNT_LSB          0
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_OFFSET      0x0988U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PL3_RX_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_MASK        0xffffffffU
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_MSB         31
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_LSB         0
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_OFFSET      0x098cU  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PL3_RX_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_MASK        0xffffffffU
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_MSB         31
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_LSB         0
#define SAND_HAL_QE_PL3_TX_TEST_CNT_OFFSET       0x0990U  /* Count of test packets received from NP */
#ifndef SAND_HAL_QE_PL3_TX_TEST_CNT_NO_TEST_MASK
#define SAND_HAL_QE_PL3_TX_TEST_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_TX_TEST_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_PL3_TX_TEST_CNT_MSB          31
#define SAND_HAL_QE_PL3_TX_TEST_CNT_LSB          0
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_OFFSET      0x0994U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PL3_TX_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_MASK        0xffffffffU
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_MSB         31
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_LSB         0
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_OFFSET      0x0998U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_PL3_TX_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_MASK        0xffffffffU
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_MSB         31
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_LSB         0
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_OFFSET  0x099cU  /* Control register for writing to the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_NO_TEST_MASK
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_MASK    0xffffffffU
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_MSB     31
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_LSB     0
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_OFFSET 0x09a0U  /* Data register for writing to the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_MASK   0xffffffffU
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_MSB    31
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_LSB    0
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_OFFSET   0x09a4U  /* Control register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_PL3_TXFIFO_READ_CTL_NO_TEST_MASK
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_MASK     0xffffffffU
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_MSB      31
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_LSB      0
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_OFFSET  0x09a8U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_PL3_TXFIFO_READ_DATA_NO_TEST_MASK
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_MASK    0xffffffffU
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_MSB     31
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_LSB     0
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_OFFSET  0x09b0U  /* SCI Pack Inject Control Regsiter for Test */
#ifndef SAND_HAL_QE_SCI_PACK_INJECT_CNTL_NO_TEST_MASK
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_MASK    0xffffffffU
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_MSB     31
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_LSB     0
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_OFFSET 0x09b4U  /* SCI Pack Inject Data Regsiter for Test */
#ifndef SAND_HAL_QE_SCI0_PACK_INJECT_DATA_NO_TEST_MASK
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_MASK   0xffffffffU
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_MSB    31
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_LSB    0
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_OFFSET 0x09b8U  /* SCI Pack Inject Data Regsiter for Test */
#ifndef SAND_HAL_QE_SCI1_PACK_INJECT_DATA_NO_TEST_MASK
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_MASK   0xffffffffU
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_MSB    31
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_LSB    0
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_OFFSET 0x09bcU  /* SCI Pack Inject Data Regsiter for Test */
#ifndef SAND_HAL_QE_SCI2_PACK_INJECT_DATA_NO_TEST_MASK
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_MASK   0xffffffffU
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_MSB    31
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_LSB    0
#define SAND_HAL_QE_SFI_TX_TEST_CNT_OFFSET       0x09c0U  /* SFI Transmit Test Counter */
#ifndef SAND_HAL_QE_SFI_TX_TEST_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SFI_TX_TEST_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_TX_TEST_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_SFI_TX_TEST_CNT_MSB          31
#define SAND_HAL_QE_SFI_TX_TEST_CNT_LSB          0
#define SAND_HAL_QE_SFI_RX_TEST_CNT_OFFSET       0x09c4U  /* SFI Receive Test Counter */
#ifndef SAND_HAL_QE_SFI_RX_TEST_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SFI_RX_TEST_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_RX_TEST_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_SFI_RX_TEST_CNT_MSB          31
#define SAND_HAL_QE_SFI_RX_TEST_CNT_LSB          0
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_OFFSET    0x09d0U  /* SPI4 Receive Test Count Register
                                                         * 
                                                         * Enabled via sr_config1 register, rx_enb_test bit. */
#ifndef SAND_HAL_QE_SR_RX_TEST_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_MSB       31
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_LSB       0
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_OFFSET   0x09d4U  /* SPI4 Receive Test Count Register
                                                         * 
                                                         * Enabled via sr_config1 register, rx_enb_test bit. */
#ifndef SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_MSB      31
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_LSB      0
#define SAND_HAL_QE_SR_RX_TEST_HDR1_OFFSET       0x09d8U  /* Route Header of Test Packet
                                                         * 
                                                         * Enabled via spir_config1 register, rx_enb_test bit. If enabled and the 'T' bit is set in the Route header, the header is captured. */
#ifndef SAND_HAL_QE_SR_RX_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_SR_RX_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_RX_TEST_HDR1_MASK         0xffffffffU
#define SAND_HAL_QE_SR_RX_TEST_HDR1_MSB          31
#define SAND_HAL_QE_SR_RX_TEST_HDR1_LSB          0
#define SAND_HAL_QE_SR_RX_TEST_HDR2_OFFSET       0x09dcU  /* Route Header of Test Packet
                                                         * 
                                                         * Enabled via sr_config1 register, rx_enb_test bit. If enabled and the 'T' bit is set in the Route header, the header is captured. */
#ifndef SAND_HAL_QE_SR_RX_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_SR_RX_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_RX_TEST_HDR2_MASK         0xffffffffU
#define SAND_HAL_QE_SR_RX_TEST_HDR2_MSB          31
#define SAND_HAL_QE_SR_RX_TEST_HDR2_LSB          0
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_OFFSET    0x09e0U  /* Test Count Register
                                                         * 
                                                         * Enabled via st_config1 register, tx_enb_test bit. */
#ifndef SAND_HAL_QE_ST_TX_TEST_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_MSB       31
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_LSB       0
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_OFFSET   0x09e4U  /* Test Count Register
                                                         * 
                                                         * Enabled via st_config1 register, tx_enb_test bit. */
#ifndef SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_MSB      31
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_LSB      0
#define SAND_HAL_QE_ST_TX_TEST_HDR1_OFFSET       0x09e8U  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_ST_TX_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_TEST_HDR1_MASK         0xffffffffU
#define SAND_HAL_QE_ST_TX_TEST_HDR1_MSB          31
#define SAND_HAL_QE_ST_TX_TEST_HDR1_LSB          0
#define SAND_HAL_QE_ST_TX_TEST_HDR2_OFFSET       0x09ecU  /* Route Header of Test Packet */
#ifndef SAND_HAL_QE_ST_TX_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_TEST_HDR2_MASK         0xffffffffU
#define SAND_HAL_QE_ST_TX_TEST_HDR2_MSB          31
#define SAND_HAL_QE_ST_TX_TEST_HDR2_LSB          0
#define SAND_HAL_QE_ST_TX_WRITE_CTL_OFFSET       0x09f0U  /* Control register for writing data out */
#ifndef SAND_HAL_QE_ST_TX_WRITE_CTL_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_WRITE_CTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_WRITE_CTL_MASK         0xffffffffU
#define SAND_HAL_QE_ST_TX_WRITE_CTL_MSB          31
#define SAND_HAL_QE_ST_TX_WRITE_CTL_LSB          0
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_OFFSET   0x09f4U  /* Data registers, to write data out */
#ifndef SAND_HAL_QE_ST_TX_W0_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_MASK     0xffffffffU
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_MSB      31
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_LSB      0
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_OFFSET   0x09f8U  /* Data registers, to write data out */
#ifndef SAND_HAL_QE_ST_TX_W1_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_MASK     0xffffffffU
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_MSB      31
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_LSB      0
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_OFFSET   0x09fcU  /* Data registers, to write data out */
#ifndef SAND_HAL_QE_ST_TX_W2_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_MASK     0xffffffffU
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_MSB      31
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_LSB      0
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_OFFSET   0x0a00U  /* Data registers, to write data out */
#ifndef SAND_HAL_QE_ST_TX_W3_WRITE_DATA_NO_TEST_MASK
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_MASK     0xffffffffU
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_MSB      31
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_LSB      0
#define SAND_HAL_QE_TXDMA_TEST_CNT_OFFSET        0x0a10U  /* Count of test packets sent to the PCI bus from the QE txdma. */
#ifndef SAND_HAL_QE_TXDMA_TEST_CNT_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_TEST_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_TEST_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_TXDMA_TEST_CNT_MSB           31
#define SAND_HAL_QE_TXDMA_TEST_CNT_LSB           0
#define SAND_HAL_QE_TXDMA_TEST_HDR1_OFFSET       0x0a14U  /* Fabric Header of Test Packet */
#ifndef SAND_HAL_QE_TXDMA_TEST_HDR1_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_TEST_HDR1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_TEST_HDR1_MASK         0xffffffffU
#define SAND_HAL_QE_TXDMA_TEST_HDR1_MSB          31
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LSB          0
#define SAND_HAL_QE_TXDMA_TEST_HDR2_OFFSET       0x0a18U  /* Fabric Header of Test Packet */
#ifndef SAND_HAL_QE_TXDMA_TEST_HDR2_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_TEST_HDR2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_TEST_HDR2_MASK         0xffffffffU
#define SAND_HAL_QE_TXDMA_TEST_HDR2_MSB          31
#define SAND_HAL_QE_TXDMA_TEST_HDR2_LSB          0
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_OFFSET      0x0b00U  /* ECR Debug register.  Allows data with bad HEC or CRC-16 to be written to Egress memory.  Also provides visibility into ECR. */
#ifndef SAND_HAL_QE_EGRESS_ECR_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_MSB         31
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_LSB         0
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_OFFSET   0x0b04U  /* Debug counters of packet drop occurrences in the ECR. */
#ifndef SAND_HAL_QE_EGRESS_ECR_DROP_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_MSB      31
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_LSB      0
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_OFFSET   0x0b08U  /* Debug counter of packet's written by the ECR to the MEMC. */
#ifndef SAND_HAL_QE_EGRESS_ECR_DATA_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_MSB      31
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_LSB      0
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_OFFSET    0x0b0cU  /* Counts ECR related errors for debug/no interrupt sent to PCI block. */
#ifndef SAND_HAL_QE_EGRESS_ECR_DEBUG_E_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_MSB       31
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_LSB       0
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_OFFSET 0x0b10U  /* Debug counter of multicast packet drop occurrences in the ECR. */
#ifndef SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_MSB 31
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_OFFSET    0x0b14U  /* Visibility into the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DEBUG2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_MSB       31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_LSB       0
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_OFFSET 0x0b18U  /* High & Low thresholds at which each Data Storage FIFO will respectively assert or deassert the 'satisfied' signal to the Data Fetcher. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_MSB 31
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_LSB 0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_OFFSET   0x0b1cU  /* Displays the value of the 'rcvd_lncnt' & current 'l2lenplus8' registers for the selected mini-State Machine in the ECX's Data Fetcher.  Use DF_DEBUG_SEL register to select the appropriate mini-SM. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_MASK     0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_MSB      31
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_LSB      0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_OFFSET 0x0b20U  /* Used to specify which mini-State Machine's registers in the ECX's Data Fetcher to display in the DF_DEBUG & DF_DEBUG2 registers. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_MSB  31
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_LSB  0
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_OFFSET 0x0b24U  /* Debug counter for data requested from Memory Controller by ECX's Data Fetcher. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_MSB 31
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_LSB 0
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_OFFSET 0x0b28U  /* Debug counter for data received from Memory Controller by ECX's Data Fetcher.  These counts, when added together, should be equal to the 'lines_reqd_cnt' in the EGRESS_ECX_DF_REQDATA_CNT register. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_MSB 31
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_LSB 0
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_OFFSET     0x0b2cU  /* General debug counter for the ECX's Data Fetcher. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DF_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_MSB        31
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_LSB        0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_OFFSET 0x0b30U  /* Counts ECX Data Fetcher related errors for debug/no interrupt is sent to the PCI. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_MSB    31
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_LSB    0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_OFFSET 0x0b34U  /* Counts ECX Data Storage FIFO related errors for debug/no interrupt is sent to the PCI block. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_MSB    31
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_LSB    0
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_OFFSET     0x0b38U  /* Debug counters for the ECX's Multicast BLock. */
#ifndef SAND_HAL_QE_EGRESS_ECX_MB_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_MSB        31
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_LSB        0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_OFFSET 0x0b3cU  /* Counts ECX Memory Block related errors for debug/no interrupt is sent to the PCI block. */
#ifndef SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MSB    31
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_LSB    0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_OFFSET  0x0b40U  /* Visibility into the Multicast Portmap & NumLines FIFOs in the ECX's Multicast Block. */
#ifndef SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_MSB     31
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_LSB     0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_OFFSET  0x0b44U  /* Visibility into the ECX's Multicast Block. */
#ifndef SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_MSB     31
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_LSB     0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_OFFSET    0x0b48U  /* Visibility into the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DEBUG3_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_MSB       31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_LSB       0
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_OFFSET 0x0b4cU
#ifndef SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_MSB 31
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_LSB 0
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_OFFSET 0x0b50U  /* Debug counter for number of dwords (32-bits) & data lines (128-bits) sent to the PL3 & PCI interfaces, respectively. */
#ifndef SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_MSB   31
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_LSB   0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_OFFSET    0x0b54U  /* Visibility into the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DEBUG4_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_MSB       31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_LSB       0
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_OFFSET   0x0b58U  /* Debug counter for number of data lines sent to SPI-4 interface. */
#ifndef SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_MASK     0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_MSB      31
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_LSB      0
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_OFFSET   0x0b5cU  /* Memory Access Control register used to initiate read/write requests to/from memory.  --- Address to read from/write to is specified by MEM_ACC_ADDR register.
                                                         * 
                                                         * - Particular memory/register-file to access is specified by MEM_ACC_SEL register.
                                                         * 
                                                         * - Data to be written, or being read, is specified by MEM_ACC_DATA register.
                                                         * 
                                                         * 
                                                         * 
                                                         * For example:
                                                         * 
                                                         * Write appropriate 'sel' to MEM_ACC_SEL.
                                                         * 
                                                         * Write desired memory location to MEM_ACC_ADDR.
                                                         * 
                                                         * Then...
                                                         * 
                                                         * 
                                                         * 
                                                         * To Write:
                                                         * 
                                                         * --------------   -----------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MEM_ACC_DATA    0xfeedface
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x6
                                                         * 
                                                         * Read             MEM_ACC_CTRL    (Expect 0x6)
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x4
                                                         * 
                                                         * To Read:
                                                         * 
                                                         * --------------  ------------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x7
                                                         * 
                                                         * Read             MEM_ACC_CTRL    (Expect 0x7)
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x0
                                                         * 
                                                         * Read             MEM_ACC_DATA    0xfeedface
                                                         * 
                                                         *   */
#ifndef SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_MASK     0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_MSB      31
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_LSB      0
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_OFFSET    0x0b60U  /* Specifies the memory/register-file to access as follows:
                                                         * 
                                                         * 0x0 = Egress Buffer
                                                         * 
                                                         * 0x1 = (ECR) Multicast Number of Lines Register File
                                                         * 
                                                         * 0x2 = (ECR) Multicast Portmap Register File
                                                         * 
                                                         * 0x3 = (MEMC) Write Page Register File
                                                         * 
                                                         * 0x4 = (MEMC) Initial Write Page Reg. File
                                                         * 
                                                         * 0x5 = (MEMC) Read Page Register File
                                                         * 
                                                         * 0x6 = (MEMC) Initial Read Page Reg. File
                                                         * 
                                                         * 0x7 = (MEMC) Next-Page Array
                                                         * 
                                                         * 0x8 = (MEMC) Free-Page Array */
#ifndef SAND_HAL_QE_EGRESS_MEM_ACC_SEL_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_MASK      0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_MSB       31
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_LSB       0
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_OFFSET   0x0b64U  /* Specifies the location within the desired memory/register-file to read or write data.
                                                         * 
                                                         * The valid range of addresses for the memories/reg.files are as follows:
                                                         * 
                                                         * 
                                                         * 
                                                         * sel   valid addr range
                                                         * 
                                                         * ----   -----------------------
                                                         * 
                                                         * 0x0  0x0-0x1FFF  (Egress Buffer)
                                                         * 
                                                         * 0x1  0x0-0x03       (ECR: Multicast Number of Lines Register File)
                                                         * 
                                                         * 0x2  0x0-0x03       (ECR: Multicast Portmap Register File)
                                                         * 
                                                         * 0x3  0x0-0x12       (MEMC: Write Page Register File)
                                                         * 
                                                         * 0x4  0x0-0x12       (MEMC: Initial Write Page Reg. File)
                                                         * 
                                                         * 0x5  0x0-0x12       (MEMC: Read Page Register File)
                                                         * 
                                                         * 0x6  0x0-0x12       (MEMC: Initial Read Page Reg. File)
                                                         * 
                                                         * 0x7  0x0-0x7A      (MEMC: Next-Page Array)
                                                         * 
                                                         * 0x8  0x0-0x7A      (MEMC: Free-Page Array) */
#ifndef SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_MASK     0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_MSB      31
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_LSB      0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_OFFSET   0x0b68U  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of MEM_ACC_SEL determines which memory will be used:
                                                         * 
                                                         * 
                                                         * 
                                                         * sel             data
                                                         * 
                                                         * ----             -------
                                                         * 
                                                         * 0x0    { SOP, EOP }  (Use egress_mem_acc_dataX registers to read/write data[127:0].)
                                                         * 
                                                         * 0x1    { num_lines[9:0] }
                                                         * 
                                                         * 0x2    { mc, portmap[17:0] }
                                                         * 
                                                         * 0x3    { need_new_pg, page[6:0], offset[5:0] }
                                                         * 
                                                         * 0x4    { page[6:0], offset[5:0] }
                                                         * 
                                                         * 0x5    { page[6:0], offset[5:0] }
                                                         * 
                                                         * 0x6    { page[6:0], offset[5:0] }
                                                         * 
                                                         * 0x7    { page[6:0] }
                                                         * 
                                                         * 0x8    { page[6:0] } */
#ifndef SAND_HAL_QE_EGRESS_MEM_ACC_DATA_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_MASK     0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_MSB      31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_LSB      0
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_OFFSET 0x0b6cU  /* Debug counter of number of lines read from Egress memory. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_OFFSET 0x0b70U  /* Debug counter of number of lines written to Egress memory. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_OFFSET     0x0b74U  /* Visibility into the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_MSB        31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_LSB        0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_OFFSET 0x0b78U  /* Virtual FIFO selector for MEMC_DEBUG register. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_MSB    31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_LSB    0
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_OFFSET  0x0b7cU  /* Debug counters of number of lines dropped. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_MSB     31
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_LSB     0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_OFFSET   0x0b80U  /* Counts Memory Controller related errors for debug/no interrupt is sent to the PCI block. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_MASK     0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_MSB      31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_LSB      0
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_OFFSET  0x0b84U  /* Debug counter of pages used & freed in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_MSB     31
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_LSB     0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_OFFSET 0x0b88U  /* Instantaneous number of pages in use, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_OFFSET 0x0b8cU  /* Instantaneous number of pages in use, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_OFFSET 0x0b90U  /* Instantaneous number of pages in use, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_OFFSET 0x0b94U  /* Instantaneous number of pages in use, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_OFFSET 0x0b98U  /* Instantaneous number of pages in use, per virtual FIFO, in the Memory Controller. */
#ifndef SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_LSB 0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_OFFSET  0x0b9cU  /* Provides visibility into ECX's Data Fetcher. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_MSB     31
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_LSB     0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_OFFSET 0x0ba0U  /* Counts ECX Data Storage FIFO related errors for debug/no interrupt is sent to the PCI block. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_MASK  0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_MSB   31
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_LSB   0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_OFFSET  0x0ba4U  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * This register is only used during Egress Buffer accesses (i.e. when MEM_ACC_SEL == 0x0).
                                                         * 
                                                         * 
                                                         * 
                                                         * sel             data
                                                         * 
                                                         * ----             -------
                                                         * 
                                                         * 0x0    { data[127:96] } */
#ifndef SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_MSB     31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_LSB     0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_OFFSET  0x0ba8U  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * This register is only used during Egress Buffer accesses (i.e. when MEM_ACC_SEL == 0x0).
                                                         * 
                                                         * 
                                                         * 
                                                         * sel             data
                                                         * 
                                                         * ----             -------
                                                         * 
                                                         * 0x0    { data[95:64] } */
#ifndef SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_MSB     31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_LSB     0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_OFFSET  0x0bacU  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * This register is only used during Egress Buffer accesses (i.e. when MEM_ACC_SEL == 0x0).
                                                         * 
                                                         * 
                                                         * 
                                                         * sel             data
                                                         * 
                                                         * ----             -------
                                                         * 
                                                         * 0x0    { data[63:32] } */
#ifndef SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_MSB     31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_LSB     0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_OFFSET  0x0bb0U  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * This register is only used during Egress Buffer accesses (i.e. when MEM_ACC_SEL == 0x0).
                                                         * 
                                                         * 
                                                         * 
                                                         * sel             data
                                                         * 
                                                         * ----             -------
                                                         * 
                                                         * 0x0    { data[31:0] } */
#ifndef SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_MASK    0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_MSB     31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_LSB     0
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_OFFSET 0x0bb4U  /* Provides visibility into the Page-FreeRequest FIFO.
                                                         * 
                                                         * pfr_rd_data == { page[6:0], port[4:0] } */
#ifndef SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_MASK   0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_MSB    31
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_LSB    0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_OFFSET 0x0bb8U  /* Provides depth of the Data-Storage FIFOs. */
#ifndef SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_MSB 31
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_LSB 0
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_OFFSET      0x0bbcU  /* Provides CRC information from packets */
#ifndef SAND_HAL_QE_EGRESS_CRC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_MSB         31
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_LSB         0
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_OFFSET      0x0bc0U  /* Provides HEC information from packets */
#ifndef SAND_HAL_QE_EGRESS_HEC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_MSB         31
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_LSB         0
#define SAND_HAL_QE_LDMA_DEBUG1_OFFSET           0x0c00U  /* Debug register, captures data used to monitor state & actions of device */
#ifndef SAND_HAL_QE_LDMA_DEBUG1_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_DEBUG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_DEBUG1_MASK             0xffffffffU
#define SAND_HAL_QE_LDMA_DEBUG1_MSB              31
#define SAND_HAL_QE_LDMA_DEBUG1_LSB              0
#define SAND_HAL_QE_LDMA_DEBUG2_OFFSET           0x0c04U  /* Debug register, captures data used to monitor state & actions of device */
#ifndef SAND_HAL_QE_LDMA_DEBUG2_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_DEBUG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_DEBUG2_MASK             0xffffffffU
#define SAND_HAL_QE_LDMA_DEBUG2_MSB              31
#define SAND_HAL_QE_LDMA_DEBUG2_LSB              0
#define SAND_HAL_QE_LDMA_DEBUG3_OFFSET           0x0c08U  /* Debug register, captures data used to monitor state & actions of device */
#ifndef SAND_HAL_QE_LDMA_DEBUG3_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_DEBUG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_DEBUG3_MASK             0xffffffffU
#define SAND_HAL_QE_LDMA_DEBUG3_MSB              31
#define SAND_HAL_QE_LDMA_DEBUG3_LSB              0
#define SAND_HAL_QE_LDMA_CRC_DEBUG_OFFSET        0x0c0cU  /* Provides CRC information from packets */
#ifndef SAND_HAL_QE_LDMA_CRC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_CRC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_CRC_DEBUG_MASK          0xffffffffU
#define SAND_HAL_QE_LDMA_CRC_DEBUG_MSB           31
#define SAND_HAL_QE_LDMA_CRC_DEBUG_LSB           0
#define SAND_HAL_QE_LDMA_HEC_DEBUG_OFFSET        0x0c10U  /* Provides HEC information from packets */
#ifndef SAND_HAL_QE_LDMA_HEC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_LDMA_HEC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_LDMA_HEC_DEBUG_MASK          0xffffffffU
#define SAND_HAL_QE_LDMA_HEC_DEBUG_MSB           31
#define SAND_HAL_QE_LDMA_HEC_DEBUG_LSB           0
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_OFFSET   0x0d00U
#ifndef SAND_HAL_QE_PBC_BANK1_0_ADDRESS_NO_TEST_MASK
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_MASK     0xffffffffU
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_MSB      31
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_LSB      0
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_OFFSET   0x0d04U
#ifndef SAND_HAL_QE_PBC_BANK3_2_ADDRESS_NO_TEST_MASK
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_MASK     0xffffffffU
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_MSB      31
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_LSB      0
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_OFFSET   0x0d08U
#ifndef SAND_HAL_QE_PBC_BANK5_4_ADDRESS_NO_TEST_MASK
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_MASK     0xffffffffU
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_MSB      31
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_LSB      0
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_OFFSET   0x0d0cU
#ifndef SAND_HAL_QE_PBC_BANK7_6_ADDRESS_NO_TEST_MASK
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_MASK     0xffffffffU
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_MSB      31
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_LSB      0
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_OFFSET      0x0d10U  /* Memory Access Control register used to initiate read/write requests to/from memory.  --- Address to read from/write to is specified by MEM_ACC_ADDR register.
                                                         * 
                                                         * - Particular memory/register-file to access is specified by MEM_ACC_SEL register.
                                                         * 
                                                         * - Data to be written, or being read, is specified by MEM_ACC_DATA register.
                                                         * 
                                                         * 
                                                         * 
                                                         * For example:
                                                         * 
                                                         * Write desired memory location to MEM_ACC_ADDR.
                                                         * 
                                                         * Then...
                                                         * 
                                                         * 
                                                         * 
                                                         * To Write:
                                                         * 
                                                         * --------------  ------------    ---------
                                                         * 
                                                         * Operation        Address         Data
                                                         * 
                                                         * --------------  ------------    ---------
                                                         * 
                                                         * Write           MEM_ACC_DATA    0xfeedface
                                                         * 
                                                         * Write           MEM_ACC_CTRL    0x6
                                                         * 
                                                         * Read            MEM_ACC_CTRL    (Expect 0x6)
                                                         * 
                                                         * Write           MEM_ACC_CTRL    0x4
                                                         * 
                                                         * To Read:
                                                         * 
                                                         * --------------  ------------     ---------
                                                         * 
                                                         * Operation        Address          Data
                                                         * 
                                                         * --------------  ------------     ---------
                                                         * 
                                                         * Write           MEM_ACC_CTRL     0x7
                                                         * 
                                                         * Read            MEM_ACC_CTRL    (Expect 0x7)
                                                         * 
                                                         * Write           MEM_ACC_CTRL     0x0
                                                         * 
                                                         * Read            MEM_ACC_DATA     0xfeedface */
#ifndef SAND_HAL_QE_PBC_MEM_ACC_CNTL_NO_TEST_MASK
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_MASK        0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_MSB         31
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_LSB         0
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_OFFSET      0x0d14U  /* Address of external SDRAM */
#ifndef SAND_HAL_QE_PBC_MEM_ACC_ADDR_NO_TEST_MASK
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_MASK        0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_MSB         31
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_LSB         0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_OFFSET     0x0d18U  /* During a memory write access, these registers will contain data to be written to the desired memory.  The number of valid registers and the number of valid bits depend on the configuration of the memory selected by the Memory Access Select Register.  Register 0 is the least significant word (will be written to bits 31-0). */
#ifndef SAND_HAL_QE_PBC_MEM_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_MASK       0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_MSB        31
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_LSB        0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_OFFSET     0x0d20U  /* During a memory write access, these registers will contain data to be written to the desired memory.  The number of valid registers and the number of valid bits depend on the configuration of the memory selected by the Memory Access Select Register.  Register 1 is the next least significant word (will be written to bits 63-32). */
#ifndef SAND_HAL_QE_PBC_MEM_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_MASK       0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_MSB        31
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_LSB        0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_OFFSET     0x0d24U  /* During a memory write access, these registers will contain data to be written to the desired memory.  The number of valid registers and the number of valid bits depend on the configuration of the memory selected by the Memory Access Select Register.  Register 2 is the second most significant word (will be written to bits 95-64). */
#ifndef SAND_HAL_QE_PBC_MEM_ACC_DATA2_NO_TEST_MASK
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_MASK       0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_MSB        31
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_LSB        0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_OFFSET     0x0d28U  /* During a memory write access, these registers will contain data to be written to the desired memory.  The number of valid registers and the number of valid bits depend on the configuration of the memory selected by the Memory Access Select Register.  Register 3 is the most significant word (will be written to bits 127-96). */
#ifndef SAND_HAL_QE_PBC_MEM_ACC_DATA3_NO_TEST_MASK
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_MASK       0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_MSB        31
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_LSB        0
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_OFFSET 0x0d2cU  /* This register allows the manual initialization of the Packet Buffer SDRAMs, in the event that the auto initializaion circuit fails or an SDRAM is used that requires a non-standard initialization sequence. */
#ifndef SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_NO_TEST_MASK
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_MASK   0xffffffffU
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_MSB    31
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_LSB    0
#define SAND_HAL_QE_PBC_DEBUG_OFFSET             0x0d30U  /* PBC Debug */
#ifndef SAND_HAL_QE_PBC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_PBC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PBC_DEBUG_MASK               0xffffffffU
#define SAND_HAL_QE_PBC_DEBUG_MSB                31
#define SAND_HAL_QE_PBC_DEBUG_LSB                0
#define SAND_HAL_QE_PCI_CII_DEBUG_OFFSET         0x0e00U
#ifndef SAND_HAL_QE_PCI_CII_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_PCI_CII_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_CII_DEBUG_MASK           0xffffffffU
#define SAND_HAL_QE_PCI_CII_DEBUG_MSB            31
#define SAND_HAL_QE_PCI_CII_DEBUG_LSB            0
#define SAND_HAL_QE_PCI_CTI_DEBUG_OFFSET         0x0e04U
#ifndef SAND_HAL_QE_PCI_CTI_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_PCI_CTI_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_CTI_DEBUG_MASK           0xffffffffU
#define SAND_HAL_QE_PCI_CTI_DEBUG_MSB            31
#define SAND_HAL_QE_PCI_CTI_DEBUG_LSB            0
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_OFFSET       0x0e08U
#ifndef SAND_HAL_QE_PCI_QSTAT_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_MASK         0xffffffffU
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_MSB          31
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_LSB          0
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_OFFSET      0x0e0cU
#ifndef SAND_HAL_QE_PCI_RXPATH_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_MASK        0xffffffffU
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_MSB         31
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_LSB         0
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_OFFSET      0x0e10U
#ifndef SAND_HAL_QE_PCI_TXPATH_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_MASK        0xffffffffU
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_MSB         31
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_LSB         0
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_OFFSET  0x0e14U  /* Displays the RxBuffer Address entry currently at the head of the RxBuffer FIFO. */
#ifndef SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_MASK    0xffffffffU
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_MSB     31
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_LSB     0
#define SAND_HAL_QE_PCI_STATE_DEBUG_OFFSET       0x0e18U  /* Displays the internal state of the PCI state machines, except for the Target state machine. */
#ifndef SAND_HAL_QE_PCI_STATE_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_PCI_STATE_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_PCI_STATE_DEBUG_MASK         0xffffffffU
#define SAND_HAL_QE_PCI_STATE_DEBUG_MSB          31
#define SAND_HAL_QE_PCI_STATE_DEBUG_LSB          0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_OFFSET 0x0f00U
#ifndef SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_MSB 31
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LSB 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_OFFSET 0x0f04U
#ifndef SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_MSB 31
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LSB 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_OFFSET 0x0f08U
#ifndef SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_MSB 31
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_LSB 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_OFFSET 0x0f0cU
#ifndef SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_MSB 31
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_LSB 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_OFFSET 0x0f10U
#ifndef SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_MSB 31
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_LSB 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_OFFSET 0x0f14U
#ifndef SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_MSB 31
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LSB 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_OFFSET 0x0f18U
#ifndef SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_MSB 31
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LSB 0
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_OFFSET     0x0f1cU  /* Memory Access Control register used to initiate read/write requests to/from memory.  --- Address to read from/write to is specified by MEM_ACC_ADDR register.
                                                         * 
                                                         * - Particular memory/register-file to access is specified by MEM_ACC_SEL register.
                                                         * 
                                                         * - Data to be written, or being read, is specified by MEM_ACC_DATA register.
                                                         * 
                                                         * 
                                                         * 
                                                         * For example:
                                                         * 
                                                         * Write appropriate 'sel' to MEM_ACC_SEL.
                                                         * 
                                                         * Write desired memory location to MEM_ACC_ADDR.
                                                         * 
                                                         * Then...
                                                         * 
                                                         * 
                                                         * 
                                                         * To Write:
                                                         * 
                                                         * --------------   -----------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MEM_ACC_DATA    0xfeedface
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x6
                                                         * 
                                                         * Read             MEM_ACC_CTRL    (Expect 0x6)
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x4
                                                         * 
                                                         * 
                                                         * 
                                                         * To Read:
                                                         * 
                                                         * --------------  ------------    ---------
                                                         * 
                                                         * Operation        Address        Data
                                                         * 
                                                         * --------------   ------------   ---------
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x7
                                                         * 
                                                         * Read             MEM_ACC_CTRL    (Expect 0x7)
                                                         * 
                                                         * Write            MEM_ACC_CTRL    0x5
                                                         * 
                                                         * Read             MEM_ACC_DATA    0xfeedface */
#ifndef SAND_HAL_QE_QMGR_MEM_ACC_CTRL_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_MASK       0xffffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_MSB        31
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_LSB        0
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_OFFSET      0x0f20U  /* Specifies the memory/register-file to access as follows:
                                                         * 
                                                         * 0x0 = Next Page Memory (Do not write during operation)
                                                         * 
                                                         * 0x1 = Data In Page Memory (Do not write during operation)
                                                         * 
                                                         * 0x2 = Age Memory (Do not write during operation)
                                                         * 
                                                         * 0x3 = Queue State Memory (May only write MaxPages field during operation)
                                                         * 
                                                         * 0x4 = Queue Depth Memory (Do not write during operation)
                                                         * 
                                                         * 0x5 = Queue Map Table (Do not write during operation)
                                                         * 
                                                         * 0x6 = Inverse Queue Map Table (Do not write during operation)
                                                         * 
                                                         * 0x7 = Rcv Drop Counter Memory (Do not write during operation - Clear-On-Read OK)
                                                         * 
                                                         * 0x8 = Red Table (Do not write during operation)
                                                         * 
                                                         * 0x9 = Random Number Generator Table (May initialize to custom values)
                                                         * 
                                                         * 0xA = Free List Head (Do not write during operation)
                                                         * 
                                                         * 0xB = Free List Tail (Do not write during operation)
                                                         * 
                                                         * 0xC = Num Free Pages (Do not write during operation)
                                                         * 
                                                         * 0xD = Dequeue TimeOut Memory (Do not write during operation) */
#ifndef SAND_HAL_QE_QMGR_MEM_ACC_SEL_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_MASK        0xffffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_MSB         31
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_LSB         0
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_OFFSET     0x0f24U  /* Specifies the location within the desired memory/register-file to read or write data.
                                                         * 
                                                         * The valid range of addresses for the memories/reg.files are as follows:
                                                         * 
                                                         * 
                                                         * 
                                                         * sel   valid addr range
                                                         * 
                                                         * ----   -----------------------
                                                         * 
                                                         * 0x0  0x0-0x0FFF (Next Page Memory)
                                                         * 
                                                         * 0x1  0x0-0x0FFF (Data In Page Memory)
                                                         * 
                                                         * 0x2  0x0-0x0FFF (Age Memory)
                                                         * 
                                                         * 0x3  0x0-0x03FF (Queue State Memory) 
                                                         * 
                                                         * 0x4  0x0-0x03FF (Queue Depth Memory)
                                                         * 
                                                         * 0x5  0x0-0x3FFF (Queue Map Table)
                                                         * 
                                                         * 0x6  0x0-0x03FF (Inverse Queue Map Table)
                                                         * 
                                                         * 0x7  0x0-0x07FF (Rcv Drop Counter Memory)
                                                         * 
                                                         * 0x8  0x0-0x03FF (Red Table)
                                                         * 
                                                         * 0x9  0x0-0x0036 (Random Number Generator Memory)
                                                         * 
                                                         * 0xA N/A
                                                         * 
                                                         * 0xB N/A
                                                         * 
                                                         * 0xC N/A
                                                         * 
                                                         * 0xD 0x0 - 0x03FF (Dequeue TimeOut Memory) */
#ifndef SAND_HAL_QE_QMGR_MEM_ACC_ADDR_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_MASK       0xffffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_MSB        31
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_LSB        0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_OFFSET    0x0f28U  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of MEM_ACC_SEL determines which memory will be used:
                                                         * 
                                                         * 
                                                         * 
                                                         * sel             data
                                                         * 
                                                         * ----            -------
                                                         * 
                                                         * 0x0    { NextPage[11:0], FirstPktLenInTs[3:0] }
                                                         * 
                                                         * 0x1    { LinesInPage[11:0], PktsInPage[11:0] }
                                                         * 
                                                         * 0x2    { Old, Age[3:0}
                                                         * 
                                                         * 0x3    { MaxPages[11:0], Pages[11:0] }
                                                         * 
                                                         * 0x4    { Pkts[23:0] }
                                                         * 
                                                         * 0x5    { QueueNumber[9:0], EgressCosEnabled }
                                                         * 
                                                         * 0x6    { Egress[10:0], Cos[2:0], QueueEnabled }
                                                         * 
                                                         * 0x7    { Overflow, DropPktCntr[25:0] } or { RcvPktCntr[25:0] } (depends on even or odd address)
                                                         * 
                                                         * 0x8    { TMaxExceeded, EcnExceeded, PDrop[9:0] } (Drop Precedence 0)
                                                         * 
                                                         * 0x9    { rand[22:0] }
                                                         * 
                                                         * 0xA   { free_list_head[11:0] }
                                                         * 
                                                         * 0xB    { free_list_tail[11:0] }
                                                         * 
                                                         * 0xC   { num_free_pages[12:0] }
                                                         * 
                                                         * 0xD  { belowThresh, empty, dequeueTimer[7:0]} */
#ifndef SAND_HAL_QE_QMGR_MEM_ACC_DATA0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_MASK      0x07ffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_MSB       26
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_LSB       0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_OFFSET    0x0f2cU  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of MEM_ACC_SEL determines which memory will be used:
                                                         * 
                                                         * 
                                                         * 
                                                         * sel             data
                                                         * 
                                                         * ----            -------
                                                         * 
                                                         * 0x0    { }
                                                         * 
                                                         * 0x1    { }
                                                         * 
                                                         * 0x2    { }
                                                         * 
                                                         * 0x3    { QTail[23:0] }
                                                         * 
                                                         * 0x4    { Lines[23:0] }
                                                         * 
                                                         * 0x5    { }
                                                         * 
                                                         * 0x6    { }
                                                         * 
                                                         * 0x7    { Dropbyte_cntr[31:0] } or { Rcvbyte_cntr[31:0] } (depends on even or odd address)
                                                         * 
                                                         * 0x8    { TMaxExceeded, EcnExceeded, PDrop[9:0] } (Drop Precedence 1)
                                                         * 
                                                         * 0x9    { }
                                                         * 
                                                         * 0xA    { }
                                                         * 
                                                         * 0xB    { }
                                                         * 
                                                         * 0xC    { }
                                                         * 
                                                         * 0xD  {} */
#ifndef SAND_HAL_QE_QMGR_MEM_ACC_DATA1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_MASK      0xffffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_MSB       31
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_LSB       0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_OFFSET    0x0f30U  /* During a Memory Access Write, this register must contain the data to be written to the desired memory.
                                                         * 
                                                         * During a Memory Access Read, this register will contain the data read from memory.
                                                         * 
                                                         * 
                                                         * 
                                                         * The value of MEM_ACC_SEL determines which memory will be used:
                                                         * 
                                                         * 
                                                         * 
                                                         * sel    data
                                                         * 
                                                         * ----  -------
                                                         * 
                                                         * 0x0    { }
                                                         * 
                                                         * 0x1    { }
                                                         * 
                                                         * 0x2    { }
                                                         * 
                                                         * 0x3    { QHead[23:0] }
                                                         * 
                                                         * 0x4    { }
                                                         * 
                                                         * 0x5    { }
                                                         * 
                                                         * 0x6    { }
                                                         * 
                                                         * 0x7    { }
                                                         * 
                                                         * 0x8    { TMaxExceeded, EcnExceeded, PDrop[9:0] } (Drop Precedence 2)
                                                         * 
                                                         * 0x9    { }
                                                         * 
                                                         * 0xA    { }
                                                         * 
                                                         * 0xB    { }
                                                         * 
                                                         * 0xC    { }
                                                         * 
                                                         * 0xD  {} */
#ifndef SAND_HAL_QE_QMGR_MEM_ACC_DATA2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_MASK      0x00ffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_MSB       23
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_LSB       0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_OFFSET 0x0f34U
#ifndef SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_MSB 31
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_LSB 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_OFFSET 0x0f38U
#ifndef SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_MASK 0xfffffdffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_MSB 31
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_LSB 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_OFFSET 0x0f3cU
#ifndef SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_MSB 31
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_LSB 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_OFFSET 0x0f40U
#ifndef SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_MSB 31
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_LSB 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_OFFSET 0x0f44U
#ifndef SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_MSB 31
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_LSB 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_OFFSET 0x0f48U
#ifndef SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_MSB 31
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_LSB 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_OFFSET 0x0f4cU
#ifndef SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_MSB 31
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_LSB 0
#define SAND_HAL_QE_QMGR_RAND_DEBUG_OFFSET       0x0f50U
#ifndef SAND_HAL_QE_QMGR_RAND_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_RAND_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_RAND_DEBUG_MASK         0xffffffffU
#define SAND_HAL_QE_QMGR_RAND_DEBUG_MSB          31
#define SAND_HAL_QE_QMGR_RAND_DEBUG_LSB          0
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_OFFSET 0x0f54U
#ifndef SAND_HAL_QE_QMGR_WRED_MULT_RESULT_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_MASK   0xffffffffU
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_MSB    31
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_LSB    0
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_OFFSET 0x0f58U
#ifndef SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_MSB   31
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_LSB   0
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_OFFSET 0x0f5cU
#ifndef SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_MASK  0xffffffffU
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_MSB   31
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_LSB   0
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_OFFSET 0x0f60U
#ifndef SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_MSB 31
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_LSB 0
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_OFFSET     0x0f64U
#ifndef SAND_HAL_QE_QMGR_BYPASS_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_MASK       0xffffffffU
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_MSB        31
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_LSB        0
#define SAND_HAL_QE_RXDMA_DEBUG1_OFFSET          0x1000U  /* RXDMA Debug 1 register. */
#ifndef SAND_HAL_QE_RXDMA_DEBUG1_NO_TEST_MASK
#define SAND_HAL_QE_RXDMA_DEBUG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_RXDMA_DEBUG1_MASK            0xffffffffU
#define SAND_HAL_QE_RXDMA_DEBUG1_MSB             31
#define SAND_HAL_QE_RXDMA_DEBUG1_LSB             0
#define SAND_HAL_QE_RXDMA_DEBUG2_OFFSET          0x1004U  /* RXDMA Debug2 register. */
#ifndef SAND_HAL_QE_RXDMA_DEBUG2_NO_TEST_MASK
#define SAND_HAL_QE_RXDMA_DEBUG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_RXDMA_DEBUG2_MASK            0xffffffffU
#define SAND_HAL_QE_RXDMA_DEBUG2_MSB             31
#define SAND_HAL_QE_RXDMA_DEBUG2_LSB             0
#define SAND_HAL_QE_RXDMA_DEBUG3_OFFSET          0x1008U  /* RXDMA Debug3 register. */
#ifndef SAND_HAL_QE_RXDMA_DEBUG3_NO_TEST_MASK
#define SAND_HAL_QE_RXDMA_DEBUG3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_RXDMA_DEBUG3_MASK            0xffffffffU
#define SAND_HAL_QE_RXDMA_DEBUG3_MSB             31
#define SAND_HAL_QE_RXDMA_DEBUG3_LSB             0
#define SAND_HAL_QE_RXDMA_DEBUG4_OFFSET          0x100cU  /* RXDMA Debug4 register. */
#ifndef SAND_HAL_QE_RXDMA_DEBUG4_NO_TEST_MASK
#define SAND_HAL_QE_RXDMA_DEBUG4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_RXDMA_DEBUG4_MASK            0xffffffffU
#define SAND_HAL_QE_RXDMA_DEBUG4_MSB             31
#define SAND_HAL_QE_RXDMA_DEBUG4_LSB             0
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_OFFSET       0x1100U  /* SCI Command Debug 1 Register */
#ifndef SAND_HAL_QE_SCI_CMD_DEBUG_1_NO_TEST_MASK
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_MASK         0xffffffffU
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_MSB          31
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_LSB          0
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_OFFSET       0x1104U  /* SCI Command Debug 1 Register */
#ifndef SAND_HAL_QE_SCI_CMD_DEBUG_2_NO_TEST_MASK
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_MASK         0xffffffffU
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_MSB          31
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_LSB          0
#define SAND_HAL_QE_SCI_DEBUG_OFFSET             0x1108U  /* SCI Debug Register */
#ifndef SAND_HAL_QE_SCI_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_SCI_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SCI_DEBUG_MASK               0xffffffffU
#define SAND_HAL_QE_SCI_DEBUG_MSB                31
#define SAND_HAL_QE_SCI_DEBUG_LSB                0
#define SAND_HAL_QE_SFI_DEBUG_OFFSET             0x110cU  /* SFI Debug Register */
#ifndef SAND_HAL_QE_SFI_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_SFI_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SFI_DEBUG_MASK               0xffffffffU
#define SAND_HAL_QE_SFI_DEBUG_MSB                31
#define SAND_HAL_QE_SFI_DEBUG_LSB                0
#define SAND_HAL_QE_SI0_DEBUG_01_OFFSET          0x1200U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI0_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI0_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI0_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI0_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI1_DEBUG_01_OFFSET          0x1204U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI1_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI1_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI1_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI1_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI2_DEBUG_01_OFFSET          0x1208U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI2_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI2_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI2_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI2_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI3_DEBUG_01_OFFSET          0x120cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI3_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI3_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI3_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI3_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI4_DEBUG_01_OFFSET          0x1210U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI4_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI4_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI4_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI4_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI5_DEBUG_01_OFFSET          0x1214U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI5_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI5_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI5_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI5_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI6_DEBUG_01_OFFSET          0x1218U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI6_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI6_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI6_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI6_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI7_DEBUG_01_OFFSET          0x121cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI7_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI7_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI7_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI7_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI8_DEBUG_01_OFFSET          0x1220U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI8_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI8_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI8_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI8_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI9_DEBUG_01_OFFSET          0x1224U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI9_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI9_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_DEBUG_01_MASK            0xffffffffU
#define SAND_HAL_QE_SI9_DEBUG_01_MSB             31
#define SAND_HAL_QE_SI9_DEBUG_01_LSB             0
#define SAND_HAL_QE_SI10_DEBUG_01_OFFSET         0x1228U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI10_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI10_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_DEBUG_01_MASK           0xffffffffU
#define SAND_HAL_QE_SI10_DEBUG_01_MSB            31
#define SAND_HAL_QE_SI10_DEBUG_01_LSB            0
#define SAND_HAL_QE_SI11_DEBUG_01_OFFSET         0x122cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI11_DEBUG_01_NO_TEST_MASK
#define SAND_HAL_QE_SI11_DEBUG_01_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_DEBUG_01_MASK           0xffffffffU
#define SAND_HAL_QE_SI11_DEBUG_01_MSB            31
#define SAND_HAL_QE_SI11_DEBUG_01_LSB            0
#define SAND_HAL_QE_SI0_DEBUG_02_OFFSET          0x1230U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI0_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI0_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI0_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI0_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI1_DEBUG_02_OFFSET          0x1234U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI1_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI1_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI1_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI1_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI2_DEBUG_02_OFFSET          0x1238U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI2_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI2_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI2_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI2_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI3_DEBUG_02_OFFSET          0x123cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI3_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI3_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI3_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI3_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI4_DEBUG_02_OFFSET          0x1240U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI4_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI4_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI4_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI4_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI5_DEBUG_02_OFFSET          0x1244U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI5_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI5_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI5_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI5_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI6_DEBUG_02_OFFSET          0x1248U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI6_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI6_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI6_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI6_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI7_DEBUG_02_OFFSET          0x124cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI7_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI7_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI7_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI7_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI8_DEBUG_02_OFFSET          0x1250U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI8_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI8_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI8_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI8_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI9_DEBUG_02_OFFSET          0x1254U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI9_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI9_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_DEBUG_02_MASK            0xffffffffU
#define SAND_HAL_QE_SI9_DEBUG_02_MSB             31
#define SAND_HAL_QE_SI9_DEBUG_02_LSB             0
#define SAND_HAL_QE_SI10_DEBUG_02_OFFSET         0x1258U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI10_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI10_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_DEBUG_02_MASK           0xffffffffU
#define SAND_HAL_QE_SI10_DEBUG_02_MSB            31
#define SAND_HAL_QE_SI10_DEBUG_02_LSB            0
#define SAND_HAL_QE_SI11_DEBUG_02_OFFSET         0x125cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI11_DEBUG_02_NO_TEST_MASK
#define SAND_HAL_QE_SI11_DEBUG_02_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_DEBUG_02_MASK           0xffffffffU
#define SAND_HAL_QE_SI11_DEBUG_02_MSB            31
#define SAND_HAL_QE_SI11_DEBUG_02_LSB            0
#define SAND_HAL_QE_SI0_DEBUG_03_OFFSET          0x1260U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI0_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI0_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI0_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI0_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI1_DEBUG_03_OFFSET          0x1264U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI1_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI1_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI1_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI1_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI2_DEBUG_03_OFFSET          0x1268U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI2_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI2_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI2_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI2_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI3_DEBUG_03_OFFSET          0x126cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI3_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI3_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI3_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI3_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI4_DEBUG_03_OFFSET          0x1270U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI4_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI4_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI4_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI4_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI5_DEBUG_03_OFFSET          0x1274U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI5_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI5_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI5_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI5_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI6_DEBUG_03_OFFSET          0x1278U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI6_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI6_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI6_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI6_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI7_DEBUG_03_OFFSET          0x127cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI7_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI7_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI7_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI7_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI8_DEBUG_03_OFFSET          0x1280U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI8_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI8_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI8_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI8_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI9_DEBUG_03_OFFSET          0x1284U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI9_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI9_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_DEBUG_03_MASK            0xffffffffU
#define SAND_HAL_QE_SI9_DEBUG_03_MSB             31
#define SAND_HAL_QE_SI9_DEBUG_03_LSB             0
#define SAND_HAL_QE_SI10_DEBUG_03_OFFSET         0x1288U  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI10_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI10_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_DEBUG_03_MASK           0xffffffffU
#define SAND_HAL_QE_SI10_DEBUG_03_MSB            31
#define SAND_HAL_QE_SI10_DEBUG_03_LSB            0
#define SAND_HAL_QE_SI11_DEBUG_03_OFFSET         0x128cU  /* GigaBlaze Debug Control: This register is only written to in debug mode. */
#ifndef SAND_HAL_QE_SI11_DEBUG_03_NO_TEST_MASK
#define SAND_HAL_QE_SI11_DEBUG_03_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_DEBUG_03_MASK           0xffffffffU
#define SAND_HAL_QE_SI11_DEBUG_03_MSB            31
#define SAND_HAL_QE_SI11_DEBUG_03_LSB            0
#define SAND_HAL_QE_SI0_DEBUG_MUX_OFFSET         0x1290U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI0_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI0_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI0_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI0_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI1_DEBUG_MUX_OFFSET         0x1294U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI1_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI1_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI1_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI1_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI2_DEBUG_MUX_OFFSET         0x1298U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI2_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI2_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI2_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI2_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI3_DEBUG_MUX_OFFSET         0x129cU  /* The test vector data. */
#ifndef SAND_HAL_QE_SI3_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI3_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI3_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI3_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI4_DEBUG_MUX_OFFSET         0x12a0U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI4_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI4_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI4_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI4_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI5_DEBUG_MUX_OFFSET         0x12a4U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI5_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI5_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI5_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI5_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI6_DEBUG_MUX_OFFSET         0x12a8U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI6_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI6_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI6_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI6_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI7_DEBUG_MUX_OFFSET         0x12acU  /* The test vector data. */
#ifndef SAND_HAL_QE_SI7_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI7_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI7_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI7_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI8_DEBUG_MUX_OFFSET         0x12b0U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI8_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI8_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI8_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI8_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI9_DEBUG_MUX_OFFSET         0x12b4U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI9_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI9_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_DEBUG_MUX_MASK           0xffffffffU
#define SAND_HAL_QE_SI9_DEBUG_MUX_MSB            31
#define SAND_HAL_QE_SI9_DEBUG_MUX_LSB            0
#define SAND_HAL_QE_SI10_DEBUG_MUX_OFFSET        0x12b8U  /* The test vector data. */
#ifndef SAND_HAL_QE_SI10_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI10_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_DEBUG_MUX_MASK          0xffffffffU
#define SAND_HAL_QE_SI10_DEBUG_MUX_MSB           31
#define SAND_HAL_QE_SI10_DEBUG_MUX_LSB           0
#define SAND_HAL_QE_SI11_DEBUG_MUX_OFFSET        0x12bcU  /* The test vector data. */
#ifndef SAND_HAL_QE_SI11_DEBUG_MUX_NO_TEST_MASK
#define SAND_HAL_QE_SI11_DEBUG_MUX_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_DEBUG_MUX_MASK          0xffffffffU
#define SAND_HAL_QE_SI11_DEBUG_MUX_MSB           31
#define SAND_HAL_QE_SI11_DEBUG_MUX_LSB           0
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_OFFSET     0x12c0U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI0_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_OFFSET     0x12c4U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI1_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_OFFSET     0x12c8U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI2_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_OFFSET     0x12ccU  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI3_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_OFFSET     0x12d0U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI4_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_OFFSET     0x12d4U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI5_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_OFFSET     0x12d8U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI6_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_OFFSET     0x12dcU  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI7_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_OFFSET     0x12e0U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI8_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_OFFSET     0x12e4U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI9_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_MASK       0xffffffffU
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_MSB        31
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_LSB        0
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_OFFSET    0x12e8U  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI10_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_MASK      0xffffffffU
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_MSB       31
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_LSB       0
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_OFFSET    0x12ecU  /* Controls the selection of DEBUG_MUX vectors */
#ifndef SAND_HAL_QE_SI11_DEBUG_MUX_SEL_NO_TEST_MASK
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_MASK      0xffffffffU
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_MSB       31
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_LSB       0
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_OFFSET       0x12f0U  /* FIFO Read Control register used to initiate read requests from FIFO. Used to examine unaligned data from Parallel Controller if bit alignment being done manually.
                                                         * 
                                                         * -No address register. Logic increments read pointer after each read request.  
                                                         * 
                                                         * - Data read from SR_FIFO_RD_DATA[4:0] registers.
                                                         * 
                                                         * 
                                                         * 
                                                         * Read example:
                                                         * 
                                                         * --------------   --------------------------     ---------
                                                         * 
                                                         * Operation    Address                      Data
                                                         * 
                                                         * --------------   --------------------------      ---------
                                                         * 
                                                         * Write            FIFO_RD_CTRL        0x3
                                                         * 
                                                         * Read            FIFO_RD_CTRL       (Expect 0x7)
                                                         * 
                                                         * Write            FIFO_RD_CTRL        0x5
                                                         * 
                                                         * 
                                                         * 
                                                         *  */
#ifndef SAND_HAL_QE_SR_FIFO_RD_CTRL_NO_TEST_MASK
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_MASK         0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_MSB          31
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_LSB          0
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_OFFSET      0x12f4U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_SR_FIFO_RD_DATA0_NO_TEST_MASK
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_MASK        0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_MSB         31
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_LSB         0
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_OFFSET      0x12f8U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_SR_FIFO_RD_DATA1_NO_TEST_MASK
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_MASK        0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_MSB         31
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_LSB         0
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_OFFSET      0x12fcU  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_SR_FIFO_RD_DATA2_NO_TEST_MASK
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_MASK        0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_MSB         31
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_LSB         0
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_OFFSET      0x1300U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_SR_FIFO_RD_DATA3_NO_TEST_MASK
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_MASK        0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_MSB         31
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_LSB         0
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_OFFSET      0x1304U  /* Data register for reading from the FIFO for debug purposes. */
#ifndef SAND_HAL_QE_SR_FIFO_RD_DATA4_NO_TEST_MASK
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_MASK        0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_MSB         31
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_LSB         0
#define SAND_HAL_QE_SR_PC_DEBUG_OFFSET           0x1308U  /* Debug register for Parallel Controller */
#ifndef SAND_HAL_QE_SR_PC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_SR_PC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_PC_DEBUG_MASK             0xffffffffU
#define SAND_HAL_QE_SR_PC_DEBUG_MSB              31
#define SAND_HAL_QE_SR_PC_DEBUG_LSB              0
#define SAND_HAL_QE_SR_PC_ALIGN1_OFFSET          0x130cU  /* Debug register for Parallel Controller. Used to read the setting on all of bit aligners after alignment. */
#ifndef SAND_HAL_QE_SR_PC_ALIGN1_NO_TEST_MASK
#define SAND_HAL_QE_SR_PC_ALIGN1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_PC_ALIGN1_MASK            0xffffffffU
#define SAND_HAL_QE_SR_PC_ALIGN1_MSB             31
#define SAND_HAL_QE_SR_PC_ALIGN1_LSB             0
#define SAND_HAL_QE_SR_PC_ALIGN2_OFFSET          0x1310U  /* Debug register for Parallel Controller. Used to read the setting on all of bit aligners after alignment. */
#ifndef SAND_HAL_QE_SR_PC_ALIGN2_NO_TEST_MASK
#define SAND_HAL_QE_SR_PC_ALIGN2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_PC_ALIGN2_MASK            0xffffffffU
#define SAND_HAL_QE_SR_PC_ALIGN2_MSB             31
#define SAND_HAL_QE_SR_PC_ALIGN2_LSB             0
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_OFFSET      0x1314U  /* Debug register for Parallel Controller. Used to set the mux select value for all of the bit aligners if doing manual alignment. */
#ifndef SAND_HAL_QE_SR_PC_MAN_ALIGN1_NO_TEST_MASK
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MASK        0xffffffffU
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MSB         31
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_LSB         0
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_OFFSET      0x1318U  /* Debug register for Parallel Controller. Used to read the setting on all of bit aligners after alignment. */
#ifndef SAND_HAL_QE_SR_PC_MAN_ALIGN2_NO_TEST_MASK
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MASK        0xffffffffU
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MSB         31
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_LSB         0
#define SAND_HAL_QE_TXDMA_DEBUG1_OFFSET          0x131cU  /* Debug register, captures data used to monitor state & actions of device */
#ifndef SAND_HAL_QE_TXDMA_DEBUG1_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_DEBUG1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_DEBUG1_MASK            0xffffffffU
#define SAND_HAL_QE_TXDMA_DEBUG1_MSB             31
#define SAND_HAL_QE_TXDMA_DEBUG1_LSB             0
#define SAND_HAL_QE_TXDMA_DEBUG2_OFFSET          0x1320U  /* Debug register, counts complete packets sent to SFI */
#ifndef SAND_HAL_QE_TXDMA_DEBUG2_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_DEBUG2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_DEBUG2_MASK            0xffffffffU
#define SAND_HAL_QE_TXDMA_DEBUG2_MSB             31
#define SAND_HAL_QE_TXDMA_DEBUG2_LSB             0
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_OFFSET       0x1324U  /* Provides CRC information from packets */
#ifndef SAND_HAL_QE_TXDMA_CRC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_MASK         0xffffffffU
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_MSB          31
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_LSB          0
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_OFFSET       0x1328U  /* Provides HEC information from packets */
#ifndef SAND_HAL_QE_TXDMA_HEC_DEBUG_NO_TEST_MASK
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_MASK         0xffffffffU
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_MSB          31
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_LSB          0
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_OFFSET    0x1400U  /* HyperPHY Test Pattern control for MFG Test. */
#ifndef SAND_HAL_QE_SR_RX_HPHY_TST_PAT_NO_TEST_MASK
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_MSB       31
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_LSB       0
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_OFFSET    0x1404U  /* HyperPHY Test Pattern control for MFG Test. */
#ifndef SAND_HAL_QE_SR_TX_HPHY_TST_PAT_NO_TEST_MASK
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_MSB       31
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_LSB       0
#define SAND_HAL_QE_SR_HPHY_CTL1_OFFSET          0x1408U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_CTL1_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_CTL1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_CTL1_MASK            0xffffffffU
#define SAND_HAL_QE_SR_HPHY_CTL1_MSB             31
#define SAND_HAL_QE_SR_HPHY_CTL1_LSB             0
#define SAND_HAL_QE_SR_HPHY_CTL2_OFFSET          0x140cU  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_CTL2_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_CTL2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_CTL2_MASK            0xffffffffU
#define SAND_HAL_QE_SR_HPHY_CTL2_MSB             31
#define SAND_HAL_QE_SR_HPHY_CTL2_LSB             0
#define SAND_HAL_QE_SR_HPHY_CTL3_OFFSET          0x1410U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_CTL3_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_CTL3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_CTL3_MASK            0xffffffffU
#define SAND_HAL_QE_SR_HPHY_CTL3_MSB             31
#define SAND_HAL_QE_SR_HPHY_CTL3_LSB             0
#define SAND_HAL_QE_SR_HPHY_CTL4_OFFSET          0x1414U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_CTL4_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_CTL4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_CTL4_MASK            0xffffffffU
#define SAND_HAL_QE_SR_HPHY_CTL4_MSB             31
#define SAND_HAL_QE_SR_HPHY_CTL4_LSB             0
#define SAND_HAL_QE_SR_HPHY_CTL5_OFFSET          0x1418U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_CTL5_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_CTL5_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_CTL5_MASK            0xffffffffU
#define SAND_HAL_QE_SR_HPHY_CTL5_MSB             31
#define SAND_HAL_QE_SR_HPHY_CTL5_LSB             0
#define SAND_HAL_QE_SR_HPHY_CTL6_OFFSET          0x141cU  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_CTL6_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_CTL6_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_CTL6_MASK            0xffffffffU
#define SAND_HAL_QE_SR_HPHY_CTL6_MSB             31
#define SAND_HAL_QE_SR_HPHY_CTL6_LSB             0
#define SAND_HAL_QE_SR_HPHY_CTL7_OFFSET          0x1420U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_CTL7_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_CTL7_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_CTL7_MASK            0xffffffffU
#define SAND_HAL_QE_SR_HPHY_CTL7_MSB             31
#define SAND_HAL_QE_SR_HPHY_CTL7_LSB             0
#define SAND_HAL_QE_SR_HPHY_STATUS1_OFFSET       0x1424U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_STATUS1_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_STATUS1_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_STATUS1_MASK         0xffffffffU
#define SAND_HAL_QE_SR_HPHY_STATUS1_MSB          31
#define SAND_HAL_QE_SR_HPHY_STATUS1_LSB          0
#define SAND_HAL_QE_SR_HPHY_STATUS2_OFFSET       0x1428U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_STATUS2_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_STATUS2_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_STATUS2_MASK         0xffffffffU
#define SAND_HAL_QE_SR_HPHY_STATUS2_MSB          31
#define SAND_HAL_QE_SR_HPHY_STATUS2_LSB          0
#define SAND_HAL_QE_SR_HPHY_STATUS3_OFFSET       0x142cU  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_STATUS3_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_STATUS3_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_STATUS3_MASK         0xffffffffU
#define SAND_HAL_QE_SR_HPHY_STATUS3_MSB          31
#define SAND_HAL_QE_SR_HPHY_STATUS3_LSB          0
#define SAND_HAL_QE_SR_HPHY_STATUS4_OFFSET       0x1430U  /* HyperPHY Control for MFG Test. */
#ifndef SAND_HAL_QE_SR_HPHY_STATUS4_NO_TEST_MASK
#define SAND_HAL_QE_SR_HPHY_STATUS4_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_HPHY_STATUS4_MASK         0xffffffffU
#define SAND_HAL_QE_SR_HPHY_STATUS4_MSB          31
#define SAND_HAL_QE_SR_HPHY_STATUS4_LSB          0
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_OFFSET      0x1520U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P0_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_OFFSET      0x1524U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P1_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_OFFSET      0x1528U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P2_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_OFFSET      0x152cU  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P3_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_OFFSET      0x1530U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P4_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_OFFSET      0x1534U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P5_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_OFFSET      0x1538U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P6_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_OFFSET      0x153cU  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P7_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_OFFSET      0x1540U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P8_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_OFFSET      0x1544U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P9_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_MSB         31
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_LSB         0
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_OFFSET     0x1548U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P10_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_MSB        31
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_LSB        0
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_OFFSET     0x154cU  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P11_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_MSB        31
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_LSB        0
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_OFFSET     0x1550U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P12_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_MSB        31
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_LSB        0
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_OFFSET     0x1554U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P13_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_MSB        31
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_LSB        0
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_OFFSET     0x1558U  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P14_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_MSB        31
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_LSB        0
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_OFFSET     0x155cU  /* SPI4 Receive Packet Counter (per port) */
#ifndef SAND_HAL_QE_SR_P15_RX_PKT_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_MSB        31
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_LSB        0
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_OFFSET     0x1560U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P0_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_OFFSET     0x1564U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P1_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_OFFSET     0x1568U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P2_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_OFFSET     0x156cU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P3_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_OFFSET     0x1570U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P4_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_OFFSET     0x1574U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P5_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_OFFSET     0x1578U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P6_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_OFFSET     0x157cU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P7_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_OFFSET     0x1580U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P8_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_OFFSET     0x1584U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P9_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_MSB        31
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_LSB        0
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_OFFSET    0x1588U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P10_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_OFFSET    0x158cU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P11_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_OFFSET    0x1590U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P12_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_OFFSET    0x1594U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P13_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_OFFSET    0x1598U  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P14_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_LSB       0
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_OFFSET    0x159cU  /* SPI4 Receive Byte Counter (per port) */
#ifndef SAND_HAL_QE_SR_P15_RX_BYTE_CNT_NO_TEST_MASK
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_NO_TEST_MASK 0x00000000
#endif
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_MASK      0xffffffffU
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_MSB       31
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_LSB       0




/* field level defines for Device: QE  Register: pc_revision */
#define SAND_HAL_QE_PC_REVISION_IDENTIFIER_MASK                      0xffff0000U
#define SAND_HAL_QE_PC_REVISION_IDENTIFIER_SHIFT                     16
#define SAND_HAL_QE_PC_REVISION_IDENTIFIER_MSB                       31
#define SAND_HAL_QE_PC_REVISION_IDENTIFIER_LSB                       16
#define SAND_HAL_QE_PC_REVISION_IDENTIFIER_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PC_REVISION_IDENTIFIER_DEFAULT                   0x00000180U
#define SAND_HAL_QE_PC_REVISION_REVISION_MASK                        0x0000ffffU
#define SAND_HAL_QE_PC_REVISION_REVISION_SHIFT                       0
#define SAND_HAL_QE_PC_REVISION_REVISION_MSB                         15
#define SAND_HAL_QE_PC_REVISION_REVISION_LSB                         0
#define SAND_HAL_QE_PC_REVISION_REVISION_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PC_REVISION_REVISION_DEFAULT                     0x00000000U

/* field level defines for Device: QE  Register: pc_reset */
#define SAND_HAL_QE_PC_RESET_REG_DIAG_MODE_MASK                      0x00000002U
#define SAND_HAL_QE_PC_RESET_REG_DIAG_MODE_SHIFT                     1
#define SAND_HAL_QE_PC_RESET_REG_DIAG_MODE_MSB                       1
#define SAND_HAL_QE_PC_RESET_REG_DIAG_MODE_LSB                       1
#define SAND_HAL_QE_PC_RESET_REG_DIAG_MODE_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PC_RESET_REG_DIAG_MODE_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PC_RESET_SOFT_RESET_MASK                         0x00000001U
#define SAND_HAL_QE_PC_RESET_SOFT_RESET_SHIFT                        0
#define SAND_HAL_QE_PC_RESET_SOFT_RESET_MSB                          0
#define SAND_HAL_QE_PC_RESET_SOFT_RESET_LSB                          0
#define SAND_HAL_QE_PC_RESET_SOFT_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PC_RESET_SOFT_RESET_DEFAULT                      0x00000001U

/* field level defines for Device: QE  Register: egress_config */
#define SAND_HAL_QE_EGRESS_CONFIG_NODE_MASK                          0x000003f0U
#define SAND_HAL_QE_EGRESS_CONFIG_NODE_SHIFT                         4
#define SAND_HAL_QE_EGRESS_CONFIG_NODE_MSB                           9
#define SAND_HAL_QE_EGRESS_CONFIG_NODE_LSB                           4
#define SAND_HAL_QE_EGRESS_CONFIG_NODE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_CONFIG_NODE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_EGRESS_CONFIG_ENABLE_MASK                        0x00000001U
#define SAND_HAL_QE_EGRESS_CONFIG_ENABLE_SHIFT                       0
#define SAND_HAL_QE_EGRESS_CONFIG_ENABLE_MSB                         0
#define SAND_HAL_QE_EGRESS_CONFIG_ENABLE_LSB                         0
#define SAND_HAL_QE_EGRESS_CONFIG_ENABLE_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_CONFIG_ENABLE_DEFAULT                     0x00000000U

/* field level defines for Device: QE  Register: egress_memc_max_pages_limit0 */
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT3_MASK  0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT3_SHIFT 24
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT3_MSB   30
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT3_LSB   24
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT3_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT3_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT2_MASK  0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT2_SHIFT 16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT2_MSB   22
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT2_LSB   16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT2_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT2_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT1_MASK  0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT1_SHIFT 8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT1_MSB   14
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT1_LSB   8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT1_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT1_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT0_MASK  0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT0_SHIFT 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT0_MSB   6
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT0_LSB   0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT0_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT0_MAX_PG_LIMIT0_DEFAULT 0x00000006U

/* field level defines for Device: QE  Register: egress_memc_max_pages_limit1 */
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT7_MASK  0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT7_SHIFT 24
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT7_MSB   30
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT7_LSB   24
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT7_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT7_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT6_MASK  0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT6_SHIFT 16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT6_MSB   22
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT6_LSB   16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT6_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT6_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT5_MASK  0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT5_SHIFT 8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT5_MSB   14
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT5_LSB   8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT5_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT5_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT4_MASK  0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT4_SHIFT 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT4_MSB   6
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT4_LSB   0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT4_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT1_MAX_PG_LIMIT4_DEFAULT 0x00000006U

/* field level defines for Device: QE  Register: egress_memc_max_pages_limit2 */
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT11_MASK 0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT11_SHIFT 24
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT11_MSB  30
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT11_LSB  24
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT11_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT11_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT10_MASK 0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT10_SHIFT 16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT10_MSB  22
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT10_LSB  16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT10_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT10_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT9_MASK  0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT9_SHIFT 8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT9_MSB   14
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT9_LSB   8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT9_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT9_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT8_MASK  0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT8_SHIFT 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT8_MSB   6
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT8_LSB   0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT8_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT2_MAX_PG_LIMIT8_DEFAULT 0x00000006U

/* field level defines for Device: QE  Register: egress_memc_max_pages_limit3 */
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT15_MASK 0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT15_SHIFT 24
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT15_MSB  30
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT15_LSB  24
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT15_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT15_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT14_MASK 0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT14_SHIFT 16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT14_MSB  22
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT14_LSB  16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT14_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT14_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT13_MASK 0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT13_SHIFT 8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT13_MSB  14
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT13_LSB  8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT13_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT13_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT12_MASK 0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT12_SHIFT 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT12_MSB  6
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT12_LSB  0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT12_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT3_MAX_PG_LIMIT12_DEFAULT 0x00000006U

/* field level defines for Device: QE  Register: egress_memc_max_pages_limit4 */
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT18_MASK 0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT18_SHIFT 16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT18_MSB  22
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT18_LSB  16
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT18_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT18_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT17_MASK 0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT17_SHIFT 8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT17_MSB  14
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT17_LSB  8
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT17_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT17_DEFAULT 0x00000006U
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT16_MASK 0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT16_SHIFT 0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT16_MSB  6
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT16_LSB  0
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT16_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_MAX_PAGES_LIMIT4_MAX_PG_LIMIT16_DEFAULT 0x00000006U

/* field level defines for Device: QE  Register: egress_mclut_acc_ctrl */
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_ACK_MASK              0x00000004U
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_ACK_SHIFT             2
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_ACK_MSB               2
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_ACK_LSB               2
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_ACK_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_ACK_DEFAULT           0x00000000U
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_REQ_MASK              0x00000002U
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_REQ_SHIFT             1
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_REQ_MSB               1
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_REQ_LSB               1
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_REQ_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_REQ_DEFAULT           0x00000000U
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_R_W_N_MASK            0x00000001U
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_R_W_N_SHIFT           0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_R_W_N_MSB             0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_R_W_N_LSB             0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_R_W_N_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_CTRL_MCLU_R_W_N_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: egress_mclut_acc_addr */
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_MCLU_ADDR_MASK             0x00001fffU
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_MCLU_ADDR_SHIFT            0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_MCLU_ADDR_MSB              12
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_MCLU_ADDR_LSB              0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_MCLU_ADDR_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_ADDR_MCLU_ADDR_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: egress_mclut_acc_data */
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_MCLU_DATA_MASK             0x0003ffffU
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_MCLU_DATA_SHIFT            0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_MCLU_DATA_MSB              17
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_MCLU_DATA_LSB              0
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_MCLU_DATA_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MCLUT_ACC_DATA_MCLU_DATA_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: egress_port_remap0 */
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP3_MASK                   0x1f000000U
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP3_SHIFT                  24
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP3_MSB                    28
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP3_LSB                    24
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP3_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP3_DEFAULT                0x00000003U
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP2_MASK                   0x001f0000U
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP2_SHIFT                  16
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP2_MSB                    20
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP2_LSB                    16
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP2_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP2_DEFAULT                0x00000002U
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP1_MASK                   0x00001f00U
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP1_SHIFT                  8
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP1_MSB                    12
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP1_LSB                    8
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP1_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP1_DEFAULT                0x00000001U
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP0_MASK                   0x0000001fU
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP0_SHIFT                  0
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP0_MSB                    4
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP0_LSB                    0
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP0_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP0_REMAP0_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress_port_remap1 */
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP7_MASK                   0x1f000000U
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP7_SHIFT                  24
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP7_MSB                    28
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP7_LSB                    24
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP7_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP7_DEFAULT                0x00000007U
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP6_MASK                   0x001f0000U
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP6_SHIFT                  16
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP6_MSB                    20
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP6_LSB                    16
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP6_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP6_DEFAULT                0x00000006U
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP5_MASK                   0x00001f00U
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP5_SHIFT                  8
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP5_MSB                    12
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP5_LSB                    8
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP5_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP5_DEFAULT                0x00000005U
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP4_MASK                   0x0000001fU
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP4_SHIFT                  0
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP4_MSB                    4
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP4_LSB                    0
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP4_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP1_REMAP4_DEFAULT                0x00000004U

/* field level defines for Device: QE  Register: egress_port_remap2 */
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP11_MASK                  0x1f000000U
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP11_SHIFT                 24
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP11_MSB                   28
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP11_LSB                   24
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP11_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP11_DEFAULT               0x0000000bU
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP10_MASK                  0x001f0000U
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP10_SHIFT                 16
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP10_MSB                   20
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP10_LSB                   16
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP10_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP10_DEFAULT               0x0000000aU
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP9_MASK                   0x00001f00U
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP9_SHIFT                  8
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP9_MSB                    12
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP9_LSB                    8
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP9_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP9_DEFAULT                0x00000009U
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP8_MASK                   0x0000001fU
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP8_SHIFT                  0
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP8_MSB                    4
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP8_LSB                    0
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP8_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP2_REMAP8_DEFAULT                0x00000008U

/* field level defines for Device: QE  Register: egress_port_remap3 */
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP15_MASK                  0x1f000000U
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP15_SHIFT                 24
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP15_MSB                   28
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP15_LSB                   24
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP15_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP15_DEFAULT               0x0000000fU
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP14_MASK                  0x001f0000U
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP14_SHIFT                 16
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP14_MSB                   20
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP14_LSB                   16
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP14_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP14_DEFAULT               0x0000000eU
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP13_MASK                  0x00001f00U
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP13_SHIFT                 8
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP13_MSB                   12
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP13_LSB                   8
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP13_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP13_DEFAULT               0x0000000dU
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP12_MASK                  0x0000001fU
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP12_SHIFT                 0
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP12_MSB                   4
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP12_LSB                   0
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP12_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP3_REMAP12_DEFAULT               0x0000000cU

/* field level defines for Device: QE  Register: egress_port_remap4 */
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP17_MASK                  0x00001f00U
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP17_SHIFT                 8
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP17_MSB                   12
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP17_LSB                   8
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP17_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP17_DEFAULT               0x00000011U
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP16_MASK                  0x0000001fU
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP16_SHIFT                 0
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP16_MSB                   4
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP16_LSB                   0
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP16_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_PORT_REMAP4_REMAP16_DEFAULT               0x00000010U

/* field level defines for Device: QE  Register: ldma_config */
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PL3_ENB_MASK                    0x80000000U
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PL3_ENB_SHIFT                   31
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PL3_ENB_MSB                     31
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PL3_ENB_LSB                     31
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PL3_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PL3_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PCI_ENB_MASK                    0x40000000U
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PCI_ENB_SHIFT                   30
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PCI_ENB_MSB                     30
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PCI_ENB_LSB                     30
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PCI_ENB_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_CONFIG_LDMA_PCI_ENB_DEFAULT                 0x00000000U
#define SAND_HAL_QE_LDMA_CONFIG_CHUNKS_PER_LDMA_MASK                 0x00007f80U
#define SAND_HAL_QE_LDMA_CONFIG_CHUNKS_PER_LDMA_SHIFT                7
#define SAND_HAL_QE_LDMA_CONFIG_CHUNKS_PER_LDMA_MSB                  14
#define SAND_HAL_QE_LDMA_CONFIG_CHUNKS_PER_LDMA_LSB                  7
#define SAND_HAL_QE_LDMA_CONFIG_CHUNKS_PER_LDMA_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_CONFIG_CHUNKS_PER_LDMA_DEFAULT              0x00000008U
#define SAND_HAL_QE_LDMA_CONFIG_NODE_MASK                            0x0000007eU
#define SAND_HAL_QE_LDMA_CONFIG_NODE_SHIFT                           1
#define SAND_HAL_QE_LDMA_CONFIG_NODE_MSB                             6
#define SAND_HAL_QE_LDMA_CONFIG_NODE_LSB                             1
#define SAND_HAL_QE_LDMA_CONFIG_NODE_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_CONFIG_NODE_DEFAULT                         0x00000000U
#define SAND_HAL_QE_LDMA_CONFIG_ENABLE_MASK                          0x00000001U
#define SAND_HAL_QE_LDMA_CONFIG_ENABLE_SHIFT                         0
#define SAND_HAL_QE_LDMA_CONFIG_ENABLE_MSB                           0
#define SAND_HAL_QE_LDMA_CONFIG_ENABLE_LSB                           0
#define SAND_HAL_QE_LDMA_CONFIG_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_CONFIG_ENABLE_DEFAULT                       0x00000000U

/* field level defines for Device: QE  Register: pbc_ddr_ctlr_main */
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_RW_PAD_MASK                    0x00000030U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_RW_PAD_SHIFT                   4
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_RW_PAD_MSB                     5
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_RW_PAD_LSB                     4
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_RW_PAD_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_RW_PAD_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_DRIVER_STRENGTH_MASK           0x00000008U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_DRIVER_STRENGTH_SHIFT          3
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_DRIVER_STRENGTH_MSB            3
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_DRIVER_STRENGTH_LSB            3
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_DRIVER_STRENGTH_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_DRIVER_STRENGTH_DEFAULT        0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_MATCHED_MODE_MASK              0x00000004U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_MATCHED_MODE_SHIFT             2
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_MATCHED_MODE_MSB               2
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_MATCHED_MODE_LSB               2
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_MATCHED_MODE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_MATCHED_MODE_DEFAULT           0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_DONE_MASK            0x00000002U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_DONE_SHIFT           1
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_DONE_MSB             1
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_DONE_LSB             1
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_DONE_TYPE            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_DONE_DEFAULT         0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_START_MASK           0x00000001U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_START_SHIFT          0
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_START_MSB            0
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_START_LSB            0
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_START_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAIN_AUTO_INIT_START_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: pbc_config */
#define SAND_HAL_QE_PBC_CONFIG_ENABLE_MASK                           0x80000000U
#define SAND_HAL_QE_PBC_CONFIG_ENABLE_SHIFT                          31
#define SAND_HAL_QE_PBC_CONFIG_ENABLE_MSB                            31
#define SAND_HAL_QE_PBC_CONFIG_ENABLE_LSB                            31
#define SAND_HAL_QE_PBC_CONFIG_ENABLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_CONFIG_ENABLE_DEFAULT                        0x00000000U
#define SAND_HAL_QE_PBC_CONFIG_REFRESH_CNT_MASK                      0x000fff00U
#define SAND_HAL_QE_PBC_CONFIG_REFRESH_CNT_SHIFT                     8
#define SAND_HAL_QE_PBC_CONFIG_REFRESH_CNT_MSB                       19
#define SAND_HAL_QE_PBC_CONFIG_REFRESH_CNT_LSB                       8
#define SAND_HAL_QE_PBC_CONFIG_REFRESH_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_CONFIG_REFRESH_CNT_DEFAULT                   0x000002bcU
#define SAND_HAL_QE_PBC_CONFIG_LDMA_CNT_MASK                         0x0000001fU
#define SAND_HAL_QE_PBC_CONFIG_LDMA_CNT_SHIFT                        0
#define SAND_HAL_QE_PBC_CONFIG_LDMA_CNT_MSB                          4
#define SAND_HAL_QE_PBC_CONFIG_LDMA_CNT_LSB                          0
#define SAND_HAL_QE_PBC_CONFIG_LDMA_CNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_CONFIG_LDMA_CNT_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: pci_config */
#define SAND_HAL_QE_PCI_CONFIG_CII_DISABLED_ACK_MASK                 0x00000002U
#define SAND_HAL_QE_PCI_CONFIG_CII_DISABLED_ACK_SHIFT                1
#define SAND_HAL_QE_PCI_CONFIG_CII_DISABLED_ACK_MSB                  1
#define SAND_HAL_QE_PCI_CONFIG_CII_DISABLED_ACK_LSB                  1
#define SAND_HAL_QE_PCI_CONFIG_CII_DISABLED_ACK_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_CONFIG_CII_DISABLED_ACK_DEFAULT              0x00000001U
#define SAND_HAL_QE_PCI_CONFIG_CII_ENABLE_MASK                       0x00000001U
#define SAND_HAL_QE_PCI_CONFIG_CII_ENABLE_SHIFT                      0
#define SAND_HAL_QE_PCI_CONFIG_CII_ENABLE_MSB                        0
#define SAND_HAL_QE_PCI_CONFIG_CII_ENABLE_LSB                        0
#define SAND_HAL_QE_PCI_CONFIG_CII_ENABLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_CONFIG_CII_ENABLE_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: pl3_config */
#define SAND_HAL_QE_PL3_CONFIG_RX_MAX_TRANSFER_MASK                  0x0ffff000U
#define SAND_HAL_QE_PL3_CONFIG_RX_MAX_TRANSFER_SHIFT                 12
#define SAND_HAL_QE_PL3_CONFIG_RX_MAX_TRANSFER_MSB                   27
#define SAND_HAL_QE_PL3_CONFIG_RX_MAX_TRANSFER_LSB                   12
#define SAND_HAL_QE_PL3_CONFIG_RX_MAX_TRANSFER_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_RX_MAX_TRANSFER_DEFAULT               0x00000000U
#define SAND_HAL_QE_PL3_CONFIG_RX_PAUSE_MASK                         0x00000c00U
#define SAND_HAL_QE_PL3_CONFIG_RX_PAUSE_SHIFT                        10
#define SAND_HAL_QE_PL3_CONFIG_RX_PAUSE_MSB                          11
#define SAND_HAL_QE_PL3_CONFIG_RX_PAUSE_LSB                          10
#define SAND_HAL_QE_PL3_CONFIG_RX_PAUSE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_RX_PAUSE_DEFAULT                      0x00000000U
#define SAND_HAL_QE_PL3_CONFIG_RX_PARITY_TYPE_MASK                   0x00000200U
#define SAND_HAL_QE_PL3_CONFIG_RX_PARITY_TYPE_SHIFT                  9
#define SAND_HAL_QE_PL3_CONFIG_RX_PARITY_TYPE_MSB                    9
#define SAND_HAL_QE_PL3_CONFIG_RX_PARITY_TYPE_LSB                    9
#define SAND_HAL_QE_PL3_CONFIG_RX_PARITY_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_RX_PARITY_TYPE_DEFAULT                0x00000001U
#define SAND_HAL_QE_PL3_CONFIG_TX_PARITY_TYPE_MASK                   0x00000100U
#define SAND_HAL_QE_PL3_CONFIG_TX_PARITY_TYPE_SHIFT                  8
#define SAND_HAL_QE_PL3_CONFIG_TX_PARITY_TYPE_MSB                    8
#define SAND_HAL_QE_PL3_CONFIG_TX_PARITY_TYPE_LSB                    8
#define SAND_HAL_QE_PL3_CONFIG_TX_PARITY_TYPE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_TX_PARITY_TYPE_DEFAULT                0x00000001U
#define SAND_HAL_QE_PL3_CONFIG_DROP_RX_TEST_PKTS_MASK                0x00000080U
#define SAND_HAL_QE_PL3_CONFIG_DROP_RX_TEST_PKTS_SHIFT               7
#define SAND_HAL_QE_PL3_CONFIG_DROP_RX_TEST_PKTS_MSB                 7
#define SAND_HAL_QE_PL3_CONFIG_DROP_RX_TEST_PKTS_LSB                 7
#define SAND_HAL_QE_PL3_CONFIG_DROP_RX_TEST_PKTS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_DROP_RX_TEST_PKTS_DEFAULT             0x00000000U
#define SAND_HAL_QE_PL3_CONFIG_DROP_TX_TEST_PKTS_MASK                0x00000040U
#define SAND_HAL_QE_PL3_CONFIG_DROP_TX_TEST_PKTS_SHIFT               6
#define SAND_HAL_QE_PL3_CONFIG_DROP_TX_TEST_PKTS_MSB                 6
#define SAND_HAL_QE_PL3_CONFIG_DROP_TX_TEST_PKTS_LSB                 6
#define SAND_HAL_QE_PL3_CONFIG_DROP_TX_TEST_PKTS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_DROP_TX_TEST_PKTS_DEFAULT             0x00000000U
#define SAND_HAL_QE_PL3_CONFIG_SET_RX_TEST_BIT_MASK                  0x00000020U
#define SAND_HAL_QE_PL3_CONFIG_SET_RX_TEST_BIT_SHIFT                 5
#define SAND_HAL_QE_PL3_CONFIG_SET_RX_TEST_BIT_MSB                   5
#define SAND_HAL_QE_PL3_CONFIG_SET_RX_TEST_BIT_LSB                   5
#define SAND_HAL_QE_PL3_CONFIG_SET_RX_TEST_BIT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_SET_RX_TEST_BIT_DEFAULT               0x00000000U
#define SAND_HAL_QE_PL3_CONFIG_SET_TX_TEST_BIT_MASK                  0x00000010U
#define SAND_HAL_QE_PL3_CONFIG_SET_TX_TEST_BIT_SHIFT                 4
#define SAND_HAL_QE_PL3_CONFIG_SET_TX_TEST_BIT_MSB                   4
#define SAND_HAL_QE_PL3_CONFIG_SET_TX_TEST_BIT_LSB                   4
#define SAND_HAL_QE_PL3_CONFIG_SET_TX_TEST_BIT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_SET_TX_TEST_BIT_DEFAULT               0x00000000U
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_RX_MASK                        0x00000008U
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_RX_SHIFT                       3
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_RX_MSB                         3
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_RX_LSB                         3
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_RX_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_RX_DEFAULT                     0x00000000U
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_TX_MASK                        0x00000004U
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_TX_SHIFT                       2
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_TX_MSB                         2
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_TX_LSB                         2
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_TX_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_ONLINE_TX_DEFAULT                     0x00000000U
#define SAND_HAL_QE_PL3_CONFIG_DTPA_WATERMARK_MASK                   0x00000003U
#define SAND_HAL_QE_PL3_CONFIG_DTPA_WATERMARK_SHIFT                  0
#define SAND_HAL_QE_PL3_CONFIG_DTPA_WATERMARK_MSB                    1
#define SAND_HAL_QE_PL3_CONFIG_DTPA_WATERMARK_LSB                    0
#define SAND_HAL_QE_PL3_CONFIG_DTPA_WATERMARK_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_CONFIG_DTPA_WATERMARK_DEFAULT                0x00000003U

/* field level defines for Device: QE  Register: qmgr_config_queue */
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_ADD_DELETE_N_MASK              0x80000000U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_ADD_DELETE_N_SHIFT             31
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_ADD_DELETE_N_MSB               31
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_ADD_DELETE_N_LSB               31
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_ADD_DELETE_N_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_ADD_DELETE_N_DEFAULT           0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_QUEUE_NUMBER_MASK              0x1ff80000U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_QUEUE_NUMBER_SHIFT             19
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_QUEUE_NUMBER_MSB               28
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_QUEUE_NUMBER_LSB               19
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_QUEUE_NUMBER_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_QUEUE_NUMBER_DEFAULT           0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_EGRESS_MASK                    0x0007ff00U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_EGRESS_SHIFT                   8
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_EGRESS_MSB                     18
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_EGRESS_LSB                     8
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_EGRESS_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_EGRESS_DEFAULT                 0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_COS_MASK                       0x00000070U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_COS_SHIFT                      4
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_COS_MSB                        6
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_COS_LSB                        4
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_COS_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_COS_DEFAULT                    0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_REQ_MASK                    0x00000002U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_REQ_SHIFT                   1
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_REQ_MSB                     1
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_REQ_LSB                     1
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_REQ_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_REQ_DEFAULT                 0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_ACK_MASK                    0x00000001U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_ACK_SHIFT                   0
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_ACK_MSB                     0
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_ACK_LSB                     0
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_ACK_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_CQ_ACK_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: qmgr_config_queue_page_limit */
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_MAX_PAGES_MASK      0x00000fffU
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_MAX_PAGES_SHIFT     0
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_MAX_PAGES_MSB       11
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_MAX_PAGES_LSB       0
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_MAX_PAGES_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_PAGE_LIMIT_MAX_PAGES_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_config */
#define SAND_HAL_QE_QMGR_CONFIG_DEQ_TIMEOUT_THRESH_MASK              0xff000000U
#define SAND_HAL_QE_QMGR_CONFIG_DEQ_TIMEOUT_THRESH_SHIFT             24
#define SAND_HAL_QE_QMGR_CONFIG_DEQ_TIMEOUT_THRESH_MSB               31
#define SAND_HAL_QE_QMGR_CONFIG_DEQ_TIMEOUT_THRESH_LSB               24
#define SAND_HAL_QE_QMGR_CONFIG_DEQ_TIMEOUT_THRESH_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_DEQ_TIMEOUT_THRESH_DEFAULT           0x00000020U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_LOW_WATERMARK_MASK             0x00ff0000U
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_LOW_WATERMARK_SHIFT            16
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_LOW_WATERMARK_MSB              23
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_LOW_WATERMARK_LSB              16
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_LOW_WATERMARK_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_QUEUE_LOW_WATERMARK_DEFAULT          0x00000020U
#define SAND_HAL_QE_QMGR_CONFIG_LINES_PER_TS_MASK                    0x00003ff0U
#define SAND_HAL_QE_QMGR_CONFIG_LINES_PER_TS_SHIFT                   4
#define SAND_HAL_QE_QMGR_CONFIG_LINES_PER_TS_MSB                     13
#define SAND_HAL_QE_QMGR_CONFIG_LINES_PER_TS_LSB                     4
#define SAND_HAL_QE_QMGR_CONFIG_LINES_PER_TS_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_LINES_PER_TS_DEFAULT                 0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_INIT_MASK                            0x00000008U
#define SAND_HAL_QE_QMGR_CONFIG_INIT_SHIFT                           3
#define SAND_HAL_QE_QMGR_CONFIG_INIT_MSB                             3
#define SAND_HAL_QE_QMGR_CONFIG_INIT_LSB                             3
#define SAND_HAL_QE_QMGR_CONFIG_INIT_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_INIT_DEFAULT                         0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_INIT_DONE_MASK                       0x00000004U
#define SAND_HAL_QE_QMGR_CONFIG_INIT_DONE_SHIFT                      2
#define SAND_HAL_QE_QMGR_CONFIG_INIT_DONE_MSB                        2
#define SAND_HAL_QE_QMGR_CONFIG_INIT_DONE_LSB                        2
#define SAND_HAL_QE_QMGR_CONFIG_INIT_DONE_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_INIT_DONE_DEFAULT                    0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_QMGR_CONFIG_ENABLE_SHIFT                         1
#define SAND_HAL_QE_QMGR_CONFIG_ENABLE_MSB                           1
#define SAND_HAL_QE_QMGR_CONFIG_ENABLE_LSB                           1
#define SAND_HAL_QE_QMGR_CONFIG_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_QMGR_CONFIG_MEM_SIZE_MASK                        0x00000001U
#define SAND_HAL_QE_QMGR_CONFIG_MEM_SIZE_SHIFT                       0
#define SAND_HAL_QE_QMGR_CONFIG_MEM_SIZE_MSB                         0
#define SAND_HAL_QE_QMGR_CONFIG_MEM_SIZE_LSB                         0
#define SAND_HAL_QE_QMGR_CONFIG_MEM_SIZE_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_CONFIG_MEM_SIZE_DEFAULT                     0x00000000U

/* field level defines for Device: QE  Register: qmgr_age */
#define SAND_HAL_QE_QMGR_AGE_AGE_MASK                                0x0000000fU
#define SAND_HAL_QE_QMGR_AGE_AGE_SHIFT                               0
#define SAND_HAL_QE_QMGR_AGE_AGE_MSB                                 3
#define SAND_HAL_QE_QMGR_AGE_AGE_LSB                                 0
#define SAND_HAL_QE_QMGR_AGE_AGE_TYPE                                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGE_AGE_DEFAULT                             0x00000000U

/* field level defines for Device: QE  Register: qos_config */
#define SAND_HAL_QE_QOS_CONFIG_NUMBER_NODES_MASK                     0x003f0000U
#define SAND_HAL_QE_QOS_CONFIG_NUMBER_NODES_SHIFT                    16
#define SAND_HAL_QE_QOS_CONFIG_NUMBER_NODES_MSB                      21
#define SAND_HAL_QE_QOS_CONFIG_NUMBER_NODES_LSB                      16
#define SAND_HAL_QE_QOS_CONFIG_NUMBER_NODES_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_CONFIG_NUMBER_NODES_DEFAULT                  0x00000010U
#define SAND_HAL_QE_QOS_CONFIG_NEG_PRI_STEP_SIZE_MASK                0x00000700U
#define SAND_HAL_QE_QOS_CONFIG_NEG_PRI_STEP_SIZE_SHIFT               8
#define SAND_HAL_QE_QOS_CONFIG_NEG_PRI_STEP_SIZE_MSB                 10
#define SAND_HAL_QE_QOS_CONFIG_NEG_PRI_STEP_SIZE_LSB                 8
#define SAND_HAL_QE_QOS_CONFIG_NEG_PRI_STEP_SIZE_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_CONFIG_NEG_PRI_STEP_SIZE_DEFAULT             0x00000000U
#define SAND_HAL_QE_QOS_CONFIG_PROPORTIONAL_SHARING_MASK             0x00000080U
#define SAND_HAL_QE_QOS_CONFIG_PROPORTIONAL_SHARING_SHIFT            7
#define SAND_HAL_QE_QOS_CONFIG_PROPORTIONAL_SHARING_MSB              7
#define SAND_HAL_QE_QOS_CONFIG_PROPORTIONAL_SHARING_LSB              7
#define SAND_HAL_QE_QOS_CONFIG_PROPORTIONAL_SHARING_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_CONFIG_PROPORTIONAL_SHARING_DEFAULT          0x00000000U
#define SAND_HAL_QE_QOS_CONFIG_POS_PRI_STEP_SIZE_MASK                0x00000070U
#define SAND_HAL_QE_QOS_CONFIG_POS_PRI_STEP_SIZE_SHIFT               4
#define SAND_HAL_QE_QOS_CONFIG_POS_PRI_STEP_SIZE_MSB                 6
#define SAND_HAL_QE_QOS_CONFIG_POS_PRI_STEP_SIZE_LSB                 4
#define SAND_HAL_QE_QOS_CONFIG_POS_PRI_STEP_SIZE_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_CONFIG_POS_PRI_STEP_SIZE_DEFAULT             0x00000000U
#define SAND_HAL_QE_QOS_CONFIG_INIT_DONE_MASK                        0x00000008U
#define SAND_HAL_QE_QOS_CONFIG_INIT_DONE_SHIFT                       3
#define SAND_HAL_QE_QOS_CONFIG_INIT_DONE_MSB                         3
#define SAND_HAL_QE_QOS_CONFIG_INIT_DONE_LSB                         3
#define SAND_HAL_QE_QOS_CONFIG_INIT_DONE_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QOS_CONFIG_INIT_DONE_DEFAULT                     0x00000000U
#define SAND_HAL_QE_QOS_CONFIG_INIT_MASK                             0x00000004U
#define SAND_HAL_QE_QOS_CONFIG_INIT_SHIFT                            2
#define SAND_HAL_QE_QOS_CONFIG_INIT_MSB                              2
#define SAND_HAL_QE_QOS_CONFIG_INIT_LSB                              2
#define SAND_HAL_QE_QOS_CONFIG_INIT_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_CONFIG_INIT_DEFAULT                          0x00000000U
#define SAND_HAL_QE_QOS_CONFIG_NO_MAX_PRI_WHEN_NEG_MASK              0x00000002U
#define SAND_HAL_QE_QOS_CONFIG_NO_MAX_PRI_WHEN_NEG_SHIFT             1
#define SAND_HAL_QE_QOS_CONFIG_NO_MAX_PRI_WHEN_NEG_MSB               1
#define SAND_HAL_QE_QOS_CONFIG_NO_MAX_PRI_WHEN_NEG_LSB               1
#define SAND_HAL_QE_QOS_CONFIG_NO_MAX_PRI_WHEN_NEG_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_CONFIG_NO_MAX_PRI_WHEN_NEG_DEFAULT           0x00000000U
#define SAND_HAL_QE_QOS_CONFIG_ENABLE_MASK                           0x00000001U
#define SAND_HAL_QE_QOS_CONFIG_ENABLE_SHIFT                          0
#define SAND_HAL_QE_QOS_CONFIG_ENABLE_MSB                            0
#define SAND_HAL_QE_QOS_CONFIG_ENABLE_LSB                            0
#define SAND_HAL_QE_QOS_CONFIG_ENABLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_CONFIG_ENABLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: qos_local_egress_id */
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PL3_EGRESS_ID_MASK           0x07ff0000U
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PL3_EGRESS_ID_SHIFT          16
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PL3_EGRESS_ID_MSB            26
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PL3_EGRESS_ID_LSB            16
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PL3_EGRESS_ID_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PL3_EGRESS_ID_DEFAULT        0x00000000U
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PCI_EGRESS_ID_MASK           0x000007ffU
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PCI_EGRESS_ID_SHIFT          0
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PCI_EGRESS_ID_MSB            10
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PCI_EGRESS_ID_LSB            0
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PCI_EGRESS_ID_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_LOCAL_EGRESS_ID_PCI_EGRESS_ID_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: qos_mem_acc_ctrl */
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_ACK_MASK                        0x00000004U
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_ACK_SHIFT                       2
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_ACK_MSB                         2
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_ACK_LSB                         2
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_ACK_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_ACK_DEFAULT                     0x00000000U
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_REQ_MASK                        0x00000002U
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_REQ_SHIFT                       1
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_REQ_MSB                         1
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_REQ_LSB                         1
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_REQ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_REQ_DEFAULT                     0x00000000U
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_R_W_N_MASK                      0x00000001U
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_R_W_N_SHIFT                     0
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_R_W_N_MSB                       0
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_R_W_N_LSB                       0
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_R_W_N_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_MEM_ACC_CTRL_R_W_N_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: qos_mem_acc_sel */
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_SEL_MASK                         0x0000000fU
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_SEL_SHIFT                        0
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_SEL_MSB                          3
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_SEL_LSB                          0
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_SEL_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_MEM_ACC_SEL_SEL_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: qos_mem_acc_addr */
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_ADDR_MASK                       0x00007fffU
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_ADDR_SHIFT                      0
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_ADDR_MSB                        14
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_ADDR_LSB                        0
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_ADDR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_MEM_ACC_ADDR_ADDR_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: qos_mem_acc_data */
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_DATA_MASK                       0xffffffffU
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_DATA_SHIFT                      0
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_DATA_MSB                        31
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_DATA_LSB                        0
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_DATA_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_MEM_ACC_DATA_DATA_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: rxdma_config */
#define SAND_HAL_QE_RXDMA_CONFIG_ENABLE_MASK                         0x80000000U
#define SAND_HAL_QE_RXDMA_CONFIG_ENABLE_SHIFT                        31
#define SAND_HAL_QE_RXDMA_CONFIG_ENABLE_MSB                          31
#define SAND_HAL_QE_RXDMA_CONFIG_ENABLE_LSB                          31
#define SAND_HAL_QE_RXDMA_CONFIG_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_CONFIG_ENABLE_DEFAULT                      0x00000000U
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST1_MASK                   0x03ff0000U
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST1_SHIFT                  16
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST1_MSB                    25
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST1_LSB                    16
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST1_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST1_DEFAULT                0x00000000U
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST2_MASK                   0x000003ffU
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST2_SHIFT                  0
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST2_MSB                    9
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST2_LSB                    0
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST2_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_CONFIG_RX_MAXBURST2_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: sci_config */
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_AUTO_SWITCHOVER_MASK           0x80000000U
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_AUTO_SWITCHOVER_SHIFT          31
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_AUTO_SWITCHOVER_MSB            31
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_AUTO_SWITCHOVER_LSB            31
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_AUTO_SWITCHOVER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_AUTO_SWITCHOVER_DEFAULT        0x00000000U
#define SAND_HAL_QE_SCI_CONFIG_DEFAULT_BM_MASK                       0x40000000U
#define SAND_HAL_QE_SCI_CONFIG_DEFAULT_BM_SHIFT                      30
#define SAND_HAL_QE_SCI_CONFIG_DEFAULT_BM_MSB                        30
#define SAND_HAL_QE_SCI_CONFIG_DEFAULT_BM_LSB                        30
#define SAND_HAL_QE_SCI_CONFIG_DEFAULT_BM_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_DEFAULT_BM_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SCI_CONFIG_MODE1PLUS1_MASK                       0x20000000U
#define SAND_HAL_QE_SCI_CONFIG_MODE1PLUS1_SHIFT                      29
#define SAND_HAL_QE_SCI_CONFIG_MODE1PLUS1_MSB                        29
#define SAND_HAL_QE_SCI_CONFIG_MODE1PLUS1_LSB                        29
#define SAND_HAL_QE_SCI_CONFIG_MODE1PLUS1_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_MODE1PLUS1_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SCI_CONFIG_SCI_SOT_WATCHDOG_THRESH_MASK          0x1f000000U
#define SAND_HAL_QE_SCI_CONFIG_SCI_SOT_WATCHDOG_THRESH_SHIFT         24
#define SAND_HAL_QE_SCI_CONFIG_SCI_SOT_WATCHDOG_THRESH_MSB           28
#define SAND_HAL_QE_SCI_CONFIG_SCI_SOT_WATCHDOG_THRESH_LSB           24
#define SAND_HAL_QE_SCI_CONFIG_SCI_SOT_WATCHDOG_THRESH_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_SCI_SOT_WATCHDOG_THRESH_DEFAULT       0x00000001U
#define SAND_HAL_QE_SCI_CONFIG_MISSING_SOT_THRESH_MASK               0x00ff0000U
#define SAND_HAL_QE_SCI_CONFIG_MISSING_SOT_THRESH_SHIFT              16
#define SAND_HAL_QE_SCI_CONFIG_MISSING_SOT_THRESH_MSB                23
#define SAND_HAL_QE_SCI_CONFIG_MISSING_SOT_THRESH_LSB                16
#define SAND_HAL_QE_SCI_CONFIG_MISSING_SOT_THRESH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_MISSING_SOT_THRESH_DEFAULT            0x00000001U
#define SAND_HAL_QE_SCI_CONFIG_INVERT_PACK_BIP_MASK                  0x00004000U
#define SAND_HAL_QE_SCI_CONFIG_INVERT_PACK_BIP_SHIFT                 14
#define SAND_HAL_QE_SCI_CONFIG_INVERT_PACK_BIP_MSB                   14
#define SAND_HAL_QE_SCI_CONFIG_INVERT_PACK_BIP_LSB                   14
#define SAND_HAL_QE_SCI_CONFIG_INVERT_PACK_BIP_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_INVERT_PACK_BIP_DEFAULT               0x00000000U
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_MASK                           0x00002000U
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_SHIFT                          13
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_MSB                            13
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_LSB                            13
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_ENABLE_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SCI_CONFIG_PU_PER_TIMESLOT_MASK                  0x000007c0U
#define SAND_HAL_QE_SCI_CONFIG_PU_PER_TIMESLOT_SHIFT                 6
#define SAND_HAL_QE_SCI_CONFIG_PU_PER_TIMESLOT_MSB                   10
#define SAND_HAL_QE_SCI_CONFIG_PU_PER_TIMESLOT_LSB                   6
#define SAND_HAL_QE_SCI_CONFIG_PU_PER_TIMESLOT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_PU_PER_TIMESLOT_DEFAULT               0x00000000U
#define SAND_HAL_QE_SCI_CONFIG_SELECT_TEST_PATH_MASK                 0x00000020U
#define SAND_HAL_QE_SCI_CONFIG_SELECT_TEST_PATH_SHIFT                5
#define SAND_HAL_QE_SCI_CONFIG_SELECT_TEST_PATH_MSB                  5
#define SAND_HAL_QE_SCI_CONFIG_SELECT_TEST_PATH_LSB                  5
#define SAND_HAL_QE_SCI_CONFIG_SELECT_TEST_PATH_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_SELECT_TEST_PATH_DEFAULT              0x00000000U
#define SAND_HAL_QE_SCI_CONFIG_QL_PER_TIMESLOT_MASK                  0x0000001fU
#define SAND_HAL_QE_SCI_CONFIG_QL_PER_TIMESLOT_SHIFT                 0
#define SAND_HAL_QE_SCI_CONFIG_QL_PER_TIMESLOT_MSB                   4
#define SAND_HAL_QE_SCI_CONFIG_QL_PER_TIMESLOT_LSB                   0
#define SAND_HAL_QE_SCI_CONFIG_QL_PER_TIMESLOT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CONFIG_QL_PER_TIMESLOT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: sfi_config */
#define SAND_HAL_QE_SFI_CONFIG_SFI_JIT_TOLERANCE_MASK                0x0000ff00U
#define SAND_HAL_QE_SFI_CONFIG_SFI_JIT_TOLERANCE_SHIFT               8
#define SAND_HAL_QE_SFI_CONFIG_SFI_JIT_TOLERANCE_MSB                 15
#define SAND_HAL_QE_SFI_CONFIG_SFI_JIT_TOLERANCE_LSB                 8
#define SAND_HAL_QE_SFI_CONFIG_SFI_JIT_TOLERANCE_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_CONFIG_SFI_JIT_TOLERANCE_DEFAULT             0x00000014U
#define SAND_HAL_QE_SFI_CONFIG_NODE_MASK                             0x0000007eU
#define SAND_HAL_QE_SFI_CONFIG_NODE_SHIFT                            1
#define SAND_HAL_QE_SFI_CONFIG_NODE_MSB                              6
#define SAND_HAL_QE_SFI_CONFIG_NODE_LSB                              1
#define SAND_HAL_QE_SFI_CONFIG_NODE_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_CONFIG_NODE_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SFI_CONFIG_ENABLE_MASK                           0x00000001U
#define SAND_HAL_QE_SFI_CONFIG_ENABLE_SHIFT                          0
#define SAND_HAL_QE_SFI_CONFIG_ENABLE_MSB                            0
#define SAND_HAL_QE_SFI_CONFIG_ENABLE_LSB                            0
#define SAND_HAL_QE_SFI_CONFIG_ENABLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_CONFIG_ENABLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: sfi_mem_acc_ctrl */
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_ACK_MASK                        0x00000004U
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_ACK_SHIFT                       2
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_ACK_MSB                         2
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_ACK_LSB                         2
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_ACK_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_ACK_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_REQ_MASK                        0x00000002U
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_REQ_SHIFT                       1
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_REQ_MSB                         1
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_REQ_LSB                         1
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_REQ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_REQ_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_R_W_N_MASK                      0x00000001U
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_R_W_N_SHIFT                     0
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_R_W_N_MSB                       0
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_R_W_N_LSB                       0
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_R_W_N_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_CTRL_R_W_N_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: sfi_mem_acc_addr */
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_ADDR_MASK                       0x000000ffU
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_ADDR_SHIFT                      0
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_ADDR_MSB                        7
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_ADDR_LSB                        0
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_ADDR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_ADDR_ADDR_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: sfi_mem_acc_data0 */
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_3_MASK                   0xff000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_3_SHIFT                  24
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_3_MSB                    31
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_3_LSB                    24
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_3_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_3_DEFAULT                0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_2_MASK                   0x00ff0000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_2_SHIFT                  16
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_2_MSB                    23
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_2_LSB                    16
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_2_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_2_DEFAULT                0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_1_MASK                   0x0000ff00U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_1_SHIFT                  8
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_1_MSB                    15
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_1_LSB                    8
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_1_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_1_DEFAULT                0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_0_MASK                   0x000000ffU
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_0_SHIFT                  0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_0_MSB                    7
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_0_LSB                    0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_0_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA0_XCNFG_0_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: sfi_mem_acc_data1 */
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_7_MASK                   0xff000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_7_SHIFT                  24
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_7_MSB                    31
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_7_LSB                    24
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_7_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_7_DEFAULT                0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_6_MASK                   0x00ff0000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_6_SHIFT                  16
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_6_MSB                    23
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_6_LSB                    16
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_6_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_6_DEFAULT                0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_5_MASK                   0x0000ff00U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_5_SHIFT                  8
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_5_MSB                    15
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_5_LSB                    8
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_5_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_5_DEFAULT                0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_4_MASK                   0x000000ffU
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_4_SHIFT                  0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_4_MSB                    7
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_4_LSB                    0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_4_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA1_XCNFG_4_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: sfi_mem_acc_data2 */
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_9_MASK                   0x0000ff00U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_9_SHIFT                  8
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_9_MSB                    15
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_9_LSB                    8
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_9_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_9_DEFAULT                0x00000000U
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_8_MASK                   0x000000ffU
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_8_SHIFT                  0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_8_MSB                    7
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_8_LSB                    0
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_8_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_MEM_ACC_DATA2_XCNFG_8_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: si0_config1 */
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI0_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI0_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI0_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI0_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI0_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI0_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI0_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI0_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI0_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI0_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI0_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI0_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI0_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI0_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI0_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI0_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI0_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI0_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI0_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI0_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si1_config1 */
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI1_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI1_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI1_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI1_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI1_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI1_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI1_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI1_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI1_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI1_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI1_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI1_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI1_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI1_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI1_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI1_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI1_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI1_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI1_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI1_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si2_config1 */
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI2_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI2_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI2_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI2_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI2_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI2_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI2_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI2_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI2_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI2_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI2_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI2_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI2_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI2_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI2_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI2_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI2_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI2_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI2_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI2_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si3_config1 */
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI3_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI3_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI3_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI3_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI3_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI3_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI3_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI3_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI3_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI3_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI3_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI3_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI3_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI3_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI3_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI3_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI3_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI3_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI3_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI3_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si4_config1 */
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI4_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI4_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI4_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI4_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI4_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI4_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI4_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI4_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI4_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI4_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI4_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI4_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI4_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI4_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI4_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI4_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI4_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI4_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI4_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI4_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si5_config1 */
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI5_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI5_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI5_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI5_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI5_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI5_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI5_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI5_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI5_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI5_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI5_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI5_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI5_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI5_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI5_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI5_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI5_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI5_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI5_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI5_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si6_config1 */
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI6_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI6_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI6_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI6_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI6_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI6_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI6_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI6_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI6_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI6_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI6_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI6_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI6_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI6_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI6_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI6_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI6_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI6_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI6_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI6_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si7_config1 */
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI7_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI7_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI7_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI7_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI7_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI7_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI7_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI7_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI7_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI7_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI7_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI7_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI7_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI7_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI7_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI7_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI7_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI7_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI7_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI7_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si8_config1 */
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI8_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI8_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI8_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI8_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI8_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI8_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI8_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI8_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI8_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI8_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI8_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI8_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI8_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI8_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI8_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI8_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI8_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI8_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI8_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI8_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si9_config1 */
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY1_MASK                 0xf0000000U
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY1_SHIFT                28
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY1_MSB                  31
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY1_LSB                  28
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY1_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY1_DEFAULT              0x00000002U
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY2_MASK                 0x0f000000U
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY2_SHIFT                24
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY2_MSB                  27
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY2_LSB                  24
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY2_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_CONFIG1_POWER_UP_DELAY2_DEFAULT              0x00000004U
#define SAND_HAL_QE_SI9_CONFIG1_JIT_TOLERANCE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SI9_CONFIG1_JIT_TOLERANCE_SHIFT                  16
#define SAND_HAL_QE_SI9_CONFIG1_JIT_TOLERANCE_MSB                    23
#define SAND_HAL_QE_SI9_CONFIG1_JIT_TOLERANCE_LSB                    16
#define SAND_HAL_QE_SI9_CONFIG1_JIT_TOLERANCE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_CONFIG1_JIT_TOLERANCE_DEFAULT                0x00000000U
#define SAND_HAL_QE_SI9_CONFIG1_TX_FIFO_READ_RATE_MASK               0x00000018U
#define SAND_HAL_QE_SI9_CONFIG1_TX_FIFO_READ_RATE_SHIFT              3
#define SAND_HAL_QE_SI9_CONFIG1_TX_FIFO_READ_RATE_MSB                4
#define SAND_HAL_QE_SI9_CONFIG1_TX_FIFO_READ_RATE_LSB                3
#define SAND_HAL_QE_SI9_CONFIG1_TX_FIFO_READ_RATE_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_CONFIG1_TX_FIFO_READ_RATE_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_MASK            0x00000004U
#define SAND_HAL_QE_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT           2
#define SAND_HAL_QE_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_MSB             2
#define SAND_HAL_QE_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_LSB             2
#define SAND_HAL_QE_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI9_CONFIG1_ENABLE_MASK                          0x00000002U
#define SAND_HAL_QE_SI9_CONFIG1_ENABLE_SHIFT                         1
#define SAND_HAL_QE_SI9_CONFIG1_ENABLE_MSB                           1
#define SAND_HAL_QE_SI9_CONFIG1_ENABLE_LSB                           1
#define SAND_HAL_QE_SI9_CONFIG1_ENABLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_CONFIG1_ENABLE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI9_CONFIG1_DIRECT_CONTROL_SEL_MASK              0x00000001U
#define SAND_HAL_QE_SI9_CONFIG1_DIRECT_CONTROL_SEL_SHIFT             0
#define SAND_HAL_QE_SI9_CONFIG1_DIRECT_CONTROL_SEL_MSB               0
#define SAND_HAL_QE_SI9_CONFIG1_DIRECT_CONTROL_SEL_LSB               0
#define SAND_HAL_QE_SI9_CONFIG1_DIRECT_CONTROL_SEL_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si10_config1 */
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY1_MASK                0xf0000000U
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY1_SHIFT               28
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY1_MSB                 31
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY1_LSB                 28
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY1_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY1_DEFAULT             0x00000002U
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY2_MASK                0x0f000000U
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY2_SHIFT               24
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY2_MSB                 27
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY2_LSB                 24
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY2_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_CONFIG1_POWER_UP_DELAY2_DEFAULT             0x00000004U
#define SAND_HAL_QE_SI10_CONFIG1_JIT_TOLERANCE_MASK                  0x00ff0000U
#define SAND_HAL_QE_SI10_CONFIG1_JIT_TOLERANCE_SHIFT                 16
#define SAND_HAL_QE_SI10_CONFIG1_JIT_TOLERANCE_MSB                   23
#define SAND_HAL_QE_SI10_CONFIG1_JIT_TOLERANCE_LSB                   16
#define SAND_HAL_QE_SI10_CONFIG1_JIT_TOLERANCE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_CONFIG1_JIT_TOLERANCE_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI10_CONFIG1_TX_FIFO_READ_RATE_MASK              0x00000018U
#define SAND_HAL_QE_SI10_CONFIG1_TX_FIFO_READ_RATE_SHIFT             3
#define SAND_HAL_QE_SI10_CONFIG1_TX_FIFO_READ_RATE_MSB               4
#define SAND_HAL_QE_SI10_CONFIG1_TX_FIFO_READ_RATE_LSB               3
#define SAND_HAL_QE_SI10_CONFIG1_TX_FIFO_READ_RATE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_CONFIG1_TX_FIFO_READ_RATE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_MASK           0x00000004U
#define SAND_HAL_QE_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT          2
#define SAND_HAL_QE_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_MSB            2
#define SAND_HAL_QE_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_LSB            2
#define SAND_HAL_QE_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT        0x00000000U
#define SAND_HAL_QE_SI10_CONFIG1_ENABLE_MASK                         0x00000002U
#define SAND_HAL_QE_SI10_CONFIG1_ENABLE_SHIFT                        1
#define SAND_HAL_QE_SI10_CONFIG1_ENABLE_MSB                          1
#define SAND_HAL_QE_SI10_CONFIG1_ENABLE_LSB                          1
#define SAND_HAL_QE_SI10_CONFIG1_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_CONFIG1_ENABLE_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI10_CONFIG1_DIRECT_CONTROL_SEL_MASK             0x00000001U
#define SAND_HAL_QE_SI10_CONFIG1_DIRECT_CONTROL_SEL_SHIFT            0
#define SAND_HAL_QE_SI10_CONFIG1_DIRECT_CONTROL_SEL_MSB              0
#define SAND_HAL_QE_SI10_CONFIG1_DIRECT_CONTROL_SEL_LSB              0
#define SAND_HAL_QE_SI10_CONFIG1_DIRECT_CONTROL_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: si11_config1 */
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY1_MASK                0xf0000000U
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY1_SHIFT               28
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY1_MSB                 31
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY1_LSB                 28
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY1_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY1_DEFAULT             0x00000002U
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY2_MASK                0x0f000000U
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY2_SHIFT               24
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY2_MSB                 27
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY2_LSB                 24
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY2_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_CONFIG1_POWER_UP_DELAY2_DEFAULT             0x00000004U
#define SAND_HAL_QE_SI11_CONFIG1_JIT_TOLERANCE_MASK                  0x00ff0000U
#define SAND_HAL_QE_SI11_CONFIG1_JIT_TOLERANCE_SHIFT                 16
#define SAND_HAL_QE_SI11_CONFIG1_JIT_TOLERANCE_MSB                   23
#define SAND_HAL_QE_SI11_CONFIG1_JIT_TOLERANCE_LSB                   16
#define SAND_HAL_QE_SI11_CONFIG1_JIT_TOLERANCE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_CONFIG1_JIT_TOLERANCE_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI11_CONFIG1_TX_FIFO_READ_RATE_MASK              0x00000018U
#define SAND_HAL_QE_SI11_CONFIG1_TX_FIFO_READ_RATE_SHIFT             3
#define SAND_HAL_QE_SI11_CONFIG1_TX_FIFO_READ_RATE_MSB               4
#define SAND_HAL_QE_SI11_CONFIG1_TX_FIFO_READ_RATE_LSB               3
#define SAND_HAL_QE_SI11_CONFIG1_TX_FIFO_READ_RATE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_CONFIG1_TX_FIFO_READ_RATE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_MASK           0x00000004U
#define SAND_HAL_QE_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_SHIFT          2
#define SAND_HAL_QE_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_MSB            2
#define SAND_HAL_QE_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_LSB            2
#define SAND_HAL_QE_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_CONFIG1_FORCE_TIME_ALIGNMENT_DEFAULT        0x00000000U
#define SAND_HAL_QE_SI11_CONFIG1_ENABLE_MASK                         0x00000002U
#define SAND_HAL_QE_SI11_CONFIG1_ENABLE_SHIFT                        1
#define SAND_HAL_QE_SI11_CONFIG1_ENABLE_MSB                          1
#define SAND_HAL_QE_SI11_CONFIG1_ENABLE_LSB                          1
#define SAND_HAL_QE_SI11_CONFIG1_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_CONFIG1_ENABLE_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI11_CONFIG1_DIRECT_CONTROL_SEL_MASK             0x00000001U
#define SAND_HAL_QE_SI11_CONFIG1_DIRECT_CONTROL_SEL_SHIFT            0
#define SAND_HAL_QE_SI11_CONFIG1_DIRECT_CONTROL_SEL_MSB              0
#define SAND_HAL_QE_SI11_CONFIG1_DIRECT_CONTROL_SEL_LSB              0
#define SAND_HAL_QE_SI11_CONFIG1_DIRECT_CONTROL_SEL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_CONFIG1_DIRECT_CONTROL_SEL_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: si_config2 */
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_KBIT_MASK                  0x01000000U
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_KBIT_SHIFT                 24
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_KBIT_MSB                   24
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_KBIT_LSB                   24
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_KBIT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_KBIT_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_MASK                       0x00ff0000U
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_SHIFT                      16
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_MSB                        23
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_LSB                        16
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI_CONFIG2_UPPER_IDLE_DEFAULT                    0x000000bcU
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_KBIT_MASK                  0x00000100U
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_KBIT_SHIFT                 8
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_KBIT_MSB                   8
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_KBIT_LSB                   8
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_KBIT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_KBIT_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_MASK                       0x000000ffU
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_SHIFT                      0
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_MSB                        7
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_LSB                        0
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI_CONFIG2_LOWER_IDLE_DEFAULT                    0x00000095U

/* field level defines for Device: QE  Register: si_config3 */
#define SAND_HAL_QE_SI_CONFIG3_LS_ERR_THRESH_MASK                    0xffff0000U
#define SAND_HAL_QE_SI_CONFIG3_LS_ERR_THRESH_SHIFT                   16
#define SAND_HAL_QE_SI_CONFIG3_LS_ERR_THRESH_MSB                     31
#define SAND_HAL_QE_SI_CONFIG3_LS_ERR_THRESH_LSB                     16
#define SAND_HAL_QE_SI_CONFIG3_LS_ERR_THRESH_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI_CONFIG3_LS_ERR_THRESH_DEFAULT                 0x0000ffffU
#define SAND_HAL_QE_SI_CONFIG3_LS_ERROR_WINDOW_MASK                  0x0000ffffU
#define SAND_HAL_QE_SI_CONFIG3_LS_ERROR_WINDOW_SHIFT                 0
#define SAND_HAL_QE_SI_CONFIG3_LS_ERROR_WINDOW_MSB                   15
#define SAND_HAL_QE_SI_CONFIG3_LS_ERROR_WINDOW_LSB                   0
#define SAND_HAL_QE_SI_CONFIG3_LS_ERROR_WINDOW_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI_CONFIG3_LS_ERROR_WINDOW_DEFAULT               0x00000003U

/* field level defines for Device: QE  Register: sr_config1 */
#define SAND_HAL_QE_SR_CONFIG1_RX_FORCE_TRAINING_MASK                0x80000000U
#define SAND_HAL_QE_SR_CONFIG1_RX_FORCE_TRAINING_SHIFT               31
#define SAND_HAL_QE_SR_CONFIG1_RX_FORCE_TRAINING_MSB                 31
#define SAND_HAL_QE_SR_CONFIG1_RX_FORCE_TRAINING_LSB                 31
#define SAND_HAL_QE_SR_CONFIG1_RX_FORCE_TRAINING_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG1_RX_FORCE_TRAINING_DEFAULT             0x00000000U
#define SAND_HAL_QE_SR_CONFIG1_RX_DIP4_LOS_THRESH_MASK               0x00f00000U
#define SAND_HAL_QE_SR_CONFIG1_RX_DIP4_LOS_THRESH_SHIFT              20
#define SAND_HAL_QE_SR_CONFIG1_RX_DIP4_LOS_THRESH_MSB                23
#define SAND_HAL_QE_SR_CONFIG1_RX_DIP4_LOS_THRESH_LSB                20
#define SAND_HAL_QE_SR_CONFIG1_RX_DIP4_LOS_THRESH_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG1_RX_DIP4_LOS_THRESH_DEFAULT            0x00000000U
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_MAX_MASK                   0x000f0000U
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_MAX_SHIFT                  16
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_MAX_MSB                    19
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_MAX_LSB                    16
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_MAX_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_MAX_DEFAULT                0x0000000fU
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_MASK                       0x0000f000U
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_SHIFT                      12
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_MSB                        15
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_LSB                        12
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_LEN_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_M_MASK                         0x00000ff0U
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_M_SHIFT                        4
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_M_MSB                          11
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_M_LSB                          4
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_M_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG1_RX_CAL_M_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_TEST_MASK                      0x00000008U
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_TEST_SHIFT                     3
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_TEST_MSB                       3
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_TEST_LSB                       3
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_TEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_TEST_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_CONFIG1_RX_SET_TEST_MASK                      0x00000004U
#define SAND_HAL_QE_SR_CONFIG1_RX_SET_TEST_SHIFT                     2
#define SAND_HAL_QE_SR_CONFIG1_RX_SET_TEST_MSB                       2
#define SAND_HAL_QE_SR_CONFIG1_RX_SET_TEST_LSB                       2
#define SAND_HAL_QE_SR_CONFIG1_RX_SET_TEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG1_RX_SET_TEST_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_CONFIG1_RX_DROP_TEST_MASK                     0x00000002U
#define SAND_HAL_QE_SR_CONFIG1_RX_DROP_TEST_SHIFT                    1
#define SAND_HAL_QE_SR_CONFIG1_RX_DROP_TEST_MSB                      1
#define SAND_HAL_QE_SR_CONFIG1_RX_DROP_TEST_LSB                      1
#define SAND_HAL_QE_SR_CONFIG1_RX_DROP_TEST_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG1_RX_DROP_TEST_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_MASK                           0x00000001U
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_SHIFT                          0
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_MSB                            0
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_LSB                            0
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG1_RX_ENB_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: sr_config2 */
#define SAND_HAL_QE_SR_CONFIG2_PC_ENB_MASK                           0x00020000U
#define SAND_HAL_QE_SR_CONFIG2_PC_ENB_SHIFT                          17
#define SAND_HAL_QE_SR_CONFIG2_PC_ENB_MSB                            17
#define SAND_HAL_QE_SR_CONFIG2_PC_ENB_LSB                            17
#define SAND_HAL_QE_SR_CONFIG2_PC_ENB_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG2_PC_ENB_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_MASK           0x00010000U
#define SAND_HAL_QE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_SHIFT          16
#define SAND_HAL_QE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_MSB            16
#define SAND_HAL_QE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_LSB            16
#define SAND_HAL_QE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG2_DISABLE_MSB_ZERO_CHECK_DEFAULT        0x00000000U
#define SAND_HAL_QE_SR_CONFIG2_RX_ENB_PORT_MASK                      0x0000ffffU
#define SAND_HAL_QE_SR_CONFIG2_RX_ENB_PORT_SHIFT                     0
#define SAND_HAL_QE_SR_CONFIG2_RX_ENB_PORT_MSB                       15
#define SAND_HAL_QE_SR_CONFIG2_RX_ENB_PORT_LSB                       0
#define SAND_HAL_QE_SR_CONFIG2_RX_ENB_PORT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG2_RX_ENB_PORT_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: sr_config3 */
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_7_MASK                         0xf0000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_7_SHIFT                        28
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_7_MSB                          31
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_7_LSB                          28
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_7_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_7_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_6_MASK                         0x0f000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_6_SHIFT                        24
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_6_MSB                          27
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_6_LSB                          24
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_6_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_6_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_5_MASK                         0x00f00000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_5_SHIFT                        20
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_5_MSB                          23
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_5_LSB                          20
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_5_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_5_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_4_MASK                         0x000f0000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_4_SHIFT                        16
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_4_MSB                          19
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_4_LSB                          16
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_4_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_4_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_3_MASK                         0x0000f000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_3_SHIFT                        12
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_3_MSB                          15
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_3_LSB                          12
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_3_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_3_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_2_MASK                         0x00000f00U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_2_SHIFT                        8
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_2_MSB                          11
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_2_LSB                          8
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_2_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_2_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_1_MASK                         0x000000f0U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_1_SHIFT                        4
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_1_MSB                          7
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_1_LSB                          4
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_1_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_0_MASK                         0x0000000fU
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_0_SHIFT                        0
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_0_MSB                          3
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_0_LSB                          0
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG3_RX_CAL_0_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: sr_config4 */
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_15_MASK                        0xf0000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_15_SHIFT                       28
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_15_MSB                         31
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_15_LSB                         28
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_15_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_15_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_14_MASK                        0x0f000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_14_SHIFT                       24
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_14_MSB                         27
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_14_LSB                         24
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_14_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_14_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_13_MASK                        0x00f00000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_13_SHIFT                       20
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_13_MSB                         23
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_13_LSB                         20
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_13_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_13_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_12_MASK                        0x000f0000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_12_SHIFT                       16
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_12_MSB                         19
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_12_LSB                         16
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_12_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_12_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_11_MASK                        0x0000f000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_11_SHIFT                       12
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_11_MSB                         15
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_11_LSB                         12
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_11_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_11_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_10_MASK                        0x00000f00U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_10_SHIFT                       8
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_10_MSB                         11
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_10_LSB                         8
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_10_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_10_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_9_MASK                         0x000000f0U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_9_SHIFT                        4
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_9_MSB                          7
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_9_LSB                          4
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_9_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_9_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_8_MASK                         0x0000000fU
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_8_SHIFT                        0
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_8_MSB                          3
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_8_LSB                          0
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_8_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG4_RX_CAL_8_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: sr_config5 */
#define SAND_HAL_QE_SR_CONFIG5_ALIGN_DLY_MASK                        0xffffffffU
#define SAND_HAL_QE_SR_CONFIG5_ALIGN_DLY_SHIFT                       0
#define SAND_HAL_QE_SR_CONFIG5_ALIGN_DLY_MSB                         31
#define SAND_HAL_QE_SR_CONFIG5_ALIGN_DLY_LSB                         0
#define SAND_HAL_QE_SR_CONFIG5_ALIGN_DLY_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_CONFIG5_ALIGN_DLY_DEFAULT                     0x00020000U

/* field level defines for Device: QE  Register: sr_p0_frm_size */
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P0_FRM_SIZE_P0_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p1_frm_size */
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P1_FRM_SIZE_P1_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p2_frm_size */
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P2_FRM_SIZE_P2_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p3_frm_size */
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P3_FRM_SIZE_P3_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p4_frm_size */
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P4_FRM_SIZE_P4_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p5_frm_size */
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P5_FRM_SIZE_P5_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p6_frm_size */
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P6_FRM_SIZE_P6_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p7_frm_size */
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P7_FRM_SIZE_P7_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p8_frm_size */
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P8_FRM_SIZE_P8_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p9_frm_size */
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_MASK              0x3fff0000U
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_SHIFT             16
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_MSB               29
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_LSB               16
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MAX_FRM_SIZE_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_MASK              0x00003fffU
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_SHIFT             0
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_MSB               13
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_LSB               0
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P9_FRM_SIZE_P9_MIN_FRM_SIZE_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p10_frm_size */
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P10_FRM_SIZE_P10_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p11_frm_size */
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P11_FRM_SIZE_P11_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p12_frm_size */
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P12_FRM_SIZE_P12_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p13_frm_size */
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P13_FRM_SIZE_P13_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p14_frm_size */
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P14_FRM_SIZE_P14_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p15_frm_size */
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_MASK            0x3fff0000U
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_SHIFT           16
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_MSB             29
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_LSB             16
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MAX_FRM_SIZE_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_MASK            0x00003fffU
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_SHIFT           0
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_MSB             13
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_LSB             0
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_P15_FRM_SIZE_P15_MIN_FRM_SIZE_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_config1 */
#define SAND_HAL_QE_ST_CONFIG1_TX_FORCE_TRAINING_MASK                0x80000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_FORCE_TRAINING_SHIFT               31
#define SAND_HAL_QE_ST_CONFIG1_TX_FORCE_TRAINING_MSB                 31
#define SAND_HAL_QE_ST_CONFIG1_TX_FORCE_TRAINING_LSB                 31
#define SAND_HAL_QE_ST_CONFIG1_TX_FORCE_TRAINING_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_FORCE_TRAINING_DEFAULT             0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_IGN_STAT_MASK                      0x40000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_IGN_STAT_SHIFT                     30
#define SAND_HAL_QE_ST_CONFIG1_TX_IGN_STAT_MSB                       30
#define SAND_HAL_QE_ST_CONFIG1_TX_IGN_STAT_LSB                       30
#define SAND_HAL_QE_ST_CONFIG1_TX_IGN_STAT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_IGN_STAT_DEFAULT                   0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_DIP2_CHK_DIS_MASK                     0x20000000U
#define SAND_HAL_QE_ST_CONFIG1_DIP2_CHK_DIS_SHIFT                    29
#define SAND_HAL_QE_ST_CONFIG1_DIP2_CHK_DIS_MSB                      29
#define SAND_HAL_QE_ST_CONFIG1_DIP2_CHK_DIS_LSB                      29
#define SAND_HAL_QE_ST_CONFIG1_DIP2_CHK_DIS_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_DIP2_CHK_DIS_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_ARB_LEN_MASK                       0x00f00000U
#define SAND_HAL_QE_ST_CONFIG1_TX_ARB_LEN_SHIFT                      20
#define SAND_HAL_QE_ST_CONFIG1_TX_ARB_LEN_MSB                        23
#define SAND_HAL_QE_ST_CONFIG1_TX_ARB_LEN_LSB                        20
#define SAND_HAL_QE_ST_CONFIG1_TX_ARB_LEN_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_ARB_LEN_DEFAULT                    0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_MAX_MASK                   0x000f0000U
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_MAX_SHIFT                  16
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_MAX_MSB                    19
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_MAX_LSB                    16
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_MAX_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_MAX_DEFAULT                0x0000000fU
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_MASK                       0x0000f000U
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_SHIFT                      12
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_MSB                        15
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_LSB                        12
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_LEN_DEFAULT                    0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_M_MASK                         0x00000ff0U
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_M_SHIFT                        4
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_M_MSB                          11
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_M_LSB                          4
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_M_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_CAL_M_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_TEST_MASK                      0x00000008U
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_TEST_SHIFT                     3
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_TEST_MSB                       3
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_TEST_LSB                       3
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_TEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_TEST_DEFAULT                   0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_SET_TEST_MASK                      0x00000004U
#define SAND_HAL_QE_ST_CONFIG1_TX_SET_TEST_SHIFT                     2
#define SAND_HAL_QE_ST_CONFIG1_TX_SET_TEST_MSB                       2
#define SAND_HAL_QE_ST_CONFIG1_TX_SET_TEST_LSB                       2
#define SAND_HAL_QE_ST_CONFIG1_TX_SET_TEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_SET_TEST_DEFAULT                   0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_DROP_TEST_MASK                     0x00000002U
#define SAND_HAL_QE_ST_CONFIG1_TX_DROP_TEST_SHIFT                    1
#define SAND_HAL_QE_ST_CONFIG1_TX_DROP_TEST_MSB                      1
#define SAND_HAL_QE_ST_CONFIG1_TX_DROP_TEST_LSB                      1
#define SAND_HAL_QE_ST_CONFIG1_TX_DROP_TEST_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_DROP_TEST_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_MASK                           0x00000001U
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_SHIFT                          0
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_MSB                            0
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_LSB                            0
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG1_TX_ENB_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: st_config2 */
#define SAND_HAL_QE_ST_CONFIG2_LINES_PER_PORT_MASK                   0x30000000U
#define SAND_HAL_QE_ST_CONFIG2_LINES_PER_PORT_SHIFT                  28
#define SAND_HAL_QE_ST_CONFIG2_LINES_PER_PORT_MSB                    29
#define SAND_HAL_QE_ST_CONFIG2_LINES_PER_PORT_LSB                    28
#define SAND_HAL_QE_ST_CONFIG2_LINES_PER_PORT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG2_LINES_PER_PORT_DEFAULT                0x00000000U
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_PKT_ONLY_MASK                  0x01000000U
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_PKT_ONLY_SHIFT                 24
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_PKT_ONLY_MSB                   24
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_PKT_ONLY_LSB                   24
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_PKT_ONLY_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_PKT_ONLY_DEFAULT               0x00000001U
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_MAX_MASK                       0x00f00000U
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_MAX_SHIFT                      20
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_MAX_MSB                        23
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_MAX_LSB                        20
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_MAX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG2_TX_CTL_MAX_DEFAULT                    0x00000000U
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST2_MASK                     0x000f0000U
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST2_SHIFT                    16
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST2_MSB                      19
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST2_LSB                      16
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST2_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST2_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST1_MASK                     0x0000f000U
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST1_SHIFT                    12
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST1_MSB                      15
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST1_LSB                      12
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST1_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG2_TX_MAXBURST1_DEFAULT                  0x00000001U
#define SAND_HAL_QE_ST_CONFIG2_DATA_MAX_T_MASK                       0x00000700U
#define SAND_HAL_QE_ST_CONFIG2_DATA_MAX_T_SHIFT                      8
#define SAND_HAL_QE_ST_CONFIG2_DATA_MAX_T_MSB                        10
#define SAND_HAL_QE_ST_CONFIG2_DATA_MAX_T_LSB                        8
#define SAND_HAL_QE_ST_CONFIG2_DATA_MAX_T_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG2_DATA_MAX_T_DEFAULT                    0x00000001U
#define SAND_HAL_QE_ST_CONFIG2_ALPHA_MASK                            0x000000ffU
#define SAND_HAL_QE_ST_CONFIG2_ALPHA_SHIFT                           0
#define SAND_HAL_QE_ST_CONFIG2_ALPHA_MSB                             7
#define SAND_HAL_QE_ST_CONFIG2_ALPHA_LSB                             0
#define SAND_HAL_QE_ST_CONFIG2_ALPHA_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG2_ALPHA_DEFAULT                         0x00000000U

/* field level defines for Device: QE  Register: st_config3 */
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_7_MASK                         0xf0000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_7_SHIFT                        28
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_7_MSB                          31
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_7_LSB                          28
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_7_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_7_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_6_MASK                         0x0f000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_6_SHIFT                        24
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_6_MSB                          27
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_6_LSB                          24
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_6_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_6_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_5_MASK                         0x00f00000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_5_SHIFT                        20
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_5_MSB                          23
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_5_LSB                          20
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_5_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_5_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_4_MASK                         0x000f0000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_4_SHIFT                        16
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_4_MSB                          19
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_4_LSB                          16
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_4_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_4_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_3_MASK                         0x0000f000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_3_SHIFT                        12
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_3_MSB                          15
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_3_LSB                          12
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_3_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_3_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_2_MASK                         0x00000f00U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_2_SHIFT                        8
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_2_MSB                          11
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_2_LSB                          8
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_2_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_2_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_1_MASK                         0x000000f0U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_1_SHIFT                        4
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_1_MSB                          7
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_1_LSB                          4
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_1_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_0_MASK                         0x0000000fU
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_0_SHIFT                        0
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_0_MSB                          3
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_0_LSB                          0
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG3_TX_CAL_0_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: st_config4 */
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_15_MASK                        0xf0000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_15_SHIFT                       28
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_15_MSB                         31
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_15_LSB                         28
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_15_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_15_DEFAULT                     0x00000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_14_MASK                        0x0f000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_14_SHIFT                       24
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_14_MSB                         27
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_14_LSB                         24
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_14_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_14_DEFAULT                     0x00000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_13_MASK                        0x00f00000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_13_SHIFT                       20
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_13_MSB                         23
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_13_LSB                         20
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_13_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_13_DEFAULT                     0x00000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_12_MASK                        0x000f0000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_12_SHIFT                       16
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_12_MSB                         19
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_12_LSB                         16
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_12_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_12_DEFAULT                     0x00000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_11_MASK                        0x0000f000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_11_SHIFT                       12
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_11_MSB                         15
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_11_LSB                         12
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_11_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_11_DEFAULT                     0x00000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_10_MASK                        0x00000f00U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_10_SHIFT                       8
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_10_MSB                         11
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_10_LSB                         8
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_10_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_10_DEFAULT                     0x00000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_9_MASK                         0x000000f0U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_9_SHIFT                        4
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_9_MSB                          7
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_9_LSB                          4
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_9_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_9_DEFAULT                      0x00000000U
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_8_MASK                         0x0000000fU
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_8_SHIFT                        0
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_8_MSB                          3
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_8_LSB                          0
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_8_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG4_TX_CAL_8_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: st_config5 */
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_7_MASK                     0xf0000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_7_SHIFT                    28
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_7_MSB                      31
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_7_LSB                      28
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_7_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_7_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_6_MASK                     0x0f000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_6_SHIFT                    24
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_6_MSB                      27
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_6_LSB                      24
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_6_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_6_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_5_MASK                     0x00f00000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_5_SHIFT                    20
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_5_MSB                      23
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_5_LSB                      20
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_5_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_5_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_4_MASK                     0x000f0000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_4_SHIFT                    16
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_4_MSB                      19
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_4_LSB                      16
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_4_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_4_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_3_MASK                     0x0000f000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_3_SHIFT                    12
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_3_MSB                      15
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_3_LSB                      12
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_3_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_3_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_2_MASK                     0x00000f00U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_2_SHIFT                    8
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_2_MSB                      11
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_2_LSB                      8
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_2_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_2_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_1_MASK                     0x000000f0U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_1_SHIFT                    4
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_1_MSB                      7
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_1_LSB                      4
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_1_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_1_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_0_MASK                     0x0000000fU
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_0_SHIFT                    0
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_0_MSB                      3
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_0_LSB                      0
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_0_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG5_TX_ARB_CFG_0_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: st_config6 */
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_15_MASK                    0xf0000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_15_SHIFT                   28
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_15_MSB                     31
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_15_LSB                     28
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_15_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_15_DEFAULT                 0x00000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_14_MASK                    0x0f000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_14_SHIFT                   24
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_14_MSB                     27
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_14_LSB                     24
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_14_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_14_DEFAULT                 0x00000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_13_MASK                    0x00f00000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_13_SHIFT                   20
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_13_MSB                     23
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_13_LSB                     20
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_13_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_13_DEFAULT                 0x00000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_12_MASK                    0x000f0000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_12_SHIFT                   16
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_12_MSB                     19
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_12_LSB                     16
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_12_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_12_DEFAULT                 0x00000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_11_MASK                    0x0000f000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_11_SHIFT                   12
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_11_MSB                     15
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_11_LSB                     12
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_11_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_11_DEFAULT                 0x00000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_10_MASK                    0x00000f00U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_10_SHIFT                   8
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_10_MSB                     11
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_10_LSB                     8
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_10_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_10_DEFAULT                 0x00000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_9_MASK                     0x000000f0U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_9_SHIFT                    4
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_9_MSB                      7
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_9_LSB                      4
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_9_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_9_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_8_MASK                     0x0000000fU
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_8_SHIFT                    0
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_8_MSB                      3
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_8_LSB                      0
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_8_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_CONFIG6_TX_ARB_CFG_8_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: txdma_config */
#define SAND_HAL_QE_TXDMA_CONFIG_LINES_PER_TS_MASK                   0x00003ff0U
#define SAND_HAL_QE_TXDMA_CONFIG_LINES_PER_TS_SHIFT                  4
#define SAND_HAL_QE_TXDMA_CONFIG_LINES_PER_TS_MSB                    13
#define SAND_HAL_QE_TXDMA_CONFIG_LINES_PER_TS_LSB                    4
#define SAND_HAL_QE_TXDMA_CONFIG_LINES_PER_TS_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_CONFIG_LINES_PER_TS_DEFAULT                0x00000000U
#define SAND_HAL_QE_TXDMA_CONFIG_ENABLE_MASK                         0x00000001U
#define SAND_HAL_QE_TXDMA_CONFIG_ENABLE_SHIFT                        0
#define SAND_HAL_QE_TXDMA_CONFIG_ENABLE_MSB                          0
#define SAND_HAL_QE_TXDMA_CONFIG_ENABLE_LSB                          0
#define SAND_HAL_QE_TXDMA_CONFIG_ENABLE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_CONFIG_ENABLE_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: pci_interrupt0 */
#define SAND_HAL_QE_PCI_INTERRUPT0_CAUSE_INTERRUPT_MASK              0x80000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_CAUSE_INTERRUPT_SHIFT             31
#define SAND_HAL_QE_PCI_INTERRUPT0_CAUSE_INTERRUPT_MSB               31
#define SAND_HAL_QE_PCI_INTERRUPT0_CAUSE_INTERRUPT_LSB               31
#define SAND_HAL_QE_PCI_INTERRUPT0_CAUSE_INTERRUPT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_CAUSE_INTERRUPT_DEFAULT           0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_QSTAT_DONE_MASK                   0x40000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_QSTAT_DONE_SHIFT                  30
#define SAND_HAL_QE_PCI_INTERRUPT0_QSTAT_DONE_MSB                    30
#define SAND_HAL_QE_PCI_INTERRUPT0_QSTAT_DONE_LSB                    30
#define SAND_HAL_QE_PCI_INTERRUPT0_QSTAT_DONE_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_QSTAT_DONE_DEFAULT                0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_COMPLETION_MASK               0x20000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_COMPLETION_SHIFT              29
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_COMPLETION_MSB                29
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_COMPLETION_LSB                29
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_COMPLETION_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_COMPLETION_DEFAULT            0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_SI_MASK                       0x03000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_SI_SHIFT                      24
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_SI_MSB                        25
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_SI_LSB                        24
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_SI_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_SI_DEFAULT                    0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_SI_MASK                       0x00ffc000U
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_SI_SHIFT                      14
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_SI_MSB                        23
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_SI_LSB                        14
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_SI_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_SI_DEFAULT                    0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_TXDMA_MASK                        0x00002000U
#define SAND_HAL_QE_PCI_INTERRUPT0_TXDMA_SHIFT                       13
#define SAND_HAL_QE_PCI_INTERRUPT0_TXDMA_MSB                         13
#define SAND_HAL_QE_PCI_INTERRUPT0_TXDMA_LSB                         13
#define SAND_HAL_QE_PCI_INTERRUPT0_TXDMA_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_TXDMA_DEFAULT                     0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_PL3_MASK                          0x00001000U
#define SAND_HAL_QE_PCI_INTERRUPT0_PL3_SHIFT                         12
#define SAND_HAL_QE_PCI_INTERRUPT0_PL3_MSB                           12
#define SAND_HAL_QE_PCI_INTERRUPT0_PL3_LSB                           12
#define SAND_HAL_QE_PCI_INTERRUPT0_PL3_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_PL3_DEFAULT                       0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIT_MASK                         0x00000800U
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIT_SHIFT                        11
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIT_MSB                          11
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIT_LSB                          11
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIT_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIR_MASK                         0x00000400U
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIR_SHIFT                        10
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIR_MSB                          10
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIR_LSB                          10
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_SPIR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_MASK                          0x00000200U
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_SHIFT                         9
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_MSB                           9
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_LSB                           9
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_SFI_DEFAULT                       0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_MASK                          0x00000100U
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_SHIFT                         8
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_MSB                           8
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_LSB                           8
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_SCI_DEFAULT                       0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_RXDMA_MASK                        0x00000080U
#define SAND_HAL_QE_PCI_INTERRUPT0_RXDMA_SHIFT                       7
#define SAND_HAL_QE_PCI_INTERRUPT0_RXDMA_MSB                         7
#define SAND_HAL_QE_PCI_INTERRUPT0_RXDMA_LSB                         7
#define SAND_HAL_QE_PCI_INTERRUPT0_RXDMA_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_RXDMA_DEFAULT                     0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_QOS_MASK                          0x00000040U
#define SAND_HAL_QE_PCI_INTERRUPT0_QOS_SHIFT                         6
#define SAND_HAL_QE_PCI_INTERRUPT0_QOS_MSB                           6
#define SAND_HAL_QE_PCI_INTERRUPT0_QOS_LSB                           6
#define SAND_HAL_QE_PCI_INTERRUPT0_QOS_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_QOS_DEFAULT                       0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_QMGR_MASK                         0x00000020U
#define SAND_HAL_QE_PCI_INTERRUPT0_QMGR_SHIFT                        5
#define SAND_HAL_QE_PCI_INTERRUPT0_QMGR_MSB                          5
#define SAND_HAL_QE_PCI_INTERRUPT0_QMGR_LSB                          5
#define SAND_HAL_QE_PCI_INTERRUPT0_QMGR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_QMGR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_PBC_MASK                          0x00000010U
#define SAND_HAL_QE_PCI_INTERRUPT0_PBC_SHIFT                         4
#define SAND_HAL_QE_PCI_INTERRUPT0_PBC_MSB                           4
#define SAND_HAL_QE_PCI_INTERRUPT0_PBC_LSB                           4
#define SAND_HAL_QE_PCI_INTERRUPT0_PBC_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_PBC_DEFAULT                       0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_LDMA_MASK                         0x00000008U
#define SAND_HAL_QE_PCI_INTERRUPT0_LDMA_SHIFT                        3
#define SAND_HAL_QE_PCI_INTERRUPT0_LDMA_MSB                          3
#define SAND_HAL_QE_PCI_INTERRUPT0_LDMA_LSB                          3
#define SAND_HAL_QE_PCI_INTERRUPT0_LDMA_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_LDMA_DEFAULT                      0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_EGRESS_MASK                       0x00000004U
#define SAND_HAL_QE_PCI_INTERRUPT0_EGRESS_SHIFT                      2
#define SAND_HAL_QE_PCI_INTERRUPT0_EGRESS_MSB                        2
#define SAND_HAL_QE_PCI_INTERRUPT0_EGRESS_LSB                        2
#define SAND_HAL_QE_PCI_INTERRUPT0_EGRESS_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_EGRESS_DEFAULT                    0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_1_MASK                        0x00000002U
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_1_SHIFT                       1
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_1_MSB                         1
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_1_LSB                         1
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_1_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_1_DEFAULT                     0x00000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_0_MASK                        0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_0_SHIFT                       0
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_0_MSB                         0
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_0_LSB                         0
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_0_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_INTERRUPT0_PCI_0_DEFAULT                     0x00000000U

/* field level defines for Device: QE  Register: pci_interrupt0_mask */
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_CAUSE_INTERRUPT_DISINT_MASK  0x80000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_CAUSE_INTERRUPT_DISINT_SHIFT 31
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_CAUSE_INTERRUPT_DISINT_MSB   31
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_CAUSE_INTERRUPT_DISINT_LSB   31
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_CAUSE_INTERRUPT_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_CAUSE_INTERRUPT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QSTAT_DONE_DISINT_MASK       0x40000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QSTAT_DONE_DISINT_SHIFT      30
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QSTAT_DONE_DISINT_MSB        30
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QSTAT_DONE_DISINT_LSB        30
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QSTAT_DONE_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QSTAT_DONE_DISINT_DEFAULT    0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_COMPLETION_DISINT_MASK   0x20000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_COMPLETION_DISINT_SHIFT  29
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_COMPLETION_DISINT_MSB    29
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_COMPLETION_DISINT_LSB    29
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_COMPLETION_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_COMPLETION_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_SI_DISINT_MASK           0x03000000U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_SI_DISINT_SHIFT          24
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_SI_DISINT_MSB            25
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_SI_DISINT_LSB            24
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_SI_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_SI_DISINT_DEFAULT        0x00000003U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_SI_DISINT_MASK           0x00ffc000U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_SI_DISINT_SHIFT          14
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_SI_DISINT_MSB            23
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_SI_DISINT_LSB            14
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_SI_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_SI_DISINT_DEFAULT        0x000003ffU
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_TXDMA_DISINT_MASK            0x00002000U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_TXDMA_DISINT_SHIFT           13
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_TXDMA_DISINT_MSB             13
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_TXDMA_DISINT_LSB             13
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_TXDMA_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_TXDMA_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PL3_DISINT_MASK              0x00001000U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PL3_DISINT_SHIFT             12
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PL3_DISINT_MSB               12
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PL3_DISINT_LSB               12
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PL3_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PL3_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIT_DISINT_MASK             0x00000800U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIT_DISINT_SHIFT            11
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIT_DISINT_MSB              11
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIT_DISINT_LSB              11
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIT_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIT_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIR_DISINT_MASK             0x00000400U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIR_DISINT_SHIFT            10
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIR_DISINT_MSB              10
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIR_DISINT_LSB              10
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIR_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SPIR_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_DISINT_MASK              0x00000200U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_DISINT_SHIFT             9
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_DISINT_MSB               9
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_DISINT_LSB               9
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SFI_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_DISINT_MASK              0x00000100U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_DISINT_SHIFT             8
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_DISINT_MSB               8
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_DISINT_LSB               8
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_SCI_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_RXDMA_DISINT_MASK            0x00000080U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_RXDMA_DISINT_SHIFT           7
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_RXDMA_DISINT_MSB             7
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_RXDMA_DISINT_LSB             7
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_RXDMA_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_RXDMA_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QOS_DISINT_MASK              0x00000040U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QOS_DISINT_SHIFT             6
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QOS_DISINT_MSB               6
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QOS_DISINT_LSB               6
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QOS_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QOS_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QMGR_DISINT_MASK             0x00000020U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QMGR_DISINT_SHIFT            5
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QMGR_DISINT_MSB              5
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QMGR_DISINT_LSB              5
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QMGR_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_QMGR_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PBC_DISINT_MASK              0x00000010U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PBC_DISINT_SHIFT             4
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PBC_DISINT_MSB               4
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PBC_DISINT_LSB               4
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PBC_DISINT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PBC_DISINT_DEFAULT           0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_LDMA_DISINT_MASK             0x00000008U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_LDMA_DISINT_SHIFT            3
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_LDMA_DISINT_MSB              3
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_LDMA_DISINT_LSB              3
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_LDMA_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_LDMA_DISINT_DEFAULT          0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_EGRESS_DISINT_MASK           0x00000004U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_EGRESS_DISINT_SHIFT          2
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_EGRESS_DISINT_MSB            2
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_EGRESS_DISINT_LSB            2
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_EGRESS_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_EGRESS_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_1_DISINT_MASK            0x00000002U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_1_DISINT_SHIFT           1
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_1_DISINT_MSB             1
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_1_DISINT_LSB             1
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_1_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_1_DISINT_DEFAULT         0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_0_DISINT_MASK            0x00000001U
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_0_DISINT_SHIFT           0
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_0_DISINT_MSB             0
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_0_DISINT_LSB             0
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_0_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_INTERRUPT0_MASK_PCI_0_DISINT_DEFAULT         0x00000001U

/* field level defines for Device: QE  Register: pci_error0 */
#define SAND_HAL_QE_PCI_ERROR0_RETRY256_ABORT_MASK                   0x00010000U
#define SAND_HAL_QE_PCI_ERROR0_RETRY256_ABORT_SHIFT                  16
#define SAND_HAL_QE_PCI_ERROR0_RETRY256_ABORT_MSB                    16
#define SAND_HAL_QE_PCI_ERROR0_RETRY256_ABORT_LSB                    16
#define SAND_HAL_QE_PCI_ERROR0_RETRY256_ABORT_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR0_RETRY256_ABORT_DEFAULT                0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_DETECTED_PARITY_ERR_MASK              0x00008000U
#define SAND_HAL_QE_PCI_ERROR0_DETECTED_PARITY_ERR_SHIFT             15
#define SAND_HAL_QE_PCI_ERROR0_DETECTED_PARITY_ERR_MSB               15
#define SAND_HAL_QE_PCI_ERROR0_DETECTED_PARITY_ERR_LSB               15
#define SAND_HAL_QE_PCI_ERROR0_DETECTED_PARITY_ERR_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_ERROR0_DETECTED_PARITY_ERR_DEFAULT           0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_SYSTEM_ERR_MASK              0x00004000U
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_SYSTEM_ERR_SHIFT             14
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_SYSTEM_ERR_MSB               14
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_SYSTEM_ERR_LSB               14
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_SYSTEM_ERR_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_SYSTEM_ERR_DEFAULT           0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_MASTER_ABORT_MASK            0x00002000U
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_MASTER_ABORT_SHIFT           13
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_MASTER_ABORT_MSB             13
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_MASTER_ABORT_LSB             13
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_MASTER_ABORT_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_MASTER_ABORT_DEFAULT         0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_TARGET_ABORT_MASK            0x00001000U
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_TARGET_ABORT_SHIFT           12
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_TARGET_ABORT_MSB             12
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_TARGET_ABORT_LSB             12
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_TARGET_ABORT_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_ERROR0_RECEIVED_TARGET_ABORT_DEFAULT         0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_TARGET_ABORT_MASK            0x00000800U
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_TARGET_ABORT_SHIFT           11
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_TARGET_ABORT_MSB             11
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_TARGET_ABORT_LSB             11
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_TARGET_ABORT_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_ERROR0_SIGNALED_TARGET_ABORT_DEFAULT         0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_MASTER_DATA_PERR_MASK                 0x00000100U
#define SAND_HAL_QE_PCI_ERROR0_MASTER_DATA_PERR_SHIFT                8
#define SAND_HAL_QE_PCI_ERROR0_MASTER_DATA_PERR_MSB                  8
#define SAND_HAL_QE_PCI_ERROR0_MASTER_DATA_PERR_LSB                  8
#define SAND_HAL_QE_PCI_ERROR0_MASTER_DATA_PERR_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_ERROR0_MASTER_DATA_PERR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci_error0_mask */
#define SAND_HAL_QE_PCI_ERROR0_MASK_RETRY256_ABORT_DISINT_MASK       0x00010000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_RETRY256_ABORT_DISINT_SHIFT      16
#define SAND_HAL_QE_PCI_ERROR0_MASK_RETRY256_ABORT_DISINT_MSB        16
#define SAND_HAL_QE_PCI_ERROR0_MASK_RETRY256_ABORT_DISINT_LSB        16
#define SAND_HAL_QE_PCI_ERROR0_MASK_RETRY256_ABORT_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR0_MASK_RETRY256_ABORT_DISINT_DEFAULT    0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_DETECTED_PARITY_ERR_DISINT_MASK  0x00008000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_DETECTED_PARITY_ERR_DISINT_SHIFT 15
#define SAND_HAL_QE_PCI_ERROR0_MASK_DETECTED_PARITY_ERR_DISINT_MSB   15
#define SAND_HAL_QE_PCI_ERROR0_MASK_DETECTED_PARITY_ERR_DISINT_LSB   15
#define SAND_HAL_QE_PCI_ERROR0_MASK_DETECTED_PARITY_ERR_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR0_MASK_DETECTED_PARITY_ERR_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_SYSTEM_ERR_DISINT_MASK  0x00004000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_SYSTEM_ERR_DISINT_SHIFT 14
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_SYSTEM_ERR_DISINT_MSB   14
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_SYSTEM_ERR_DISINT_LSB   14
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_SYSTEM_ERR_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_SYSTEM_ERR_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_MASTER_ABORT_DISINT_MASK 0x00002000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_MASTER_ABORT_DISINT_SHIFT 13
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_MASTER_ABORT_DISINT_MSB 13
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_MASTER_ABORT_DISINT_LSB 13
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_MASTER_ABORT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_MASTER_ABORT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_TARGET_ABORT_DISINT_MASK 0x00001000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_TARGET_ABORT_DISINT_SHIFT 12
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_TARGET_ABORT_DISINT_MSB 12
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_TARGET_ABORT_DISINT_LSB 12
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_TARGET_ABORT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR0_MASK_RECEIVED_TARGET_ABORT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_TARGET_ABORT_DISINT_MASK 0x00000800U
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_TARGET_ABORT_DISINT_SHIFT 11
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_TARGET_ABORT_DISINT_MSB 11
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_TARGET_ABORT_DISINT_LSB 11
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_TARGET_ABORT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR0_MASK_SIGNALED_TARGET_ABORT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR0_MASK_MASTER_DATA_PERR_DISINT_MASK     0x00000100U
#define SAND_HAL_QE_PCI_ERROR0_MASK_MASTER_DATA_PERR_DISINT_SHIFT    8
#define SAND_HAL_QE_PCI_ERROR0_MASK_MASTER_DATA_PERR_DISINT_MSB      8
#define SAND_HAL_QE_PCI_ERROR0_MASK_MASTER_DATA_PERR_DISINT_LSB      8
#define SAND_HAL_QE_PCI_ERROR0_MASK_MASTER_DATA_PERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR0_MASK_MASTER_DATA_PERR_DISINT_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: pci_error1 */
#define SAND_HAL_QE_PCI_ERROR1_PCI_DROP_LARGE_PKT_CNT_MASK           0xff000000U
#define SAND_HAL_QE_PCI_ERROR1_PCI_DROP_LARGE_PKT_CNT_SHIFT          24
#define SAND_HAL_QE_PCI_ERROR1_PCI_DROP_LARGE_PKT_CNT_MSB            31
#define SAND_HAL_QE_PCI_ERROR1_PCI_DROP_LARGE_PKT_CNT_LSB            24
#define SAND_HAL_QE_PCI_ERROR1_PCI_DROP_LARGE_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_PCI_DROP_LARGE_PKT_CNT_DEFAULT        0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_EOP_MISSING_ERR_CNT_MASK              0x00f00000U
#define SAND_HAL_QE_PCI_ERROR1_EOP_MISSING_ERR_CNT_SHIFT             20
#define SAND_HAL_QE_PCI_ERROR1_EOP_MISSING_ERR_CNT_MSB               23
#define SAND_HAL_QE_PCI_ERROR1_EOP_MISSING_ERR_CNT_LSB               20
#define SAND_HAL_QE_PCI_ERROR1_EOP_MISSING_ERR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_EOP_MISSING_ERR_CNT_DEFAULT           0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_DATA_WITHOUT_SOP_CNT_MASK             0x000f0000U
#define SAND_HAL_QE_PCI_ERROR1_DATA_WITHOUT_SOP_CNT_SHIFT            16
#define SAND_HAL_QE_PCI_ERROR1_DATA_WITHOUT_SOP_CNT_MSB              19
#define SAND_HAL_QE_PCI_ERROR1_DATA_WITHOUT_SOP_CNT_LSB              16
#define SAND_HAL_QE_PCI_ERROR1_DATA_WITHOUT_SOP_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_DATA_WITHOUT_SOP_CNT_DEFAULT          0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_ZERO_LENGTH_CNT_MASK                  0x0000f000U
#define SAND_HAL_QE_PCI_ERROR1_ZERO_LENGTH_CNT_SHIFT                 12
#define SAND_HAL_QE_PCI_ERROR1_ZERO_LENGTH_CNT_MSB                   15
#define SAND_HAL_QE_PCI_ERROR1_ZERO_LENGTH_CNT_LSB                   12
#define SAND_HAL_QE_PCI_ERROR1_ZERO_LENGTH_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_ZERO_LENGTH_CNT_DEFAULT               0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_TXRING_UNDERFLOW_MASK                 0x00000200U
#define SAND_HAL_QE_PCI_ERROR1_TXRING_UNDERFLOW_SHIFT                9
#define SAND_HAL_QE_PCI_ERROR1_TXRING_UNDERFLOW_MSB                  9
#define SAND_HAL_QE_PCI_ERROR1_TXRING_UNDERFLOW_LSB                  9
#define SAND_HAL_QE_PCI_ERROR1_TXRING_UNDERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_TXRING_UNDERFLOW_DEFAULT              0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_TOO_MANY_QUEUE_STAT_INITIATIONS_MASK  0x00000100U
#define SAND_HAL_QE_PCI_ERROR1_TOO_MANY_QUEUE_STAT_INITIATIONS_SHIFT 8
#define SAND_HAL_QE_PCI_ERROR1_TOO_MANY_QUEUE_STAT_INITIATIONS_MSB   8
#define SAND_HAL_QE_PCI_ERROR1_TOO_MANY_QUEUE_STAT_INITIATIONS_LSB   8
#define SAND_HAL_QE_PCI_ERROR1_TOO_MANY_QUEUE_STAT_INITIATIONS_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_TOO_MANY_QUEUE_STAT_INITIATIONS_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_BAD_TXPTR_MASK                        0x00000080U
#define SAND_HAL_QE_PCI_ERROR1_BAD_TXPTR_SHIFT                       7
#define SAND_HAL_QE_PCI_ERROR1_BAD_TXPTR_MSB                         7
#define SAND_HAL_QE_PCI_ERROR1_BAD_TXPTR_LSB                         7
#define SAND_HAL_QE_PCI_ERROR1_BAD_TXPTR_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_BAD_TXPTR_DEFAULT                     0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_BAD_RINGPTR_MASK                      0x00000040U
#define SAND_HAL_QE_PCI_ERROR1_BAD_RINGPTR_SHIFT                     6
#define SAND_HAL_QE_PCI_ERROR1_BAD_RINGPTR_MSB                       6
#define SAND_HAL_QE_PCI_ERROR1_BAD_RINGPTR_LSB                       6
#define SAND_HAL_QE_PCI_ERROR1_BAD_RINGPTR_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_BAD_RINGPTR_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_UNDERFLOW_MASK             0x00000020U
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_UNDERFLOW_SHIFT            5
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_UNDERFLOW_MSB              5
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_UNDERFLOW_LSB              5
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_UNDERFLOW_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_UNDERFLOW_DEFAULT          0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_OVERFLOW_MASK              0x00000010U
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_OVERFLOW_SHIFT             4
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_OVERFLOW_MSB               4
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_OVERFLOW_LSB               4
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_OVERFLOW_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_RXBUF_FIFO_OVERFLOW_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pci_error1_mask */
#define SAND_HAL_QE_PCI_ERROR1_MASK_PCI_DROP_LARGE_PKT_CNT_DISINT_MASK 0xff000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_PCI_DROP_LARGE_PKT_CNT_DISINT_SHIFT 24
#define SAND_HAL_QE_PCI_ERROR1_MASK_PCI_DROP_LARGE_PKT_CNT_DISINT_MSB 31
#define SAND_HAL_QE_PCI_ERROR1_MASK_PCI_DROP_LARGE_PKT_CNT_DISINT_LSB 24
#define SAND_HAL_QE_PCI_ERROR1_MASK_PCI_DROP_LARGE_PKT_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_PCI_DROP_LARGE_PKT_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_MASK  0x00f00000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_SHIFT 20
#define SAND_HAL_QE_PCI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_MSB   23
#define SAND_HAL_QE_PCI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_LSB   20
#define SAND_HAL_QE_PCI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_MASK 0x000f0000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_SHIFT 16
#define SAND_HAL_QE_PCI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_MSB  19
#define SAND_HAL_QE_PCI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_LSB  16
#define SAND_HAL_QE_PCI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_ZERO_LENGTH_CNT_DISINT_MASK      0x0000f000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_ZERO_LENGTH_CNT_DISINT_SHIFT     12
#define SAND_HAL_QE_PCI_ERROR1_MASK_ZERO_LENGTH_CNT_DISINT_MSB       15
#define SAND_HAL_QE_PCI_ERROR1_MASK_ZERO_LENGTH_CNT_DISINT_LSB       12
#define SAND_HAL_QE_PCI_ERROR1_MASK_ZERO_LENGTH_CNT_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_ZERO_LENGTH_CNT_DISINT_DEFAULT   0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_TXRING_UNDERFLOW_DISINT_MASK     0x00000200U
#define SAND_HAL_QE_PCI_ERROR1_MASK_TXRING_UNDERFLOW_DISINT_SHIFT    9
#define SAND_HAL_QE_PCI_ERROR1_MASK_TXRING_UNDERFLOW_DISINT_MSB      9
#define SAND_HAL_QE_PCI_ERROR1_MASK_TXRING_UNDERFLOW_DISINT_LSB      9
#define SAND_HAL_QE_PCI_ERROR1_MASK_TXRING_UNDERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_TXRING_UNDERFLOW_DISINT_DEFAULT  0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_TOO_MANY_QUEUE_STAT_INITIATIONS_DISINT_MASK 0x00000100U
#define SAND_HAL_QE_PCI_ERROR1_MASK_TOO_MANY_QUEUE_STAT_INITIATIONS_DISINT_SHIFT 8
#define SAND_HAL_QE_PCI_ERROR1_MASK_TOO_MANY_QUEUE_STAT_INITIATIONS_DISINT_MSB 8
#define SAND_HAL_QE_PCI_ERROR1_MASK_TOO_MANY_QUEUE_STAT_INITIATIONS_DISINT_LSB 8
#define SAND_HAL_QE_PCI_ERROR1_MASK_TOO_MANY_QUEUE_STAT_INITIATIONS_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_TOO_MANY_QUEUE_STAT_INITIATIONS_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_TXPTR_DISINT_MASK            0x00000080U
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_TXPTR_DISINT_SHIFT           7
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_TXPTR_DISINT_MSB             7
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_TXPTR_DISINT_LSB             7
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_TXPTR_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_TXPTR_DISINT_DEFAULT         0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_RINGPTR_DISINT_MASK          0x00000040U
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_RINGPTR_DISINT_SHIFT         6
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_RINGPTR_DISINT_MSB           6
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_RINGPTR_DISINT_LSB           6
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_RINGPTR_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_BAD_RINGPTR_DISINT_DEFAULT       0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_UNDERFLOW_DISINT_MASK 0x00000020U
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_UNDERFLOW_DISINT_SHIFT 5
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_UNDERFLOW_DISINT_MSB  5
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_UNDERFLOW_DISINT_LSB  5
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_UNDERFLOW_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_UNDERFLOW_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_OVERFLOW_DISINT_MASK  0x00000010U
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_OVERFLOW_DISINT_SHIFT 4
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_OVERFLOW_DISINT_MSB   4
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_OVERFLOW_DISINT_LSB   4
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_OVERFLOW_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_ERROR1_MASK_RXBUF_FIFO_OVERFLOW_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_error */
#define SAND_HAL_QE_EGRESS_ERROR_CRC_ERROR_CNT_MASK                  0xff000000U
#define SAND_HAL_QE_EGRESS_ERROR_CRC_ERROR_CNT_SHIFT                 24
#define SAND_HAL_QE_EGRESS_ERROR_CRC_ERROR_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS_ERROR_CRC_ERROR_CNT_LSB                   24
#define SAND_HAL_QE_EGRESS_ERROR_CRC_ERROR_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_CRC_ERROR_CNT_DEFAULT               0x00000000U
#define SAND_HAL_QE_EGRESS_ERROR_HEC_PKT_DROP_CNT_MASK               0x00ff0000U
#define SAND_HAL_QE_EGRESS_ERROR_HEC_PKT_DROP_CNT_SHIFT              16
#define SAND_HAL_QE_EGRESS_ERROR_HEC_PKT_DROP_CNT_MSB                23
#define SAND_HAL_QE_EGRESS_ERROR_HEC_PKT_DROP_CNT_LSB                16
#define SAND_HAL_QE_EGRESS_ERROR_HEC_PKT_DROP_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_HEC_PKT_DROP_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_EGRESS_ERROR_OUT_OF_PAGES_MASK                   0x0000ff00U
#define SAND_HAL_QE_EGRESS_ERROR_OUT_OF_PAGES_SHIFT                  8
#define SAND_HAL_QE_EGRESS_ERROR_OUT_OF_PAGES_MSB                    15
#define SAND_HAL_QE_EGRESS_ERROR_OUT_OF_PAGES_LSB                    8
#define SAND_HAL_QE_EGRESS_ERROR_OUT_OF_PAGES_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_OUT_OF_PAGES_DEFAULT                0x00000000U
#define SAND_HAL_QE_EGRESS_ERROR_DROP_ILLEGAL_PORT_CNT_MASK          0x000000f0U
#define SAND_HAL_QE_EGRESS_ERROR_DROP_ILLEGAL_PORT_CNT_SHIFT         4
#define SAND_HAL_QE_EGRESS_ERROR_DROP_ILLEGAL_PORT_CNT_MSB           7
#define SAND_HAL_QE_EGRESS_ERROR_DROP_ILLEGAL_PORT_CNT_LSB           4
#define SAND_HAL_QE_EGRESS_ERROR_DROP_ILLEGAL_PORT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_DROP_ILLEGAL_PORT_CNT_DEFAULT       0x00000000U
#define SAND_HAL_QE_EGRESS_ERROR_DROP_MC_TYPE_ERR_CNT_MASK           0x0000000fU
#define SAND_HAL_QE_EGRESS_ERROR_DROP_MC_TYPE_ERR_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS_ERROR_DROP_MC_TYPE_ERR_CNT_MSB            3
#define SAND_HAL_QE_EGRESS_ERROR_DROP_MC_TYPE_ERR_CNT_LSB            0
#define SAND_HAL_QE_EGRESS_ERROR_DROP_MC_TYPE_ERR_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_DROP_MC_TYPE_ERR_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress_error_mask */
#define SAND_HAL_QE_EGRESS_ERROR_MASK_CRC_ERROR_CNT_DISINT_MASK      0xff000000U
#define SAND_HAL_QE_EGRESS_ERROR_MASK_CRC_ERROR_CNT_DISINT_SHIFT     24
#define SAND_HAL_QE_EGRESS_ERROR_MASK_CRC_ERROR_CNT_DISINT_MSB       31
#define SAND_HAL_QE_EGRESS_ERROR_MASK_CRC_ERROR_CNT_DISINT_LSB       24
#define SAND_HAL_QE_EGRESS_ERROR_MASK_CRC_ERROR_CNT_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_MASK_CRC_ERROR_CNT_DISINT_DEFAULT   0x00000000U
#define SAND_HAL_QE_EGRESS_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_MASK   0x00ff0000U
#define SAND_HAL_QE_EGRESS_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_SHIFT  16
#define SAND_HAL_QE_EGRESS_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_MSB    23
#define SAND_HAL_QE_EGRESS_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_LSB    16
#define SAND_HAL_QE_EGRESS_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ERROR_MASK_OUT_OF_PAGES_DISINT_MASK       0x0000ff00U
#define SAND_HAL_QE_EGRESS_ERROR_MASK_OUT_OF_PAGES_DISINT_SHIFT      8
#define SAND_HAL_QE_EGRESS_ERROR_MASK_OUT_OF_PAGES_DISINT_MSB        15
#define SAND_HAL_QE_EGRESS_ERROR_MASK_OUT_OF_PAGES_DISINT_LSB        8
#define SAND_HAL_QE_EGRESS_ERROR_MASK_OUT_OF_PAGES_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_MASK_OUT_OF_PAGES_DISINT_DEFAULT    0x00000000U
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_ILLEGAL_PORT_CNT_DISINT_MASK 0x000000f0U
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_ILLEGAL_PORT_CNT_DISINT_SHIFT 4
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_ILLEGAL_PORT_CNT_DISINT_MSB 7
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_ILLEGAL_PORT_CNT_DISINT_LSB 4
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_ILLEGAL_PORT_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_ILLEGAL_PORT_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_MC_TYPE_ERR_CNT_DISINT_MASK 0x0000000fU
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_MC_TYPE_ERR_CNT_DISINT_SHIFT 0
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_MC_TYPE_ERR_CNT_DISINT_MSB 3
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_MC_TYPE_ERR_CNT_DISINT_LSB 0
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_MC_TYPE_ERR_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ERROR_MASK_DROP_MC_TYPE_ERR_CNT_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: ldma_error */
#define SAND_HAL_QE_LDMA_ERROR_CRC_ERR_CNT_MASK                      0x0000ff00U
#define SAND_HAL_QE_LDMA_ERROR_CRC_ERR_CNT_SHIFT                     8
#define SAND_HAL_QE_LDMA_ERROR_CRC_ERR_CNT_MSB                       15
#define SAND_HAL_QE_LDMA_ERROR_CRC_ERR_CNT_LSB                       8
#define SAND_HAL_QE_LDMA_ERROR_CRC_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_LDMA_ERROR_CRC_ERR_CNT_DEFAULT                   0x00000000U
#define SAND_HAL_QE_LDMA_ERROR_PKT_DROP_ECC_ERR_MASK                 0x000000ffU
#define SAND_HAL_QE_LDMA_ERROR_PKT_DROP_ECC_ERR_SHIFT                0
#define SAND_HAL_QE_LDMA_ERROR_PKT_DROP_ECC_ERR_MSB                  7
#define SAND_HAL_QE_LDMA_ERROR_PKT_DROP_ECC_ERR_LSB                  0
#define SAND_HAL_QE_LDMA_ERROR_PKT_DROP_ECC_ERR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_LDMA_ERROR_PKT_DROP_ECC_ERR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: ldma_error_mask */
#define SAND_HAL_QE_LDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_MASK          0x0000ff00U
#define SAND_HAL_QE_LDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_QE_LDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_QE_LDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_QE_LDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_DEFAULT       0x00000000U
#define SAND_HAL_QE_LDMA_ERROR_MASK_PKT_DROP_ECC_ERR_DISINT_MASK     0x000000ffU
#define SAND_HAL_QE_LDMA_ERROR_MASK_PKT_DROP_ECC_ERR_DISINT_SHIFT    0
#define SAND_HAL_QE_LDMA_ERROR_MASK_PKT_DROP_ECC_ERR_DISINT_MSB      7
#define SAND_HAL_QE_LDMA_ERROR_MASK_PKT_DROP_ECC_ERR_DISINT_LSB      0
#define SAND_HAL_QE_LDMA_ERROR_MASK_PKT_DROP_ECC_ERR_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_ERROR_MASK_PKT_DROP_ECC_ERR_DISINT_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: pbc_error */
#define SAND_HAL_QE_PBC_ERROR_WRITE_BUFFER_OVERFLOW_MASK             0x00000001U
#define SAND_HAL_QE_PBC_ERROR_WRITE_BUFFER_OVERFLOW_SHIFT            0
#define SAND_HAL_QE_PBC_ERROR_WRITE_BUFFER_OVERFLOW_MSB              0
#define SAND_HAL_QE_PBC_ERROR_WRITE_BUFFER_OVERFLOW_LSB              0
#define SAND_HAL_QE_PBC_ERROR_WRITE_BUFFER_OVERFLOW_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PBC_ERROR_WRITE_BUFFER_OVERFLOW_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pbc_error_mask */
#define SAND_HAL_QE_PBC_ERROR_MASK_WRITE_BUFFER_OVERFLOW_DISINT_MASK 0x00000001U
#define SAND_HAL_QE_PBC_ERROR_MASK_WRITE_BUFFER_OVERFLOW_DISINT_SHIFT 0
#define SAND_HAL_QE_PBC_ERROR_MASK_WRITE_BUFFER_OVERFLOW_DISINT_MSB  0
#define SAND_HAL_QE_PBC_ERROR_MASK_WRITE_BUFFER_OVERFLOW_DISINT_LSB  0
#define SAND_HAL_QE_PBC_ERROR_MASK_WRITE_BUFFER_OVERFLOW_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_ERROR_MASK_WRITE_BUFFER_OVERFLOW_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pl3_error1 */
#define SAND_HAL_QE_PL3_ERROR1_TX_OVERFLOW_CNT_MASK                  0xff000000U
#define SAND_HAL_QE_PL3_ERROR1_TX_OVERFLOW_CNT_SHIFT                 24
#define SAND_HAL_QE_PL3_ERROR1_TX_OVERFLOW_CNT_MSB                   31
#define SAND_HAL_QE_PL3_ERROR1_TX_OVERFLOW_CNT_LSB                   24
#define SAND_HAL_QE_PL3_ERROR1_TX_OVERFLOW_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR1_TX_OVERFLOW_CNT_DEFAULT               0x00000000U
#define SAND_HAL_QE_PL3_ERROR1_TPRTY_ERR_CNT_MASK                    0x00ff0000U
#define SAND_HAL_QE_PL3_ERROR1_TPRTY_ERR_CNT_SHIFT                   16
#define SAND_HAL_QE_PL3_ERROR1_TPRTY_ERR_CNT_MSB                     23
#define SAND_HAL_QE_PL3_ERROR1_TPRTY_ERR_CNT_LSB                     16
#define SAND_HAL_QE_PL3_ERROR1_TPRTY_ERR_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR1_TPRTY_ERR_CNT_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PL3_ERROR1_TERR_VIOL_CNT_MASK                    0x0000ff00U
#define SAND_HAL_QE_PL3_ERROR1_TERR_VIOL_CNT_SHIFT                   8
#define SAND_HAL_QE_PL3_ERROR1_TERR_VIOL_CNT_MSB                     15
#define SAND_HAL_QE_PL3_ERROR1_TERR_VIOL_CNT_LSB                     8
#define SAND_HAL_QE_PL3_ERROR1_TERR_VIOL_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR1_TERR_VIOL_CNT_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PL3_ERROR1_TMOD_VIOL_CNT_MASK                    0x000000ffU
#define SAND_HAL_QE_PL3_ERROR1_TMOD_VIOL_CNT_SHIFT                   0
#define SAND_HAL_QE_PL3_ERROR1_TMOD_VIOL_CNT_MSB                     7
#define SAND_HAL_QE_PL3_ERROR1_TMOD_VIOL_CNT_LSB                     0
#define SAND_HAL_QE_PL3_ERROR1_TMOD_VIOL_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR1_TMOD_VIOL_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: pl3_error1_mask */
#define SAND_HAL_QE_PL3_ERROR1_MASK_TX_OVERFLOW_CNT_DISINT_MASK      0xff000000U
#define SAND_HAL_QE_PL3_ERROR1_MASK_TX_OVERFLOW_CNT_DISINT_SHIFT     24
#define SAND_HAL_QE_PL3_ERROR1_MASK_TX_OVERFLOW_CNT_DISINT_MSB       31
#define SAND_HAL_QE_PL3_ERROR1_MASK_TX_OVERFLOW_CNT_DISINT_LSB       24
#define SAND_HAL_QE_PL3_ERROR1_MASK_TX_OVERFLOW_CNT_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR1_MASK_TX_OVERFLOW_CNT_DISINT_DEFAULT   0x00000000U
#define SAND_HAL_QE_PL3_ERROR1_MASK_TPRTY_ERR_CNT_DISINT_MASK        0x00ff0000U
#define SAND_HAL_QE_PL3_ERROR1_MASK_TPRTY_ERR_CNT_DISINT_SHIFT       16
#define SAND_HAL_QE_PL3_ERROR1_MASK_TPRTY_ERR_CNT_DISINT_MSB         23
#define SAND_HAL_QE_PL3_ERROR1_MASK_TPRTY_ERR_CNT_DISINT_LSB         16
#define SAND_HAL_QE_PL3_ERROR1_MASK_TPRTY_ERR_CNT_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR1_MASK_TPRTY_ERR_CNT_DISINT_DEFAULT     0x00000000U
#define SAND_HAL_QE_PL3_ERROR1_MASK_TERR_VIOL_CNT_DISINT_MASK        0x0000ff00U
#define SAND_HAL_QE_PL3_ERROR1_MASK_TERR_VIOL_CNT_DISINT_SHIFT       8
#define SAND_HAL_QE_PL3_ERROR1_MASK_TERR_VIOL_CNT_DISINT_MSB         15
#define SAND_HAL_QE_PL3_ERROR1_MASK_TERR_VIOL_CNT_DISINT_LSB         8
#define SAND_HAL_QE_PL3_ERROR1_MASK_TERR_VIOL_CNT_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR1_MASK_TERR_VIOL_CNT_DISINT_DEFAULT     0x00000000U
#define SAND_HAL_QE_PL3_ERROR1_MASK_TMOD_VIOL_CNT_DISINT_MASK        0x000000ffU
#define SAND_HAL_QE_PL3_ERROR1_MASK_TMOD_VIOL_CNT_DISINT_SHIFT       0
#define SAND_HAL_QE_PL3_ERROR1_MASK_TMOD_VIOL_CNT_DISINT_MSB         7
#define SAND_HAL_QE_PL3_ERROR1_MASK_TMOD_VIOL_CNT_DISINT_LSB         0
#define SAND_HAL_QE_PL3_ERROR1_MASK_TMOD_VIOL_CNT_DISINT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR1_MASK_TMOD_VIOL_CNT_DISINT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: pl3_error2 */
#define SAND_HAL_QE_PL3_ERROR2_DATA_WITHOUT_SOP_ERR_CNT_MASK         0xff000000U
#define SAND_HAL_QE_PL3_ERROR2_DATA_WITHOUT_SOP_ERR_CNT_SHIFT        24
#define SAND_HAL_QE_PL3_ERROR2_DATA_WITHOUT_SOP_ERR_CNT_MSB          31
#define SAND_HAL_QE_PL3_ERROR2_DATA_WITHOUT_SOP_ERR_CNT_LSB          24
#define SAND_HAL_QE_PL3_ERROR2_DATA_WITHOUT_SOP_ERR_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR2_DATA_WITHOUT_SOP_ERR_CNT_DEFAULT      0x00000000U
#define SAND_HAL_QE_PL3_ERROR2_EOP_MISSING_ERR_CNT_MASK              0x00ff0000U
#define SAND_HAL_QE_PL3_ERROR2_EOP_MISSING_ERR_CNT_SHIFT             16
#define SAND_HAL_QE_PL3_ERROR2_EOP_MISSING_ERR_CNT_MSB               23
#define SAND_HAL_QE_PL3_ERROR2_EOP_MISSING_ERR_CNT_LSB               16
#define SAND_HAL_QE_PL3_ERROR2_EOP_MISSING_ERR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR2_EOP_MISSING_ERR_CNT_DEFAULT           0x00000000U
#define SAND_HAL_QE_PL3_ERROR2_LDMA_ERR_CNT_MASK                     0x0000ff00U
#define SAND_HAL_QE_PL3_ERROR2_LDMA_ERR_CNT_SHIFT                    8
#define SAND_HAL_QE_PL3_ERROR2_LDMA_ERR_CNT_MSB                      15
#define SAND_HAL_QE_PL3_ERROR2_LDMA_ERR_CNT_LSB                      8
#define SAND_HAL_QE_PL3_ERROR2_LDMA_ERR_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR2_LDMA_ERR_CNT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_PL3_ERROR2_TERR_CNT_MASK                         0x000000ffU
#define SAND_HAL_QE_PL3_ERROR2_TERR_CNT_SHIFT                        0
#define SAND_HAL_QE_PL3_ERROR2_TERR_CNT_MSB                          7
#define SAND_HAL_QE_PL3_ERROR2_TERR_CNT_LSB                          0
#define SAND_HAL_QE_PL3_ERROR2_TERR_CNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR2_TERR_CNT_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: pl3_error2_mask */
#define SAND_HAL_QE_PL3_ERROR2_MASK_DATA_WITHOUT_SOP_ERR_CNT_DISINT_MASK 0xff000000U
#define SAND_HAL_QE_PL3_ERROR2_MASK_DATA_WITHOUT_SOP_ERR_CNT_DISINT_SHIFT 24
#define SAND_HAL_QE_PL3_ERROR2_MASK_DATA_WITHOUT_SOP_ERR_CNT_DISINT_MSB 31
#define SAND_HAL_QE_PL3_ERROR2_MASK_DATA_WITHOUT_SOP_ERR_CNT_DISINT_LSB 24
#define SAND_HAL_QE_PL3_ERROR2_MASK_DATA_WITHOUT_SOP_ERR_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR2_MASK_DATA_WITHOUT_SOP_ERR_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PL3_ERROR2_MASK_EOP_MISSING_ERR_CNT_DISINT_MASK  0x00ff0000U
#define SAND_HAL_QE_PL3_ERROR2_MASK_EOP_MISSING_ERR_CNT_DISINT_SHIFT 16
#define SAND_HAL_QE_PL3_ERROR2_MASK_EOP_MISSING_ERR_CNT_DISINT_MSB   23
#define SAND_HAL_QE_PL3_ERROR2_MASK_EOP_MISSING_ERR_CNT_DISINT_LSB   16
#define SAND_HAL_QE_PL3_ERROR2_MASK_EOP_MISSING_ERR_CNT_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR2_MASK_EOP_MISSING_ERR_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_PL3_ERROR2_MASK_LDMA_ERR_CNT_DISINT_MASK         0x0000ff00U
#define SAND_HAL_QE_PL3_ERROR2_MASK_LDMA_ERR_CNT_DISINT_SHIFT        8
#define SAND_HAL_QE_PL3_ERROR2_MASK_LDMA_ERR_CNT_DISINT_MSB          15
#define SAND_HAL_QE_PL3_ERROR2_MASK_LDMA_ERR_CNT_DISINT_LSB          8
#define SAND_HAL_QE_PL3_ERROR2_MASK_LDMA_ERR_CNT_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR2_MASK_LDMA_ERR_CNT_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_PL3_ERROR2_MASK_TERR_CNT_DISINT_MASK             0x000000ffU
#define SAND_HAL_QE_PL3_ERROR2_MASK_TERR_CNT_DISINT_SHIFT            0
#define SAND_HAL_QE_PL3_ERROR2_MASK_TERR_CNT_DISINT_MSB              7
#define SAND_HAL_QE_PL3_ERROR2_MASK_TERR_CNT_DISINT_LSB              0
#define SAND_HAL_QE_PL3_ERROR2_MASK_TERR_CNT_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR2_MASK_TERR_CNT_DISINT_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pl3_error3 */
#define SAND_HAL_QE_PL3_ERROR3_PL3_DROP_LARGE_PKT_CNT_MASK           0x000000ffU
#define SAND_HAL_QE_PL3_ERROR3_PL3_DROP_LARGE_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_PL3_ERROR3_PL3_DROP_LARGE_PKT_CNT_MSB            7
#define SAND_HAL_QE_PL3_ERROR3_PL3_DROP_LARGE_PKT_CNT_LSB            0
#define SAND_HAL_QE_PL3_ERROR3_PL3_DROP_LARGE_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR3_PL3_DROP_LARGE_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: pl3_error3_mask */
#define SAND_HAL_QE_PL3_ERROR3_MASK_PL3_DROP_LARGE_PKT_CNT_DISINT_MASK 0x000000ffU
#define SAND_HAL_QE_PL3_ERROR3_MASK_PL3_DROP_LARGE_PKT_CNT_DISINT_SHIFT 0
#define SAND_HAL_QE_PL3_ERROR3_MASK_PL3_DROP_LARGE_PKT_CNT_DISINT_MSB 7
#define SAND_HAL_QE_PL3_ERROR3_MASK_PL3_DROP_LARGE_PKT_CNT_DISINT_LSB 0
#define SAND_HAL_QE_PL3_ERROR3_MASK_PL3_DROP_LARGE_PKT_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_ERROR3_MASK_PL3_DROP_LARGE_PKT_CNT_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_error1 */
#define SAND_HAL_QE_QMGR_ERROR1_QOS_DEQ_INVALID_Q_MASK               0xff000000U
#define SAND_HAL_QE_QMGR_ERROR1_QOS_DEQ_INVALID_Q_SHIFT              24
#define SAND_HAL_QE_QMGR_ERROR1_QOS_DEQ_INVALID_Q_MSB                31
#define SAND_HAL_QE_QMGR_ERROR1_QOS_DEQ_INVALID_Q_LSB                24
#define SAND_HAL_QE_QMGR_ERROR1_QOS_DEQ_INVALID_Q_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR1_QOS_DEQ_INVALID_Q_DEFAULT            0x00000000U
#define SAND_HAL_QE_QMGR_ERROR1_LDMA_DEQ_INVALID_Q_MASK              0x00ff0000U
#define SAND_HAL_QE_QMGR_ERROR1_LDMA_DEQ_INVALID_Q_SHIFT             16
#define SAND_HAL_QE_QMGR_ERROR1_LDMA_DEQ_INVALID_Q_MSB               23
#define SAND_HAL_QE_QMGR_ERROR1_LDMA_DEQ_INVALID_Q_LSB               16
#define SAND_HAL_QE_QMGR_ERROR1_LDMA_DEQ_INVALID_Q_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR1_LDMA_DEQ_INVALID_Q_DEFAULT           0x00000000U
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_INVALID_Q_MASK                   0x0000ff00U
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_INVALID_Q_SHIFT                  8
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_INVALID_Q_MSB                    15
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_INVALID_Q_LSB                    8
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_INVALID_Q_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_INVALID_Q_DEFAULT                0x00000000U
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_DONE_INVALID_Q_MASK              0x000000ffU
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_DONE_INVALID_Q_SHIFT             0
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_DONE_INVALID_Q_MSB               7
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_DONE_INVALID_Q_LSB               0
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_DONE_INVALID_Q_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR1_ENQ_DONE_INVALID_Q_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: qmgr_error1_mask */
#define SAND_HAL_QE_QMGR_ERROR1_MASK_QOS_DEQ_INVALID_Q_DISINT_MASK   0xff000000U
#define SAND_HAL_QE_QMGR_ERROR1_MASK_QOS_DEQ_INVALID_Q_DISINT_SHIFT  24
#define SAND_HAL_QE_QMGR_ERROR1_MASK_QOS_DEQ_INVALID_Q_DISINT_MSB    31
#define SAND_HAL_QE_QMGR_ERROR1_MASK_QOS_DEQ_INVALID_Q_DISINT_LSB    24
#define SAND_HAL_QE_QMGR_ERROR1_MASK_QOS_DEQ_INVALID_Q_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR1_MASK_QOS_DEQ_INVALID_Q_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_ERROR1_MASK_LDMA_DEQ_INVALID_Q_DISINT_MASK  0x00ff0000U
#define SAND_HAL_QE_QMGR_ERROR1_MASK_LDMA_DEQ_INVALID_Q_DISINT_SHIFT 16
#define SAND_HAL_QE_QMGR_ERROR1_MASK_LDMA_DEQ_INVALID_Q_DISINT_MSB   23
#define SAND_HAL_QE_QMGR_ERROR1_MASK_LDMA_DEQ_INVALID_Q_DISINT_LSB   16
#define SAND_HAL_QE_QMGR_ERROR1_MASK_LDMA_DEQ_INVALID_Q_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR1_MASK_LDMA_DEQ_INVALID_Q_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_INVALID_Q_DISINT_MASK       0x0000ff00U
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_INVALID_Q_DISINT_SHIFT      8
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_INVALID_Q_DISINT_MSB        15
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_INVALID_Q_DISINT_LSB        8
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_INVALID_Q_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_INVALID_Q_DISINT_DEFAULT    0x00000000U
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_DONE_INVALID_Q_DISINT_MASK  0x000000ffU
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_DONE_INVALID_Q_DISINT_SHIFT 0
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_DONE_INVALID_Q_DISINT_MSB   7
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_DONE_INVALID_Q_DISINT_LSB   0
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_DONE_INVALID_Q_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR1_MASK_ENQ_DONE_INVALID_Q_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_error2 */
#define SAND_HAL_QE_QMGR_ERROR2_QUEUE_OVERFLOW_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_QMGR_ERROR2_QUEUE_OVERFLOW_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_QMGR_ERROR2_QUEUE_OVERFLOW_PKT_CNT_MSB           31
#define SAND_HAL_QE_QMGR_ERROR2_QUEUE_OVERFLOW_PKT_CNT_LSB           0
#define SAND_HAL_QE_QMGR_ERROR2_QUEUE_OVERFLOW_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR2_QUEUE_OVERFLOW_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: qmgr_error2_mask */
#define SAND_HAL_QE_QMGR_ERROR2_MASK_QUEUE_OVERFLOW_PKT_CNT_DISINT_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_ERROR2_MASK_QUEUE_OVERFLOW_PKT_CNT_DISINT_SHIFT 0
#define SAND_HAL_QE_QMGR_ERROR2_MASK_QUEUE_OVERFLOW_PKT_CNT_DISINT_MSB 31
#define SAND_HAL_QE_QMGR_ERROR2_MASK_QUEUE_OVERFLOW_PKT_CNT_DISINT_LSB 0
#define SAND_HAL_QE_QMGR_ERROR2_MASK_QUEUE_OVERFLOW_PKT_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR2_MASK_QUEUE_OVERFLOW_PKT_CNT_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_error3 */
#define SAND_HAL_QE_QMGR_ERROR3_DELETE_QUEUE_ERROR_CNT_MASK          0x00000f00U
#define SAND_HAL_QE_QMGR_ERROR3_DELETE_QUEUE_ERROR_CNT_SHIFT         8
#define SAND_HAL_QE_QMGR_ERROR3_DELETE_QUEUE_ERROR_CNT_MSB           11
#define SAND_HAL_QE_QMGR_ERROR3_DELETE_QUEUE_ERROR_CNT_LSB           8
#define SAND_HAL_QE_QMGR_ERROR3_DELETE_QUEUE_ERROR_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR3_DELETE_QUEUE_ERROR_CNT_DEFAULT       0x00000000U
#define SAND_HAL_QE_QMGR_ERROR3_ADD_QUEUE_ERROR_CNT_MASK             0x000000f0U
#define SAND_HAL_QE_QMGR_ERROR3_ADD_QUEUE_ERROR_CNT_SHIFT            4
#define SAND_HAL_QE_QMGR_ERROR3_ADD_QUEUE_ERROR_CNT_MSB              7
#define SAND_HAL_QE_QMGR_ERROR3_ADD_QUEUE_ERROR_CNT_LSB              4
#define SAND_HAL_QE_QMGR_ERROR3_ADD_QUEUE_ERROR_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR3_ADD_QUEUE_ERROR_CNT_DEFAULT          0x00000000U
#define SAND_HAL_QE_QMGR_ERROR3_PAGE_AGED_CNT_MASK                   0x0000000fU
#define SAND_HAL_QE_QMGR_ERROR3_PAGE_AGED_CNT_SHIFT                  0
#define SAND_HAL_QE_QMGR_ERROR3_PAGE_AGED_CNT_MSB                    3
#define SAND_HAL_QE_QMGR_ERROR3_PAGE_AGED_CNT_LSB                    0
#define SAND_HAL_QE_QMGR_ERROR3_PAGE_AGED_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR3_PAGE_AGED_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: qmgr_error3_mask */
#define SAND_HAL_QE_QMGR_ERROR3_MASK_DELETE_QUEUE_ERROR_CNT_DISINT_MASK 0x00000f00U
#define SAND_HAL_QE_QMGR_ERROR3_MASK_DELETE_QUEUE_ERROR_CNT_DISINT_SHIFT 8
#define SAND_HAL_QE_QMGR_ERROR3_MASK_DELETE_QUEUE_ERROR_CNT_DISINT_MSB 11
#define SAND_HAL_QE_QMGR_ERROR3_MASK_DELETE_QUEUE_ERROR_CNT_DISINT_LSB 8
#define SAND_HAL_QE_QMGR_ERROR3_MASK_DELETE_QUEUE_ERROR_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR3_MASK_DELETE_QUEUE_ERROR_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_ERROR3_MASK_ADD_QUEUE_ERROR_CNT_DISINT_MASK 0x000000f0U
#define SAND_HAL_QE_QMGR_ERROR3_MASK_ADD_QUEUE_ERROR_CNT_DISINT_SHIFT 4
#define SAND_HAL_QE_QMGR_ERROR3_MASK_ADD_QUEUE_ERROR_CNT_DISINT_MSB  7
#define SAND_HAL_QE_QMGR_ERROR3_MASK_ADD_QUEUE_ERROR_CNT_DISINT_LSB  4
#define SAND_HAL_QE_QMGR_ERROR3_MASK_ADD_QUEUE_ERROR_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR3_MASK_ADD_QUEUE_ERROR_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_ERROR3_MASK_PAGE_AGED_CNT_DISINT_MASK       0x0000000fU
#define SAND_HAL_QE_QMGR_ERROR3_MASK_PAGE_AGED_CNT_DISINT_SHIFT      0
#define SAND_HAL_QE_QMGR_ERROR3_MASK_PAGE_AGED_CNT_DISINT_MSB        3
#define SAND_HAL_QE_QMGR_ERROR3_MASK_PAGE_AGED_CNT_DISINT_LSB        0
#define SAND_HAL_QE_QMGR_ERROR3_MASK_PAGE_AGED_CNT_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_ERROR3_MASK_PAGE_AGED_CNT_DISINT_DEFAULT    0x00000000U

/* field level defines for Device: QE  Register: qos_error */
#define SAND_HAL_QE_QOS_ERROR_PU_FIFO_OVERFLOW_MASK                  0x00000001U
#define SAND_HAL_QE_QOS_ERROR_PU_FIFO_OVERFLOW_SHIFT                 0
#define SAND_HAL_QE_QOS_ERROR_PU_FIFO_OVERFLOW_MSB                   0
#define SAND_HAL_QE_QOS_ERROR_PU_FIFO_OVERFLOW_LSB                   0
#define SAND_HAL_QE_QOS_ERROR_PU_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QOS_ERROR_PU_FIFO_OVERFLOW_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: qos_error_mask */
#define SAND_HAL_QE_QOS_ERROR_MASK_PU_FIFO_OVERFLOW_DISINT_MASK      0x00000001U
#define SAND_HAL_QE_QOS_ERROR_MASK_PU_FIFO_OVERFLOW_DISINT_SHIFT     0
#define SAND_HAL_QE_QOS_ERROR_MASK_PU_FIFO_OVERFLOW_DISINT_MSB       0
#define SAND_HAL_QE_QOS_ERROR_MASK_PU_FIFO_OVERFLOW_DISINT_LSB       0
#define SAND_HAL_QE_QOS_ERROR_MASK_PU_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QOS_ERROR_MASK_PU_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: rxdma_error */
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_FRAME_SIZE_ERR_MASK             0x00000008U
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_FRAME_SIZE_ERR_SHIFT            3
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_FRAME_SIZE_ERR_MSB              3
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_FRAME_SIZE_ERR_LSB              3
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_FRAME_SIZE_ERR_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_FRAME_SIZE_ERR_DEFAULT          0x00000000U
#define SAND_HAL_QE_RXDMA_ERROR_PCI_FRAME_SIZE_ERR_MASK              0x00000004U
#define SAND_HAL_QE_RXDMA_ERROR_PCI_FRAME_SIZE_ERR_SHIFT             2
#define SAND_HAL_QE_RXDMA_ERROR_PCI_FRAME_SIZE_ERR_MSB               2
#define SAND_HAL_QE_RXDMA_ERROR_PCI_FRAME_SIZE_ERR_LSB               2
#define SAND_HAL_QE_RXDMA_ERROR_PCI_FRAME_SIZE_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_ERROR_PCI_FRAME_SIZE_ERR_DEFAULT           0x00000000U
#define SAND_HAL_QE_RXDMA_ERROR_PL3_FRAME_SIZE_ERR_MASK              0x00000002U
#define SAND_HAL_QE_RXDMA_ERROR_PL3_FRAME_SIZE_ERR_SHIFT             1
#define SAND_HAL_QE_RXDMA_ERROR_PL3_FRAME_SIZE_ERR_MSB               1
#define SAND_HAL_QE_RXDMA_ERROR_PL3_FRAME_SIZE_ERR_LSB               1
#define SAND_HAL_QE_RXDMA_ERROR_PL3_FRAME_SIZE_ERR_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_ERROR_PL3_FRAME_SIZE_ERR_DEFAULT           0x00000000U
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_DATA_FIFO_OVERFLOW_MASK         0x00000001U
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_DATA_FIFO_OVERFLOW_SHIFT        0
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_DATA_FIFO_OVERFLOW_MSB          0
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_DATA_FIFO_OVERFLOW_LSB          0
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_DATA_FIFO_OVERFLOW_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_ERROR_SPI4_DATA_FIFO_OVERFLOW_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: rxdma_error_mask */
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_FRAME_SIZE_ERR_DISINT_MASK 0x00000008U
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_FRAME_SIZE_ERR_DISINT_SHIFT 3
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_FRAME_SIZE_ERR_DISINT_MSB  3
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_FRAME_SIZE_ERR_DISINT_LSB  3
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_FRAME_SIZE_ERR_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_FRAME_SIZE_ERR_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PCI_FRAME_SIZE_ERR_DISINT_MASK  0x00000004U
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PCI_FRAME_SIZE_ERR_DISINT_SHIFT 2
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PCI_FRAME_SIZE_ERR_DISINT_MSB   2
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PCI_FRAME_SIZE_ERR_DISINT_LSB   2
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PCI_FRAME_SIZE_ERR_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PCI_FRAME_SIZE_ERR_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PL3_FRAME_SIZE_ERR_DISINT_MASK  0x00000002U
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PL3_FRAME_SIZE_ERR_DISINT_SHIFT 1
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PL3_FRAME_SIZE_ERR_DISINT_MSB   1
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PL3_FRAME_SIZE_ERR_DISINT_LSB   1
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PL3_FRAME_SIZE_ERR_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_ERROR_MASK_PL3_FRAME_SIZE_ERR_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_DATA_FIFO_OVERFLOW_DISINT_MASK 0x00000001U
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_DATA_FIFO_OVERFLOW_DISINT_SHIFT 0
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_DATA_FIFO_OVERFLOW_DISINT_MSB 0
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_DATA_FIFO_OVERFLOW_DISINT_LSB 0
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_DATA_FIFO_OVERFLOW_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_ERROR_MASK_SPI4_DATA_FIFO_OVERFLOW_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: sci_error */
#define SAND_HAL_QE_SCI_ERROR_SOT_ERROR_CNT_MASK                     0xff000000U
#define SAND_HAL_QE_SCI_ERROR_SOT_ERROR_CNT_SHIFT                    24
#define SAND_HAL_QE_SCI_ERROR_SOT_ERROR_CNT_MSB                      31
#define SAND_HAL_QE_SCI_ERROR_SOT_ERROR_CNT_LSB                      24
#define SAND_HAL_QE_SCI_ERROR_SOT_ERROR_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_SOT_ERROR_CNT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SCI_ERROR_SOT_WATCHDOG_TIMEOUT_MASK              0x00100000U
#define SAND_HAL_QE_SCI_ERROR_SOT_WATCHDOG_TIMEOUT_SHIFT             20
#define SAND_HAL_QE_SCI_ERROR_SOT_WATCHDOG_TIMEOUT_MSB               20
#define SAND_HAL_QE_SCI_ERROR_SOT_WATCHDOG_TIMEOUT_LSB               20
#define SAND_HAL_QE_SCI_ERROR_SOT_WATCHDOG_TIMEOUT_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_SOT_WATCHDOG_TIMEOUT_DEFAULT           0x00000000U
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_CTL_MASK             0x00080000U
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_CTL_SHIFT            19
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_CTL_MSB              19
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_CTL_LSB              19
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_CTL_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_CTL_DEFAULT          0x00000000U
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_DAT_MASK             0x00040000U
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_DAT_SHIFT            18
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_DAT_MSB              18
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_DAT_LSB              18
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_DAT_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_AUTO_SWITCH_EVENT_DAT_DEFAULT          0x00000000U
#define SAND_HAL_QE_SCI_ERROR_INVALID_PACK_ERROR_MASK                0x00020000U
#define SAND_HAL_QE_SCI_ERROR_INVALID_PACK_ERROR_SHIFT               17
#define SAND_HAL_QE_SCI_ERROR_INVALID_PACK_ERROR_MSB                 17
#define SAND_HAL_QE_SCI_ERROR_INVALID_PACK_ERROR_LSB                 17
#define SAND_HAL_QE_SCI_ERROR_INVALID_PACK_ERROR_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_INVALID_PACK_ERROR_DEFAULT             0x00000000U
#define SAND_HAL_QE_SCI_ERROR_EARLY_SOT_ERROR_MASK                   0x00010000U
#define SAND_HAL_QE_SCI_ERROR_EARLY_SOT_ERROR_SHIFT                  16
#define SAND_HAL_QE_SCI_ERROR_EARLY_SOT_ERROR_MSB                    16
#define SAND_HAL_QE_SCI_ERROR_EARLY_SOT_ERROR_LSB                    16
#define SAND_HAL_QE_SCI_ERROR_EARLY_SOT_ERROR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_EARLY_SOT_ERROR_DEFAULT                0x00000000U
#define SAND_HAL_QE_SCI_ERROR_BIP8_ERR_CNT_MASK                      0x0000ffffU
#define SAND_HAL_QE_SCI_ERROR_BIP8_ERR_CNT_SHIFT                     0
#define SAND_HAL_QE_SCI_ERROR_BIP8_ERR_CNT_MSB                       15
#define SAND_HAL_QE_SCI_ERROR_BIP8_ERR_CNT_LSB                       0
#define SAND_HAL_QE_SCI_ERROR_BIP8_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_BIP8_ERR_CNT_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: sci_error_mask */
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_ERROR_CNT_DISINT_MASK         0xff000000U
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_ERROR_CNT_DISINT_SHIFT        24
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_ERROR_CNT_DISINT_MSB          31
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_ERROR_CNT_DISINT_LSB          24
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_ERROR_CNT_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_ERROR_CNT_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_WATCHDOG_TIMEOUT_DISINT_MASK  0x00100000U
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_WATCHDOG_TIMEOUT_DISINT_SHIFT 20
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_WATCHDOG_TIMEOUT_DISINT_MSB   20
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_WATCHDOG_TIMEOUT_DISINT_LSB   20
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_WATCHDOG_TIMEOUT_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_MASK_SOT_WATCHDOG_TIMEOUT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_CT_DISINT_MASK  0x00080000U
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_CT_DISINT_SHIFT 19
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_CT_DISINT_MSB   19
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_CT_DISINT_LSB   19
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_CT_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_CT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_DAT_DISINT_MASK 0x00040000U
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_DAT_DISINT_SHIFT 18
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_DAT_DISINT_MSB  18
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_DAT_DISINT_LSB  18
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_DAT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_MASK_AUTO_SWITCH_EVENT_DAT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SCI_ERROR_MASK_INVALID_PACK_ERROR_DISINT_MASK    0x00020000U
#define SAND_HAL_QE_SCI_ERROR_MASK_INVALID_PACK_ERROR_DISINT_SHIFT   17
#define SAND_HAL_QE_SCI_ERROR_MASK_INVALID_PACK_ERROR_DISINT_MSB     17
#define SAND_HAL_QE_SCI_ERROR_MASK_INVALID_PACK_ERROR_DISINT_LSB     17
#define SAND_HAL_QE_SCI_ERROR_MASK_INVALID_PACK_ERROR_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_MASK_INVALID_PACK_ERROR_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SCI_ERROR_MASK_EARLY_SOT_ERROR_DISINT_MASK       0x00010000U
#define SAND_HAL_QE_SCI_ERROR_MASK_EARLY_SOT_ERROR_DISINT_SHIFT      16
#define SAND_HAL_QE_SCI_ERROR_MASK_EARLY_SOT_ERROR_DISINT_MSB        16
#define SAND_HAL_QE_SCI_ERROR_MASK_EARLY_SOT_ERROR_DISINT_LSB        16
#define SAND_HAL_QE_SCI_ERROR_MASK_EARLY_SOT_ERROR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_MASK_EARLY_SOT_ERROR_DISINT_DEFAULT    0x00000000U
#define SAND_HAL_QE_SCI_ERROR_MASK_BIP8_ERR_CNT_DISINT_MASK          0x0000ffffU
#define SAND_HAL_QE_SCI_ERROR_MASK_BIP8_ERR_CNT_DISINT_SHIFT         0
#define SAND_HAL_QE_SCI_ERROR_MASK_BIP8_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_QE_SCI_ERROR_MASK_BIP8_ERR_CNT_DISINT_LSB           0
#define SAND_HAL_QE_SCI_ERROR_MASK_BIP8_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_ERROR_MASK_BIP8_ERR_CNT_DISINT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: sfi_error1 */
#define SAND_HAL_QE_SFI_ERROR1_EOP_MISSING_ERR_CNT_MASK              0xf0000000U
#define SAND_HAL_QE_SFI_ERROR1_EOP_MISSING_ERR_CNT_SHIFT             28
#define SAND_HAL_QE_SFI_ERROR1_EOP_MISSING_ERR_CNT_MSB               31
#define SAND_HAL_QE_SFI_ERROR1_EOP_MISSING_ERR_CNT_LSB               28
#define SAND_HAL_QE_SFI_ERROR1_EOP_MISSING_ERR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_EOP_MISSING_ERR_CNT_DEFAULT           0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_DATA_WITHOUT_SOP_CNT_MASK             0x0f000000U
#define SAND_HAL_QE_SFI_ERROR1_DATA_WITHOUT_SOP_CNT_SHIFT            24
#define SAND_HAL_QE_SFI_ERROR1_DATA_WITHOUT_SOP_CNT_MSB              27
#define SAND_HAL_QE_SFI_ERROR1_DATA_WITHOUT_SOP_CNT_LSB              24
#define SAND_HAL_QE_SFI_ERROR1_DATA_WITHOUT_SOP_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_DATA_WITHOUT_SOP_CNT_DEFAULT          0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_TEST_ERR_CNT_MASK                     0x000f0000U
#define SAND_HAL_QE_SFI_ERROR1_TEST_ERR_CNT_SHIFT                    16
#define SAND_HAL_QE_SFI_ERROR1_TEST_ERR_CNT_MSB                      19
#define SAND_HAL_QE_SFI_ERROR1_TEST_ERR_CNT_LSB                      16
#define SAND_HAL_QE_SFI_ERROR1_TEST_ERR_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_TEST_ERR_CNT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_QE_HDR_ERR_CNT_MASK                   0x0000f000U
#define SAND_HAL_QE_SFI_ERROR1_QE_HDR_ERR_CNT_SHIFT                  12
#define SAND_HAL_QE_SFI_ERROR1_QE_HDR_ERR_CNT_MSB                    15
#define SAND_HAL_QE_SFI_ERROR1_QE_HDR_ERR_CNT_LSB                    12
#define SAND_HAL_QE_SFI_ERROR1_QE_HDR_ERR_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_QE_HDR_ERR_CNT_DEFAULT                0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_EARLY_SOT_ERROR_MASK                  0x00000400U
#define SAND_HAL_QE_SFI_ERROR1_EARLY_SOT_ERROR_SHIFT                 10
#define SAND_HAL_QE_SFI_ERROR1_EARLY_SOT_ERROR_MSB                   10
#define SAND_HAL_QE_SFI_ERROR1_EARLY_SOT_ERROR_LSB                   10
#define SAND_HAL_QE_SFI_ERROR1_EARLY_SOT_ERROR_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_EARLY_SOT_ERROR_DEFAULT               0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW9_MASK        0x00000200U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW9_SHIFT       9
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW9_MSB         9
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW9_LSB         9
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW9_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW9_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW8_MASK        0x00000100U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW8_SHIFT       8
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW8_MSB         8
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW8_LSB         8
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW8_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW8_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW7_MASK        0x00000080U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW7_SHIFT       7
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW7_MSB         7
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW7_LSB         7
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW7_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW7_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW6_MASK        0x00000040U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW6_SHIFT       6
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW6_MSB         6
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW6_LSB         6
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW6_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW6_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW5_MASK        0x00000020U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW5_SHIFT       5
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW5_MSB         5
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW5_LSB         5
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW5_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW5_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW4_MASK        0x00000010U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW4_SHIFT       4
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW4_MSB         4
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW4_LSB         4
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW4_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW4_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW3_MASK        0x00000008U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW3_SHIFT       3
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW3_MSB         3
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW3_LSB         3
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW3_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW3_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW2_MASK        0x00000004U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW2_SHIFT       2
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW2_MSB         2
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW2_LSB         2
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW2_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW2_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW1_MASK        0x00000002U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW1_SHIFT       1
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW1_MSB         1
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW1_LSB         1
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW1_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW1_DEFAULT     0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW0_MASK        0x00000001U
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW0_SHIFT       0
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW0_MSB         0
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW0_LSB         0
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW0_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_SFI_SLIP_BUFFER_OVERFLOW0_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: sfi_error1_mask */
#define SAND_HAL_QE_SFI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_MASK  0xf0000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_SHIFT 28
#define SAND_HAL_QE_SFI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_MSB   31
#define SAND_HAL_QE_SFI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_LSB   28
#define SAND_HAL_QE_SFI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_EOP_MISSING_ERR_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_MASK 0x0f000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_SHIFT 24
#define SAND_HAL_QE_SFI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_MSB  27
#define SAND_HAL_QE_SFI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_LSB  24
#define SAND_HAL_QE_SFI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_DATA_WITHOUT_SOP_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_TEST_ERR_CNT_DISINT_MASK         0x000f0000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_TEST_ERR_CNT_DISINT_SHIFT        16
#define SAND_HAL_QE_SFI_ERROR1_MASK_TEST_ERR_CNT_DISINT_MSB          19
#define SAND_HAL_QE_SFI_ERROR1_MASK_TEST_ERR_CNT_DISINT_LSB          16
#define SAND_HAL_QE_SFI_ERROR1_MASK_TEST_ERR_CNT_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_TEST_ERR_CNT_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_QE_HDR_ERR_CNT_DISINT_MASK       0x0000f000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_QE_HDR_ERR_CNT_DISINT_SHIFT      12
#define SAND_HAL_QE_SFI_ERROR1_MASK_QE_HDR_ERR_CNT_DISINT_MSB        15
#define SAND_HAL_QE_SFI_ERROR1_MASK_QE_HDR_ERR_CNT_DISINT_LSB        12
#define SAND_HAL_QE_SFI_ERROR1_MASK_QE_HDR_ERR_CNT_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_QE_HDR_ERR_CNT_DISINT_DEFAULT    0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_EARLY_SOT_ERROR_DISINT_MASK      0x00000400U
#define SAND_HAL_QE_SFI_ERROR1_MASK_EARLY_SOT_ERROR_DISINT_SHIFT     10
#define SAND_HAL_QE_SFI_ERROR1_MASK_EARLY_SOT_ERROR_DISINT_MSB       10
#define SAND_HAL_QE_SFI_ERROR1_MASK_EARLY_SOT_ERROR_DISINT_LSB       10
#define SAND_HAL_QE_SFI_ERROR1_MASK_EARLY_SOT_ERROR_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_EARLY_SOT_ERROR_DISINT_DEFAULT   0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW9_DISINT_MASK 0x00000200U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW9_DISINT_SHIFT 9
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW9_DISINT_MSB 9
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW9_DISINT_LSB 9
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW9_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW9_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW8_DISINT_MASK 0x00000100U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW8_DISINT_SHIFT 8
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW8_DISINT_MSB 8
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW8_DISINT_LSB 8
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW8_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW8_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW7_DISINT_MASK 0x00000080U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW7_DISINT_SHIFT 7
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW7_DISINT_MSB 7
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW7_DISINT_LSB 7
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW7_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW7_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW6_DISINT_MASK 0x00000040U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW6_DISINT_SHIFT 6
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW6_DISINT_MSB 6
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW6_DISINT_LSB 6
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW6_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW6_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW5_DISINT_MASK 0x00000020U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW5_DISINT_SHIFT 5
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW5_DISINT_MSB 5
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW5_DISINT_LSB 5
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW5_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW5_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW4_DISINT_MASK 0x00000010U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW4_DISINT_SHIFT 4
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW4_DISINT_MSB 4
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW4_DISINT_LSB 4
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW4_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW4_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW3_DISINT_MASK 0x00000008U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW3_DISINT_SHIFT 3
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW3_DISINT_MSB 3
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW3_DISINT_LSB 3
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW3_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW3_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW2_DISINT_MASK 0x00000004U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW2_DISINT_SHIFT 2
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW2_DISINT_MSB 2
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW2_DISINT_LSB 2
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW2_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW2_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW1_DISINT_MASK 0x00000002U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW1_DISINT_SHIFT 1
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW1_DISINT_MSB 1
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW1_DISINT_LSB 1
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW1_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW1_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW0_DISINT_MASK 0x00000001U
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW0_DISINT_SHIFT 0
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW0_DISINT_MSB 0
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW0_DISINT_LSB 0
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW0_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR1_MASK_SFI_SLIP_BUFFER_OVERFLOW0_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: sfi_error2 */
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT9_MASK                     0x00000200U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT9_SHIFT                    9
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT9_MSB                      9
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT9_LSB                      9
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT9_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT9_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT8_MASK                     0x00000100U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT8_SHIFT                    8
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT8_MSB                      8
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT8_LSB                      8
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT8_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT8_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT7_MASK                     0x00000080U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT7_SHIFT                    7
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT7_MSB                      7
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT7_LSB                      7
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT7_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT7_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT6_MASK                     0x00000040U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT6_SHIFT                    6
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT6_MSB                      6
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT6_LSB                      6
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT6_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT6_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT5_MASK                     0x00000020U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT5_SHIFT                    5
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT5_MSB                      5
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT5_LSB                      5
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT5_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT5_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT4_MASK                     0x00000010U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT4_SHIFT                    4
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT4_MSB                      4
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT4_LSB                      4
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT4_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT4_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT3_MASK                     0x00000008U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT3_SHIFT                    3
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT3_MSB                      3
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT3_LSB                      3
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT3_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT3_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT2_MASK                     0x00000004U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT2_SHIFT                    2
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT2_MSB                      2
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT2_LSB                      2
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT2_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT2_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT1_MASK                     0x00000002U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT1_SHIFT                    1
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT1_MSB                      1
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT1_LSB                      1
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT1_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT1_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT0_MASK                     0x00000001U
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT0_SHIFT                    0
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT0_MSB                      0
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT0_LSB                      0
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT0_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MISSING_SOT0_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: sfi_error2_mask */
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT9_DISINT_MASK         0x00000200U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT9_DISINT_SHIFT        9
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT9_DISINT_MSB          9
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT9_DISINT_LSB          9
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT9_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT9_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT8_DISINT_MASK         0x00000100U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT8_DISINT_SHIFT        8
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT8_DISINT_MSB          8
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT8_DISINT_LSB          8
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT8_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT8_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT7_DISINT_MASK         0x00000080U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT7_DISINT_SHIFT        7
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT7_DISINT_MSB          7
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT7_DISINT_LSB          7
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT7_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT7_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT6_DISINT_MASK         0x00000040U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT6_DISINT_SHIFT        6
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT6_DISINT_MSB          6
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT6_DISINT_LSB          6
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT6_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT6_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT5_DISINT_MASK         0x00000020U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT5_DISINT_SHIFT        5
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT5_DISINT_MSB          5
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT5_DISINT_LSB          5
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT5_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT5_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT4_DISINT_MASK         0x00000010U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT4_DISINT_SHIFT        4
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT4_DISINT_MSB          4
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT4_DISINT_LSB          4
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT4_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT4_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT3_DISINT_MASK         0x00000008U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT3_DISINT_SHIFT        3
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT3_DISINT_MSB          3
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT3_DISINT_LSB          3
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT3_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT3_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT2_DISINT_MASK         0x00000004U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT2_DISINT_SHIFT        2
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT2_DISINT_MSB          2
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT2_DISINT_LSB          2
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT2_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT2_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT1_DISINT_MASK         0x00000002U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT1_DISINT_SHIFT        1
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT1_DISINT_MSB          1
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT1_DISINT_LSB          1
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT1_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT1_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT0_DISINT_MASK         0x00000001U
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT0_DISINT_SHIFT        0
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT0_DISINT_MSB          0
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT0_DISINT_LSB          0
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT0_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_ERROR2_MASK_MISSING_SOT0_DISINT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: si0_error */
#define SAND_HAL_QE_SI0_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI0_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI0_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI0_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI0_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI0_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI0_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI0_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI0_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI0_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI0_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI0_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI0_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI0_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI0_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI0_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI0_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI0_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI0_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI0_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI0_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI0_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI0_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI0_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI0_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI0_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI0_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI0_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI0_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI0_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI0_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI0_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI0_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI0_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI0_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si1_error */
#define SAND_HAL_QE_SI1_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI1_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI1_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI1_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI1_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI1_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI1_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI1_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI1_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI1_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI1_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI1_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI1_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI1_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI1_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI1_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI1_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI1_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI1_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI1_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI1_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI1_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI1_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI1_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI1_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI1_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI1_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI1_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI1_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI1_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI1_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI1_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI1_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI1_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI1_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si2_error */
#define SAND_HAL_QE_SI2_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI2_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI2_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI2_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI2_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI2_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI2_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI2_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI2_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI2_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI2_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI2_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI2_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI2_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI2_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI2_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI2_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI2_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI2_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI2_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI2_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI2_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI2_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI2_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI2_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI2_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI2_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI2_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI2_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI2_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI2_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI2_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI2_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI2_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI2_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si3_error */
#define SAND_HAL_QE_SI3_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI3_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI3_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI3_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI3_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI3_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI3_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI3_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI3_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI3_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI3_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI3_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI3_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI3_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI3_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI3_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI3_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI3_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI3_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI3_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI3_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI3_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI3_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI3_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI3_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI3_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI3_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI3_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI3_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI3_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI3_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI3_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI3_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI3_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI3_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si4_error */
#define SAND_HAL_QE_SI4_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI4_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI4_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI4_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI4_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI4_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI4_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI4_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI4_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI4_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI4_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI4_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI4_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI4_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI4_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI4_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI4_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI4_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI4_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI4_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI4_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI4_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI4_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI4_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI4_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI4_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI4_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI4_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI4_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI4_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI4_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI4_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI4_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI4_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI4_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si5_error */
#define SAND_HAL_QE_SI5_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI5_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI5_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI5_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI5_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI5_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI5_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI5_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI5_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI5_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI5_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI5_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI5_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI5_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI5_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI5_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI5_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI5_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI5_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI5_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI5_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI5_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI5_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI5_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI5_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI5_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI5_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI5_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI5_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI5_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI5_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI5_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI5_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI5_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI5_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si6_error */
#define SAND_HAL_QE_SI6_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI6_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI6_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI6_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI6_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI6_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI6_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI6_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI6_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI6_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI6_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI6_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI6_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI6_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI6_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI6_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI6_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI6_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI6_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI6_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI6_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI6_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI6_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI6_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI6_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI6_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI6_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI6_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI6_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI6_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI6_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI6_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI6_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI6_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI6_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si7_error */
#define SAND_HAL_QE_SI7_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI7_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI7_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI7_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI7_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI7_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI7_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI7_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI7_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI7_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI7_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI7_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI7_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI7_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI7_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI7_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI7_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI7_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI7_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI7_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI7_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI7_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI7_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI7_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI7_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI7_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI7_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI7_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI7_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI7_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI7_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI7_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI7_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI7_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI7_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si8_error */
#define SAND_HAL_QE_SI8_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI8_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI8_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI8_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI8_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI8_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI8_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI8_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI8_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI8_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI8_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI8_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI8_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI8_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI8_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI8_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI8_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI8_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI8_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI8_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI8_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI8_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI8_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI8_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI8_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI8_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI8_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI8_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI8_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI8_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI8_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI8_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI8_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI8_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI8_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si9_error */
#define SAND_HAL_QE_SI9_ERROR_LOSS_OF_SYNC_EVENT_MASK                0x08000000U
#define SAND_HAL_QE_SI9_ERROR_LOSS_OF_SYNC_EVENT_SHIFT               27
#define SAND_HAL_QE_SI9_ERROR_LOSS_OF_SYNC_EVENT_MSB                 27
#define SAND_HAL_QE_SI9_ERROR_LOSS_OF_SYNC_EVENT_LSB                 27
#define SAND_HAL_QE_SI9_ERROR_LOSS_OF_SYNC_EVENT_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SI9_ERROR_RXLOS_EVENT_MASK                       0x04000000U
#define SAND_HAL_QE_SI9_ERROR_RXLOS_EVENT_SHIFT                      26
#define SAND_HAL_QE_SI9_ERROR_RXLOS_EVENT_MSB                        26
#define SAND_HAL_QE_SI9_ERROR_RXLOS_EVENT_LSB                        26
#define SAND_HAL_QE_SI9_ERROR_RXLOS_EVENT_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_RXLOS_EVENT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI9_ERROR_TX_FIFO_OVERFLOW_MASK                  0x02000000U
#define SAND_HAL_QE_SI9_ERROR_TX_FIFO_OVERFLOW_SHIFT                 25
#define SAND_HAL_QE_SI9_ERROR_TX_FIFO_OVERFLOW_MSB                   25
#define SAND_HAL_QE_SI9_ERROR_TX_FIFO_OVERFLOW_LSB                   25
#define SAND_HAL_QE_SI9_ERROR_TX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_TX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI9_ERROR_RX_FIFO_OVERFLOW_MASK                  0x01000000U
#define SAND_HAL_QE_SI9_ERROR_RX_FIFO_OVERFLOW_SHIFT                 24
#define SAND_HAL_QE_SI9_ERROR_RX_FIFO_OVERFLOW_MSB                   24
#define SAND_HAL_QE_SI9_ERROR_RX_FIFO_OVERFLOW_LSB                   24
#define SAND_HAL_QE_SI9_ERROR_RX_FIFO_OVERFLOW_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_RX_FIFO_OVERFLOW_DEFAULT               0x00000000U
#define SAND_HAL_QE_SI9_ERROR_TA_ERR_CNT_MASK                        0x00ff0000U
#define SAND_HAL_QE_SI9_ERROR_TA_ERR_CNT_SHIFT                       16
#define SAND_HAL_QE_SI9_ERROR_TA_ERR_CNT_MSB                         23
#define SAND_HAL_QE_SI9_ERROR_TA_ERR_CNT_LSB                         16
#define SAND_HAL_QE_SI9_ERROR_TA_ERR_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_TA_ERR_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI9_ERROR_BIP_ERR_CNT_MASK                       0x0000ff00U
#define SAND_HAL_QE_SI9_ERROR_BIP_ERR_CNT_SHIFT                      8
#define SAND_HAL_QE_SI9_ERROR_BIP_ERR_CNT_MSB                        15
#define SAND_HAL_QE_SI9_ERROR_BIP_ERR_CNT_LSB                        8
#define SAND_HAL_QE_SI9_ERROR_BIP_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_BIP_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI9_ERROR_KERR_RECVD_ERR_CNT_MASK                0x000000ffU
#define SAND_HAL_QE_SI9_ERROR_KERR_RECVD_ERR_CNT_SHIFT               0
#define SAND_HAL_QE_SI9_ERROR_KERR_RECVD_ERR_CNT_MSB                 7
#define SAND_HAL_QE_SI9_ERROR_KERR_RECVD_ERR_CNT_LSB                 0
#define SAND_HAL_QE_SI9_ERROR_KERR_RECVD_ERR_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_KERR_RECVD_ERR_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: si10_error */
#define SAND_HAL_QE_SI10_ERROR_LOSS_OF_SYNC_EVENT_MASK               0x08000000U
#define SAND_HAL_QE_SI10_ERROR_LOSS_OF_SYNC_EVENT_SHIFT              27
#define SAND_HAL_QE_SI10_ERROR_LOSS_OF_SYNC_EVENT_MSB                27
#define SAND_HAL_QE_SI10_ERROR_LOSS_OF_SYNC_EVENT_LSB                27
#define SAND_HAL_QE_SI10_ERROR_LOSS_OF_SYNC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI10_ERROR_RXLOS_EVENT_MASK                      0x04000000U
#define SAND_HAL_QE_SI10_ERROR_RXLOS_EVENT_SHIFT                     26
#define SAND_HAL_QE_SI10_ERROR_RXLOS_EVENT_MSB                       26
#define SAND_HAL_QE_SI10_ERROR_RXLOS_EVENT_LSB                       26
#define SAND_HAL_QE_SI10_ERROR_RXLOS_EVENT_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_RXLOS_EVENT_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI10_ERROR_TX_FIFO_OVERFLOW_MASK                 0x02000000U
#define SAND_HAL_QE_SI10_ERROR_TX_FIFO_OVERFLOW_SHIFT                25
#define SAND_HAL_QE_SI10_ERROR_TX_FIFO_OVERFLOW_MSB                  25
#define SAND_HAL_QE_SI10_ERROR_TX_FIFO_OVERFLOW_LSB                  25
#define SAND_HAL_QE_SI10_ERROR_TX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_TX_FIFO_OVERFLOW_DEFAULT              0x00000000U
#define SAND_HAL_QE_SI10_ERROR_RX_FIFO_OVERFLOW_MASK                 0x01000000U
#define SAND_HAL_QE_SI10_ERROR_RX_FIFO_OVERFLOW_SHIFT                24
#define SAND_HAL_QE_SI10_ERROR_RX_FIFO_OVERFLOW_MSB                  24
#define SAND_HAL_QE_SI10_ERROR_RX_FIFO_OVERFLOW_LSB                  24
#define SAND_HAL_QE_SI10_ERROR_RX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_RX_FIFO_OVERFLOW_DEFAULT              0x00000000U
#define SAND_HAL_QE_SI10_ERROR_TA_ERR_CNT_MASK                       0x00ff0000U
#define SAND_HAL_QE_SI10_ERROR_TA_ERR_CNT_SHIFT                      16
#define SAND_HAL_QE_SI10_ERROR_TA_ERR_CNT_MSB                        23
#define SAND_HAL_QE_SI10_ERROR_TA_ERR_CNT_LSB                        16
#define SAND_HAL_QE_SI10_ERROR_TA_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_TA_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI10_ERROR_BIP_ERR_CNT_MASK                      0x0000ff00U
#define SAND_HAL_QE_SI10_ERROR_BIP_ERR_CNT_SHIFT                     8
#define SAND_HAL_QE_SI10_ERROR_BIP_ERR_CNT_MSB                       15
#define SAND_HAL_QE_SI10_ERROR_BIP_ERR_CNT_LSB                       8
#define SAND_HAL_QE_SI10_ERROR_BIP_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_BIP_ERR_CNT_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI10_ERROR_KERR_RECVD_ERR_CNT_MASK               0x000000ffU
#define SAND_HAL_QE_SI10_ERROR_KERR_RECVD_ERR_CNT_SHIFT              0
#define SAND_HAL_QE_SI10_ERROR_KERR_RECVD_ERR_CNT_MSB                7
#define SAND_HAL_QE_SI10_ERROR_KERR_RECVD_ERR_CNT_LSB                0
#define SAND_HAL_QE_SI10_ERROR_KERR_RECVD_ERR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_KERR_RECVD_ERR_CNT_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: si11_error */
#define SAND_HAL_QE_SI11_ERROR_LOSS_OF_SYNC_EVENT_MASK               0x08000000U
#define SAND_HAL_QE_SI11_ERROR_LOSS_OF_SYNC_EVENT_SHIFT              27
#define SAND_HAL_QE_SI11_ERROR_LOSS_OF_SYNC_EVENT_MSB                27
#define SAND_HAL_QE_SI11_ERROR_LOSS_OF_SYNC_EVENT_LSB                27
#define SAND_HAL_QE_SI11_ERROR_LOSS_OF_SYNC_EVENT_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_LOSS_OF_SYNC_EVENT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI11_ERROR_RXLOS_EVENT_MASK                      0x04000000U
#define SAND_HAL_QE_SI11_ERROR_RXLOS_EVENT_SHIFT                     26
#define SAND_HAL_QE_SI11_ERROR_RXLOS_EVENT_MSB                       26
#define SAND_HAL_QE_SI11_ERROR_RXLOS_EVENT_LSB                       26
#define SAND_HAL_QE_SI11_ERROR_RXLOS_EVENT_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_RXLOS_EVENT_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI11_ERROR_TX_FIFO_OVERFLOW_MASK                 0x02000000U
#define SAND_HAL_QE_SI11_ERROR_TX_FIFO_OVERFLOW_SHIFT                25
#define SAND_HAL_QE_SI11_ERROR_TX_FIFO_OVERFLOW_MSB                  25
#define SAND_HAL_QE_SI11_ERROR_TX_FIFO_OVERFLOW_LSB                  25
#define SAND_HAL_QE_SI11_ERROR_TX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_TX_FIFO_OVERFLOW_DEFAULT              0x00000000U
#define SAND_HAL_QE_SI11_ERROR_RX_FIFO_OVERFLOW_MASK                 0x01000000U
#define SAND_HAL_QE_SI11_ERROR_RX_FIFO_OVERFLOW_SHIFT                24
#define SAND_HAL_QE_SI11_ERROR_RX_FIFO_OVERFLOW_MSB                  24
#define SAND_HAL_QE_SI11_ERROR_RX_FIFO_OVERFLOW_LSB                  24
#define SAND_HAL_QE_SI11_ERROR_RX_FIFO_OVERFLOW_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_RX_FIFO_OVERFLOW_DEFAULT              0x00000000U
#define SAND_HAL_QE_SI11_ERROR_TA_ERR_CNT_MASK                       0x00ff0000U
#define SAND_HAL_QE_SI11_ERROR_TA_ERR_CNT_SHIFT                      16
#define SAND_HAL_QE_SI11_ERROR_TA_ERR_CNT_MSB                        23
#define SAND_HAL_QE_SI11_ERROR_TA_ERR_CNT_LSB                        16
#define SAND_HAL_QE_SI11_ERROR_TA_ERR_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_TA_ERR_CNT_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI11_ERROR_BIP_ERR_CNT_MASK                      0x0000ff00U
#define SAND_HAL_QE_SI11_ERROR_BIP_ERR_CNT_SHIFT                     8
#define SAND_HAL_QE_SI11_ERROR_BIP_ERR_CNT_MSB                       15
#define SAND_HAL_QE_SI11_ERROR_BIP_ERR_CNT_LSB                       8
#define SAND_HAL_QE_SI11_ERROR_BIP_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_BIP_ERR_CNT_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI11_ERROR_KERR_RECVD_ERR_CNT_MASK               0x000000ffU
#define SAND_HAL_QE_SI11_ERROR_KERR_RECVD_ERR_CNT_SHIFT              0
#define SAND_HAL_QE_SI11_ERROR_KERR_RECVD_ERR_CNT_MSB                7
#define SAND_HAL_QE_SI11_ERROR_KERR_RECVD_ERR_CNT_LSB                0
#define SAND_HAL_QE_SI11_ERROR_KERR_RECVD_ERR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_KERR_RECVD_ERR_CNT_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: si0_error_mask */
#define SAND_HAL_QE_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si1_error_mask */
#define SAND_HAL_QE_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si2_error_mask */
#define SAND_HAL_QE_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si3_error_mask */
#define SAND_HAL_QE_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si4_error_mask */
#define SAND_HAL_QE_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si5_error_mask */
#define SAND_HAL_QE_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si6_error_mask */
#define SAND_HAL_QE_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si7_error_mask */
#define SAND_HAL_QE_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si8_error_mask */
#define SAND_HAL_QE_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si9_error_mask */
#define SAND_HAL_QE_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK    0x08000000U
#define SAND_HAL_QE_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT   27
#define SAND_HAL_QE_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB     27
#define SAND_HAL_QE_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB     27
#define SAND_HAL_QE_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_MASK           0x04000000U
#define SAND_HAL_QE_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT          26
#define SAND_HAL_QE_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_MSB            26
#define SAND_HAL_QE_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_LSB            26
#define SAND_HAL_QE_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK      0x02000000U
#define SAND_HAL_QE_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT     25
#define SAND_HAL_QE_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB       25
#define SAND_HAL_QE_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB       25
#define SAND_HAL_QE_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK      0x01000000U
#define SAND_HAL_QE_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT     24
#define SAND_HAL_QE_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB       24
#define SAND_HAL_QE_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB       24
#define SAND_HAL_QE_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT   0x00000001U
#define SAND_HAL_QE_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_MASK            0x00ff0000U
#define SAND_HAL_QE_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT           16
#define SAND_HAL_QE_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_MSB             23
#define SAND_HAL_QE_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_LSB             16
#define SAND_HAL_QE_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT         0x000000ffU
#define SAND_HAL_QE_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK           0x0000ff00U
#define SAND_HAL_QE_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT          8
#define SAND_HAL_QE_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB            15
#define SAND_HAL_QE_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB            8
#define SAND_HAL_QE_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK    0x000000ffU
#define SAND_HAL_QE_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT   0
#define SAND_HAL_QE_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB     7
#define SAND_HAL_QE_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB     0
#define SAND_HAL_QE_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si10_error_mask */
#define SAND_HAL_QE_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK   0x08000000U
#define SAND_HAL_QE_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT  27
#define SAND_HAL_QE_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB    27
#define SAND_HAL_QE_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB    27
#define SAND_HAL_QE_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_MASK          0x04000000U
#define SAND_HAL_QE_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT         26
#define SAND_HAL_QE_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_MSB           26
#define SAND_HAL_QE_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_LSB           26
#define SAND_HAL_QE_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_QE_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK     0x02000000U
#define SAND_HAL_QE_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT    25
#define SAND_HAL_QE_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB      25
#define SAND_HAL_QE_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB      25
#define SAND_HAL_QE_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_QE_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK     0x01000000U
#define SAND_HAL_QE_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT    24
#define SAND_HAL_QE_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB      24
#define SAND_HAL_QE_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB      24
#define SAND_HAL_QE_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_QE_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_MASK           0x00ff0000U
#define SAND_HAL_QE_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT          16
#define SAND_HAL_QE_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_MSB            23
#define SAND_HAL_QE_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_LSB            16
#define SAND_HAL_QE_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK          0x0000ff00U
#define SAND_HAL_QE_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_QE_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_QE_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_QE_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT       0x000000ffU
#define SAND_HAL_QE_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK   0x000000ffU
#define SAND_HAL_QE_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT  0
#define SAND_HAL_QE_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB    7
#define SAND_HAL_QE_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB    0
#define SAND_HAL_QE_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: si11_error_mask */
#define SAND_HAL_QE_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MASK   0x08000000U
#define SAND_HAL_QE_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_SHIFT  27
#define SAND_HAL_QE_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_MSB    27
#define SAND_HAL_QE_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_LSB    27
#define SAND_HAL_QE_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_MASK_LOSS_OF_SYNC_EVENT_DISINT_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_MASK          0x04000000U
#define SAND_HAL_QE_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_SHIFT         26
#define SAND_HAL_QE_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_MSB           26
#define SAND_HAL_QE_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_LSB           26
#define SAND_HAL_QE_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_MASK_RXLOS_EVENT_DISINT_DEFAULT       0x00000001U
#define SAND_HAL_QE_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MASK     0x02000000U
#define SAND_HAL_QE_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_SHIFT    25
#define SAND_HAL_QE_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_MSB      25
#define SAND_HAL_QE_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_LSB      25
#define SAND_HAL_QE_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_MASK_TX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_QE_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MASK     0x01000000U
#define SAND_HAL_QE_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_SHIFT    24
#define SAND_HAL_QE_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_MSB      24
#define SAND_HAL_QE_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_LSB      24
#define SAND_HAL_QE_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_MASK_RX_FIFO_OVERFLOW_DISINT_DEFAULT  0x00000001U
#define SAND_HAL_QE_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_MASK           0x00ff0000U
#define SAND_HAL_QE_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_SHIFT          16
#define SAND_HAL_QE_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_MSB            23
#define SAND_HAL_QE_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_LSB            16
#define SAND_HAL_QE_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_MASK_TA_ERR_CNT_DISINT_DEFAULT        0x000000ffU
#define SAND_HAL_QE_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_MASK          0x0000ff00U
#define SAND_HAL_QE_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_SHIFT         8
#define SAND_HAL_QE_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_MSB           15
#define SAND_HAL_QE_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_LSB           8
#define SAND_HAL_QE_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_MASK_BIP_ERR_CNT_DISINT_DEFAULT       0x000000ffU
#define SAND_HAL_QE_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MASK   0x000000ffU
#define SAND_HAL_QE_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_SHIFT  0
#define SAND_HAL_QE_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_MSB    7
#define SAND_HAL_QE_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_LSB    0
#define SAND_HAL_QE_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_ERROR_MASK_KERR_RECVD_ERR_CNT_DISINT_DEFAULT 0x000000ffU

/* field level defines for Device: QE  Register: sr_error1 */
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_MASK               0xf0000000U
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_SHIFT              28
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_MSB                31
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_LSB                28
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MAX_PKT_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_MASK               0x0f000000U
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_SHIFT              24
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_MSB                27
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_LSB                24
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_DROP_MIN_PKT_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SR_ERROR1_RX_PHY_ERR_MASK                        0x00800000U
#define SAND_HAL_QE_SR_ERROR1_RX_PHY_ERR_SHIFT                       23
#define SAND_HAL_QE_SR_ERROR1_RX_PHY_ERR_MSB                         23
#define SAND_HAL_QE_SR_ERROR1_RX_PHY_ERR_LSB                         23
#define SAND_HAL_QE_SR_ERROR1_RX_PHY_ERR_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_PHY_ERR_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_ERROR1_RX_DIS_PORT_ERR_MASK                   0x00400000U
#define SAND_HAL_QE_SR_ERROR1_RX_DIS_PORT_ERR_SHIFT                  22
#define SAND_HAL_QE_SR_ERROR1_RX_DIS_PORT_ERR_MSB                    22
#define SAND_HAL_QE_SR_ERROR1_RX_DIS_PORT_ERR_LSB                    22
#define SAND_HAL_QE_SR_ERROR1_RX_DIS_PORT_ERR_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_DIS_PORT_ERR_DEFAULT                0x00000000U
#define SAND_HAL_QE_SR_ERROR1_RX_FIFO_OVFL_MASK                      0x00200000U
#define SAND_HAL_QE_SR_ERROR1_RX_FIFO_OVFL_SHIFT                     21
#define SAND_HAL_QE_SR_ERROR1_RX_FIFO_OVFL_MSB                       21
#define SAND_HAL_QE_SR_ERROR1_RX_FIFO_OVFL_LSB                       21
#define SAND_HAL_QE_SR_ERROR1_RX_FIFO_OVFL_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_FIFO_OVFL_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_ERROR1_RX_SET_OVFL_MASK                       0x00100000U
#define SAND_HAL_QE_SR_ERROR1_RX_SET_OVFL_SHIFT                      20
#define SAND_HAL_QE_SR_ERROR1_RX_SET_OVFL_MSB                        20
#define SAND_HAL_QE_SR_ERROR1_RX_SET_OVFL_LSB                        20
#define SAND_HAL_QE_SR_ERROR1_RX_SET_OVFL_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_SET_OVFL_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_ERROR1_UNEXP_DATA_MASK                        0x00080000U
#define SAND_HAL_QE_SR_ERROR1_UNEXP_DATA_SHIFT                       19
#define SAND_HAL_QE_SR_ERROR1_UNEXP_DATA_MSB                         19
#define SAND_HAL_QE_SR_ERROR1_UNEXP_DATA_LSB                         19
#define SAND_HAL_QE_SR_ERROR1_UNEXP_DATA_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_UNEXP_DATA_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MISSING_EOP_MASK                       0x00040000U
#define SAND_HAL_QE_SR_ERROR1_MISSING_EOP_SHIFT                      18
#define SAND_HAL_QE_SR_ERROR1_MISSING_EOP_MSB                        18
#define SAND_HAL_QE_SR_ERROR1_MISSING_EOP_LSB                        18
#define SAND_HAL_QE_SR_ERROR1_MISSING_EOP_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MISSING_EOP_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_ERROR1_UNEXP_EOP_MASK                         0x00020000U
#define SAND_HAL_QE_SR_ERROR1_UNEXP_EOP_SHIFT                        17
#define SAND_HAL_QE_SR_ERROR1_UNEXP_EOP_MSB                          17
#define SAND_HAL_QE_SR_ERROR1_UNEXP_EOP_LSB                          17
#define SAND_HAL_QE_SR_ERROR1_UNEXP_EOP_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_UNEXP_EOP_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_ERROR1_INV_BURST_LEN_MASK                     0x00010000U
#define SAND_HAL_QE_SR_ERROR1_INV_BURST_LEN_SHIFT                    16
#define SAND_HAL_QE_SR_ERROR1_INV_BURST_LEN_MSB                      16
#define SAND_HAL_QE_SR_ERROR1_INV_BURST_LEN_LSB                      16
#define SAND_HAL_QE_SR_ERROR1_INV_BURST_LEN_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_INV_BURST_LEN_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_ERROR1_RX_SYNC_TRAIN_MASK                     0x00002000U
#define SAND_HAL_QE_SR_ERROR1_RX_SYNC_TRAIN_SHIFT                    13
#define SAND_HAL_QE_SR_ERROR1_RX_SYNC_TRAIN_MSB                      13
#define SAND_HAL_QE_SR_ERROR1_RX_SYNC_TRAIN_LSB                      13
#define SAND_HAL_QE_SR_ERROR1_RX_SYNC_TRAIN_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_SYNC_TRAIN_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_ERROR1_INV_CW_MASK                            0x00001000U
#define SAND_HAL_QE_SR_ERROR1_INV_CW_SHIFT                           12
#define SAND_HAL_QE_SR_ERROR1_INV_CW_MSB                             12
#define SAND_HAL_QE_SR_ERROR1_INV_CW_LSB                             12
#define SAND_HAL_QE_SR_ERROR1_INV_CW_TYPE                            (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_INV_CW_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SR_ERROR1_RX_LOS_CNT_MASK                        0x00000f00U
#define SAND_HAL_QE_SR_ERROR1_RX_LOS_CNT_SHIFT                       8
#define SAND_HAL_QE_SR_ERROR1_RX_LOS_CNT_MSB                         11
#define SAND_HAL_QE_SR_ERROR1_RX_LOS_CNT_LSB                         8
#define SAND_HAL_QE_SR_ERROR1_RX_LOS_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_LOS_CNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_ERROR1_RX_FRAME_ERR_CNT_MASK                  0x000000f0U
#define SAND_HAL_QE_SR_ERROR1_RX_FRAME_ERR_CNT_SHIFT                 4
#define SAND_HAL_QE_SR_ERROR1_RX_FRAME_ERR_CNT_MSB                   7
#define SAND_HAL_QE_SR_ERROR1_RX_FRAME_ERR_CNT_LSB                   4
#define SAND_HAL_QE_SR_ERROR1_RX_FRAME_ERR_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_RX_FRAME_ERR_CNT_DEFAULT               0x00000000U
#define SAND_HAL_QE_SR_ERROR1_DIP4_ERR_CNT_MASK                      0x0000000fU
#define SAND_HAL_QE_SR_ERROR1_DIP4_ERR_CNT_SHIFT                     0
#define SAND_HAL_QE_SR_ERROR1_DIP4_ERR_CNT_MSB                       3
#define SAND_HAL_QE_SR_ERROR1_DIP4_ERR_CNT_LSB                       0
#define SAND_HAL_QE_SR_ERROR1_DIP4_ERR_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_DIP4_ERR_CNT_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: sr_error1_mask */
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_MASK   0xf0000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_SHIFT  28
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_MSB    31
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_LSB    28
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MAX_PKT_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_MASK   0x0f000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_SHIFT  24
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_MSB    27
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_LSB    24
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DROP_MIN_PKT_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_MASK            0x00800000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_SHIFT           23
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_MSB             23
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_LSB             23
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_PHY_ERR_DISINT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_MASK       0x00400000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_SHIFT      22
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_MSB        22
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_LSB        22
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_DIS_PORT_ERR_DISINT_DEFAULT    0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_MASK          0x00200000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_SHIFT         21
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_MSB           21
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_LSB           21
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FIFO_OVFL_DISINT_DEFAULT       0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_MASK           0x00100000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_SHIFT          20
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_MSB            20
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_LSB            20
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SET_OVFL_DISINT_DEFAULT        0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_MASK            0x00080000U
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_SHIFT           19
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_MSB             19
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_LSB             19
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_DATA_DISINT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_MISSING_EOP_DISINT_MASK           0x00040000U
#define SAND_HAL_QE_SR_ERROR1_MASK_MISSING_EOP_DISINT_SHIFT          18
#define SAND_HAL_QE_SR_ERROR1_MASK_MISSING_EOP_DISINT_MSB            18
#define SAND_HAL_QE_SR_ERROR1_MASK_MISSING_EOP_DISINT_LSB            18
#define SAND_HAL_QE_SR_ERROR1_MASK_MISSING_EOP_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_MISSING_EOP_DISINT_DEFAULT        0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_MASK             0x00020000U
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_SHIFT            17
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_MSB              17
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_LSB              17
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_UNEXP_EOP_DISINT_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_MASK         0x00010000U
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_SHIFT        16
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_MSB          16
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_LSB          16
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_BURST_LEN_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_MASK         0x00002000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_SHIFT        13
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_MSB          13
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_LSB          13
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_SYNC_TRAIN_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_CW_DISINT_MASK                0x00001000U
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_CW_DISINT_SHIFT               12
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_CW_DISINT_MSB                 12
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_CW_DISINT_LSB                 12
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_CW_DISINT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_INV_CW_DISINT_DEFAULT             0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_MASK            0x00000f00U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_SHIFT           8
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_MSB             11
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_LSB             8
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_LOS_CNT_DISINT_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_MASK      0x000000f0U
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_SHIFT     4
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_MSB       7
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_LSB       4
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_RX_FRAME_ERR_CNT_DISINT_DEFAULT   0x00000000U
#define SAND_HAL_QE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_MASK          0x0000000fU
#define SAND_HAL_QE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_SHIFT         0
#define SAND_HAL_QE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_MSB           3
#define SAND_HAL_QE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_LSB           0
#define SAND_HAL_QE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_ERROR1_MASK_DIP4_ERR_CNT_DISINT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: st_error */
#define SAND_HAL_QE_ST_ERROR_TX_LOS_SYNC_MASK                        0x00000040U
#define SAND_HAL_QE_ST_ERROR_TX_LOS_SYNC_SHIFT                       6
#define SAND_HAL_QE_ST_ERROR_TX_LOS_SYNC_MSB                         6
#define SAND_HAL_QE_ST_ERROR_TX_LOS_SYNC_LSB                         6
#define SAND_HAL_QE_ST_ERROR_TX_LOS_SYNC_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_ST_ERROR_TX_LOS_SYNC_DEFAULT                     0x00000000U
#define SAND_HAL_QE_ST_ERROR_TX_ACHV_SYNC_MASK                       0x00000020U
#define SAND_HAL_QE_ST_ERROR_TX_ACHV_SYNC_SHIFT                      5
#define SAND_HAL_QE_ST_ERROR_TX_ACHV_SYNC_MSB                        5
#define SAND_HAL_QE_ST_ERROR_TX_ACHV_SYNC_LSB                        5
#define SAND_HAL_QE_ST_ERROR_TX_ACHV_SYNC_TYPE                       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_ST_ERROR_TX_ACHV_SYNC_DEFAULT                    0x00000000U
#define SAND_HAL_QE_ST_ERROR_DIP2_FRAME_ERR_MASK                     0x00000010U
#define SAND_HAL_QE_ST_ERROR_DIP2_FRAME_ERR_SHIFT                    4
#define SAND_HAL_QE_ST_ERROR_DIP2_FRAME_ERR_MSB                      4
#define SAND_HAL_QE_ST_ERROR_DIP2_FRAME_ERR_LSB                      4
#define SAND_HAL_QE_ST_ERROR_DIP2_FRAME_ERR_TYPE                     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_ST_ERROR_DIP2_FRAME_ERR_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_ERROR_DIP2_PAR_ERR_CNT_MASK                   0x0000000fU
#define SAND_HAL_QE_ST_ERROR_DIP2_PAR_ERR_CNT_SHIFT                  0
#define SAND_HAL_QE_ST_ERROR_DIP2_PAR_ERR_CNT_MSB                    3
#define SAND_HAL_QE_ST_ERROR_DIP2_PAR_ERR_CNT_LSB                    0
#define SAND_HAL_QE_ST_ERROR_DIP2_PAR_ERR_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_ERROR_DIP2_PAR_ERR_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: st_error_mask */
#define SAND_HAL_QE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_MASK            0x00000040U
#define SAND_HAL_QE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_SHIFT           6
#define SAND_HAL_QE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_MSB             6
#define SAND_HAL_QE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_LSB             6
#define SAND_HAL_QE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_ERROR_MASK_TX_LOS_SYNC_DISINT_DEFAULT         0x00000000U
#define SAND_HAL_QE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_MASK           0x00000020U
#define SAND_HAL_QE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_SHIFT          5
#define SAND_HAL_QE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_MSB            5
#define SAND_HAL_QE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_LSB            5
#define SAND_HAL_QE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_ERROR_MASK_TX_ACHV_SYNC_DISINT_DEFAULT        0x00000000U
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_MASK         0x00000010U
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_SHIFT        4
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_MSB          4
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_LSB          4
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_FRAME_ERR_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_MASK       0x0000000fU
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_SHIFT      0
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_MSB        3
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_LSB        0
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_ERROR_MASK_DIP2_PAR_ERR_CNT_DISINT_DEFAULT    0x00000000U

/* field level defines for Device: QE  Register: txdma_error */
#define SAND_HAL_QE_TXDMA_ERROR_CRC_ERR_CNT_MASK                     0xff000000U
#define SAND_HAL_QE_TXDMA_ERROR_CRC_ERR_CNT_SHIFT                    24
#define SAND_HAL_QE_TXDMA_ERROR_CRC_ERR_CNT_MSB                      31
#define SAND_HAL_QE_TXDMA_ERROR_CRC_ERR_CNT_LSB                      24
#define SAND_HAL_QE_TXDMA_ERROR_CRC_ERR_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_ERROR_CRC_ERR_CNT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_TXDMA_ERROR_HEC_PKT_DROP_CNT_MASK                0x00ff0000U
#define SAND_HAL_QE_TXDMA_ERROR_HEC_PKT_DROP_CNT_SHIFT               16
#define SAND_HAL_QE_TXDMA_ERROR_HEC_PKT_DROP_CNT_MSB                 23
#define SAND_HAL_QE_TXDMA_ERROR_HEC_PKT_DROP_CNT_LSB                 16
#define SAND_HAL_QE_TXDMA_ERROR_HEC_PKT_DROP_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_ERROR_HEC_PKT_DROP_CNT_DEFAULT             0x00000000U
#define SAND_HAL_QE_TXDMA_ERROR_TXDMA_FIFO_OVERFLOW_MASK             0x00000001U
#define SAND_HAL_QE_TXDMA_ERROR_TXDMA_FIFO_OVERFLOW_SHIFT            0
#define SAND_HAL_QE_TXDMA_ERROR_TXDMA_FIFO_OVERFLOW_MSB              0
#define SAND_HAL_QE_TXDMA_ERROR_TXDMA_FIFO_OVERFLOW_LSB              0
#define SAND_HAL_QE_TXDMA_ERROR_TXDMA_FIFO_OVERFLOW_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_ERROR_TXDMA_FIFO_OVERFLOW_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: txdma_error_mask */
#define SAND_HAL_QE_TXDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_MASK         0xff000000U
#define SAND_HAL_QE_TXDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_SHIFT        24
#define SAND_HAL_QE_TXDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_MSB          31
#define SAND_HAL_QE_TXDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_LSB          24
#define SAND_HAL_QE_TXDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_ERROR_MASK_CRC_ERR_CNT_DISINT_DEFAULT      0x00000000U
#define SAND_HAL_QE_TXDMA_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_MASK    0x00ff0000U
#define SAND_HAL_QE_TXDMA_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_SHIFT   16
#define SAND_HAL_QE_TXDMA_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_MSB     23
#define SAND_HAL_QE_TXDMA_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_LSB     16
#define SAND_HAL_QE_TXDMA_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_ERROR_MASK_HEC_PKT_DROP_CNT_DISINT_DEFAULT 0x00000000U
#define SAND_HAL_QE_TXDMA_ERROR_MASK_TXDMA_FIFO_OVERFLOW_DISINT_MASK 0x00000001U
#define SAND_HAL_QE_TXDMA_ERROR_MASK_TXDMA_FIFO_OVERFLOW_DISINT_SHIFT 0
#define SAND_HAL_QE_TXDMA_ERROR_MASK_TXDMA_FIFO_OVERFLOW_DISINT_MSB  0
#define SAND_HAL_QE_TXDMA_ERROR_MASK_TXDMA_FIFO_OVERFLOW_DISINT_LSB  0
#define SAND_HAL_QE_TXDMA_ERROR_MASK_TXDMA_FIFO_OVERFLOW_DISINT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_ERROR_MASK_TXDMA_FIFO_OVERFLOW_DISINT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress0_byte_cnt */
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS0_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress1_byte_cnt */
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS1_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress2_byte_cnt */
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS2_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress3_byte_cnt */
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS3_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress4_byte_cnt */
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS4_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress5_byte_cnt */
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS5_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress6_byte_cnt */
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS6_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress7_byte_cnt */
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS7_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress8_byte_cnt */
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS8_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress9_byte_cnt */
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_BYTE_CNT_MASK                   0xffffffffU
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_BYTE_CNT_SHIFT                  0
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_BYTE_CNT_MSB                    31
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_BYTE_CNT_LSB                    0
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_BYTE_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS9_BYTE_CNT_BYTE_CNT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: egress10_byte_cnt */
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS10_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress11_byte_cnt */
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS11_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress12_byte_cnt */
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS12_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress13_byte_cnt */
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS13_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress14_byte_cnt */
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS14_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress15_byte_cnt */
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS15_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress16_byte_cnt */
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS16_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress17_byte_cnt */
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS17_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress18_byte_cnt */
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_BYTE_CNT_MASK                  0xffffffffU
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_BYTE_CNT_SHIFT                 0
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_BYTE_CNT_MSB                   31
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_BYTE_CNT_LSB                   0
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_BYTE_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS18_BYTE_CNT_BYTE_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress0_pkt_cnt */
#define SAND_HAL_QE_EGRESS0_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS0_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS0_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS0_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS0_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS0_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress1_pkt_cnt */
#define SAND_HAL_QE_EGRESS1_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS1_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS1_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS1_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS1_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS1_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress2_pkt_cnt */
#define SAND_HAL_QE_EGRESS2_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS2_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS2_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS2_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS2_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS2_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress3_pkt_cnt */
#define SAND_HAL_QE_EGRESS3_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS3_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS3_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS3_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS3_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS3_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress4_pkt_cnt */
#define SAND_HAL_QE_EGRESS4_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS4_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS4_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS4_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS4_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS4_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress5_pkt_cnt */
#define SAND_HAL_QE_EGRESS5_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS5_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS5_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS5_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS5_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS5_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress6_pkt_cnt */
#define SAND_HAL_QE_EGRESS6_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS6_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS6_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS6_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS6_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS6_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress7_pkt_cnt */
#define SAND_HAL_QE_EGRESS7_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS7_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS7_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS7_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS7_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS7_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress8_pkt_cnt */
#define SAND_HAL_QE_EGRESS8_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS8_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS8_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS8_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS8_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS8_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress9_pkt_cnt */
#define SAND_HAL_QE_EGRESS9_PKT_CNT_PKT_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_EGRESS9_PKT_CNT_PKT_CNT_SHIFT                    0
#define SAND_HAL_QE_EGRESS9_PKT_CNT_PKT_CNT_MSB                      31
#define SAND_HAL_QE_EGRESS9_PKT_CNT_PKT_CNT_LSB                      0
#define SAND_HAL_QE_EGRESS9_PKT_CNT_PKT_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS9_PKT_CNT_PKT_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: egress10_pkt_cnt */
#define SAND_HAL_QE_EGRESS10_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS10_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS10_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS10_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS10_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS10_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress11_pkt_cnt */
#define SAND_HAL_QE_EGRESS11_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS11_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS11_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS11_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS11_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS11_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress12_pkt_cnt */
#define SAND_HAL_QE_EGRESS12_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS12_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS12_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS12_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS12_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS12_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress13_pkt_cnt */
#define SAND_HAL_QE_EGRESS13_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS13_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS13_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS13_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS13_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS13_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress14_pkt_cnt */
#define SAND_HAL_QE_EGRESS14_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS14_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS14_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS14_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS14_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS14_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress15_pkt_cnt */
#define SAND_HAL_QE_EGRESS15_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS15_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS15_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS15_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS15_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS15_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress16_pkt_cnt */
#define SAND_HAL_QE_EGRESS16_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS16_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS16_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS16_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS16_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS16_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress17_pkt_cnt */
#define SAND_HAL_QE_EGRESS17_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS17_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS17_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS17_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS17_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS17_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress18_pkt_cnt */
#define SAND_HAL_QE_EGRESS18_PKT_CNT_PKT_CNT_MASK                    0xffffffffU
#define SAND_HAL_QE_EGRESS18_PKT_CNT_PKT_CNT_SHIFT                   0
#define SAND_HAL_QE_EGRESS18_PKT_CNT_PKT_CNT_MSB                     31
#define SAND_HAL_QE_EGRESS18_PKT_CNT_PKT_CNT_LSB                     0
#define SAND_HAL_QE_EGRESS18_PKT_CNT_PKT_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS18_PKT_CNT_PKT_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress0_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS0_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress1_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS1_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress2_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS2_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress3_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS3_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress4_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS4_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress5_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS5_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress6_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS6_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress7_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS7_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress8_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS8_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress9_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB          31
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB          0
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS9_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress10_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS10_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress11_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS11_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress12_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS12_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress13_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS13_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress14_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS14_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress15_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS15_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress16_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS16_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress17_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS17_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress18_drop_byte_cnt */
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_DROP_BYTE_CNT_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_DROP_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_DROP_BYTE_CNT_MSB         31
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_DROP_BYTE_CNT_LSB         0
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_DROP_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS18_DROP_BYTE_CNT_DROP_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress0_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS0_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress1_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS1_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress2_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS2_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress3_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS3_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress4_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS4_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress5_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS5_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress6_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS6_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress7_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS7_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress8_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS8_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress9_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_DROP_PKT_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_DROP_PKT_CNT_MSB            31
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_DROP_PKT_CNT_LSB            0
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_DROP_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS9_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress10_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS10_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress11_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS11_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress12_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS12_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress13_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS13_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress14_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS14_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress15_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS15_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress16_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS16_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress17_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS17_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress18_drop_pkt_cnt */
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_DROP_PKT_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_DROP_PKT_CNT_MSB           31
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_DROP_PKT_CNT_LSB           0
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_DROP_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS18_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress_status */
#define SAND_HAL_QE_EGRESS_STATUS_NUM_UNUSED_PGS_MASK                0x007f0000U
#define SAND_HAL_QE_EGRESS_STATUS_NUM_UNUSED_PGS_SHIFT               16
#define SAND_HAL_QE_EGRESS_STATUS_NUM_UNUSED_PGS_MSB                 22
#define SAND_HAL_QE_EGRESS_STATUS_NUM_UNUSED_PGS_LSB                 16
#define SAND_HAL_QE_EGRESS_STATUS_NUM_UNUSED_PGS_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_STATUS_NUM_UNUSED_PGS_DEFAULT             0x0000007bU
#define SAND_HAL_QE_EGRESS_STATUS_HEC_CORRECTED_CNT_MASK             0x000000ffU
#define SAND_HAL_QE_EGRESS_STATUS_HEC_CORRECTED_CNT_SHIFT            0
#define SAND_HAL_QE_EGRESS_STATUS_HEC_CORRECTED_CNT_MSB              7
#define SAND_HAL_QE_EGRESS_STATUS_HEC_CORRECTED_CNT_LSB              0
#define SAND_HAL_QE_EGRESS_STATUS_HEC_CORRECTED_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_STATUS_HEC_CORRECTED_CNT_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: ldma_status */
#define SAND_HAL_QE_LDMA_STATUS_PCI_PRI_MASK                         0x0000f000U
#define SAND_HAL_QE_LDMA_STATUS_PCI_PRI_SHIFT                        12
#define SAND_HAL_QE_LDMA_STATUS_PCI_PRI_MSB                          15
#define SAND_HAL_QE_LDMA_STATUS_PCI_PRI_LSB                          12
#define SAND_HAL_QE_LDMA_STATUS_PCI_PRI_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_STATUS_PCI_PRI_DEFAULT                      0x00000000U
#define SAND_HAL_QE_LDMA_STATUS_PL3_PRI_MASK                         0x00000f00U
#define SAND_HAL_QE_LDMA_STATUS_PL3_PRI_SHIFT                        8
#define SAND_HAL_QE_LDMA_STATUS_PL3_PRI_MSB                          11
#define SAND_HAL_QE_LDMA_STATUS_PL3_PRI_LSB                          8
#define SAND_HAL_QE_LDMA_STATUS_PL3_PRI_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_STATUS_PL3_PRI_DEFAULT                      0x00000000U
#define SAND_HAL_QE_LDMA_STATUS_HEC_CORRECTED_CNT_MASK               0x000000ffU
#define SAND_HAL_QE_LDMA_STATUS_HEC_CORRECTED_CNT_SHIFT              0
#define SAND_HAL_QE_LDMA_STATUS_HEC_CORRECTED_CNT_MSB                7
#define SAND_HAL_QE_LDMA_STATUS_HEC_CORRECTED_CNT_LSB                0
#define SAND_HAL_QE_LDMA_STATUS_HEC_CORRECTED_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_LDMA_STATUS_HEC_CORRECTED_CNT_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: ldma_drop_line_cnt */
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_LINE_CNT_MASK                 0xffffffffU
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_LINE_CNT_SHIFT                0
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_LINE_CNT_MSB                  31
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_LINE_CNT_LSB                  0
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_LINE_CNT_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DROP_LINE_CNT_LINE_CNT_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: ldma_drop_pkt_cnt */
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_DROP_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_DROP_PKT_CNT_MSB               31
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_DROP_PKT_CNT_LSB               0
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_DROP_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: ldma_byte_cnt */
#define SAND_HAL_QE_LDMA_BYTE_CNT_BYTE_CNT_MASK                      0xffffffffU
#define SAND_HAL_QE_LDMA_BYTE_CNT_BYTE_CNT_SHIFT                     0
#define SAND_HAL_QE_LDMA_BYTE_CNT_BYTE_CNT_MSB                       31
#define SAND_HAL_QE_LDMA_BYTE_CNT_BYTE_CNT_LSB                       0
#define SAND_HAL_QE_LDMA_BYTE_CNT_BYTE_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_LDMA_BYTE_CNT_BYTE_CNT_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: ldma_pkt_cnt */
#define SAND_HAL_QE_LDMA_PKT_CNT_PKT_CNT_MASK                        0xffffffffU
#define SAND_HAL_QE_LDMA_PKT_CNT_PKT_CNT_SHIFT                       0
#define SAND_HAL_QE_LDMA_PKT_CNT_PKT_CNT_MSB                         31
#define SAND_HAL_QE_LDMA_PKT_CNT_PKT_CNT_LSB                         0
#define SAND_HAL_QE_LDMA_PKT_CNT_PKT_CNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_LDMA_PKT_CNT_PKT_CNT_DEFAULT                     0x00000000U

/* field level defines for Device: QE  Register: pci_egress_rx_byte_cnt */
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_NUM_EGRESS_BYTES_MASK     0xffffffffU
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_NUM_EGRESS_BYTES_SHIFT    0
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_NUM_EGRESS_BYTES_MSB      31
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_NUM_EGRESS_BYTES_LSB      0
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_NUM_EGRESS_BYTES_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_EGRESS_RX_BYTE_CNT_NUM_EGRESS_BYTES_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: pci_egress_rx_pkt_cnt */
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_NUM_EGRESS_PKTS_MASK       0xffffffffU
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_NUM_EGRESS_PKTS_SHIFT      0
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_NUM_EGRESS_PKTS_MSB        31
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_NUM_EGRESS_PKTS_LSB        0
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_NUM_EGRESS_PKTS_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_EGRESS_RX_PKT_CNT_NUM_EGRESS_PKTS_DEFAULT    0x00000000U

/* field level defines for Device: QE  Register: pci_ldma_rx_byte_cnt */
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_NUM_LDMA_BYTES_MASK         0xffffffffU
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_NUM_LDMA_BYTES_SHIFT        0
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_NUM_LDMA_BYTES_MSB          31
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_NUM_LDMA_BYTES_LSB          0
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_NUM_LDMA_BYTES_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_LDMA_RX_BYTE_CNT_NUM_LDMA_BYTES_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: pci_ldma_rx_pkt_cnt */
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_NUM_LDMA_PKTS_MASK           0xffffffffU
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_NUM_LDMA_PKTS_SHIFT          0
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_NUM_LDMA_PKTS_MSB            31
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_NUM_LDMA_PKTS_LSB            0
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_NUM_LDMA_PKTS_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_LDMA_RX_PKT_CNT_NUM_LDMA_PKTS_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: pci_rxstats_ctl */
#define SAND_HAL_QE_PCI_RXSTATS_CTL_DISCARD_MASK                     0x00000001U
#define SAND_HAL_QE_PCI_RXSTATS_CTL_DISCARD_SHIFT                    0
#define SAND_HAL_QE_PCI_RXSTATS_CTL_DISCARD_MSB                      0
#define SAND_HAL_QE_PCI_RXSTATS_CTL_DISCARD_LSB                      0
#define SAND_HAL_QE_PCI_RXSTATS_CTL_DISCARD_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXSTATS_CTL_DISCARD_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: pci_rx_cntstats_initiate */
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_RXSTATS_ADDR_MASK     0xfffffffcU
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_RXSTATS_ADDR_SHIFT    2
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_RXSTATS_ADDR_MSB      31
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_RXSTATS_ADDR_LSB      2
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_RXSTATS_ADDR_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_RXSTATS_ADDR_DEFAULT  0x00000000U
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_NUM_QUADRANTS_MASK    0x00000003U
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_NUM_QUADRANTS_SHIFT   0
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_NUM_QUADRANTS_MSB     1
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_NUM_QUADRANTS_LSB     0
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_NUM_QUADRANTS_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RX_CNTSTATS_INITIATE_C_NUM_QUADRANTS_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pci_rx_depthstats_initiate */
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_RXSTATS_ADDR_MASK   0xfffffffcU
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_RXSTATS_ADDR_SHIFT  2
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_RXSTATS_ADDR_MSB    31
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_RXSTATS_ADDR_LSB    2
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_RXSTATS_ADDR_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_RXSTATS_ADDR_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_NUM_QUADRANTS_MASK  0x00000003U
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_NUM_QUADRANTS_SHIFT 0
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_NUM_QUADRANTS_MSB   1
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_NUM_QUADRANTS_LSB   0
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_NUM_QUADRANTS_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RX_DEPTHSTATS_INITIATE_D_NUM_QUADRANTS_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pci_tx_byte_cnt */
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_NUM_TX_BYTES_MASK                0xffffffffU
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_NUM_TX_BYTES_SHIFT               0
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_NUM_TX_BYTES_MSB                 31
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_NUM_TX_BYTES_LSB                 0
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_NUM_TX_BYTES_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_TX_BYTE_CNT_NUM_TX_BYTES_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: pci_tx_pkt_cnt */
#define SAND_HAL_QE_PCI_TX_PKT_CNT_NUM_TX_PKTS_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI_TX_PKT_CNT_NUM_TX_PKTS_SHIFT                 0
#define SAND_HAL_QE_PCI_TX_PKT_CNT_NUM_TX_PKTS_MSB                   31
#define SAND_HAL_QE_PCI_TX_PKT_CNT_NUM_TX_PKTS_LSB                   0
#define SAND_HAL_QE_PCI_TX_PKT_CNT_NUM_TX_PKTS_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_TX_PKT_CNT_NUM_TX_PKTS_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pl3_egress_byte_cnt */
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_EGRESS_BYTE_CNT_MASK         0x0000ffffU
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_EGRESS_BYTE_CNT_SHIFT        0
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_EGRESS_BYTE_CNT_MSB          15
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_EGRESS_BYTE_CNT_LSB          0
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_EGRESS_BYTE_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_EGRESS_BYTE_CNT_EGRESS_BYTE_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: pl3_egress_pkt_cnt */
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_EGRESS_PKT_CNT_MASK           0x0000ffffU
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_EGRESS_PKT_CNT_SHIFT          0
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_EGRESS_PKT_CNT_MSB            15
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_EGRESS_PKT_CNT_LSB            0
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_EGRESS_PKT_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_EGRESS_PKT_CNT_EGRESS_PKT_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: pl3_ldma_byte_cnt */
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_LDMA_BYTE_CNT_MASK             0x0000ffffU
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_LDMA_BYTE_CNT_SHIFT            0
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_LDMA_BYTE_CNT_MSB              15
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_LDMA_BYTE_CNT_LSB              0
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_LDMA_BYTE_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_LDMA_BYTE_CNT_LDMA_BYTE_CNT_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pl3_ldma_pkt_cnt */
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_LDMA_PKT_CNT_MASK               0x0000ffffU
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_LDMA_PKT_CNT_SHIFT              0
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_LDMA_PKT_CNT_MSB                15
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_LDMA_PKT_CNT_LSB                0
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_LDMA_PKT_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_LDMA_PKT_CNT_LDMA_PKT_CNT_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: pl3_tx_byte_cnt */
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_BYTE_CNT_MASK                    0x0000ffffU
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_BYTE_CNT_SHIFT                   0
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_BYTE_CNT_MSB                     15
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_BYTE_CNT_LSB                     0
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_BYTE_CNT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_TX_BYTE_CNT_BYTE_CNT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: pl3_tx_pkt_cnt */
#define SAND_HAL_QE_PL3_TX_PKT_CNT_PKT_CNT_MASK                      0x0000ffffU
#define SAND_HAL_QE_PL3_TX_PKT_CNT_PKT_CNT_SHIFT                     0
#define SAND_HAL_QE_PL3_TX_PKT_CNT_PKT_CNT_MSB                       15
#define SAND_HAL_QE_PL3_TX_PKT_CNT_PKT_CNT_LSB                       0
#define SAND_HAL_QE_PL3_TX_PKT_CNT_PKT_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_TX_PKT_CNT_PKT_CNT_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: qmgr_status */
#define SAND_HAL_QE_QMGR_STATUS_DMA_Q_NUM_MASK                       0x3ff00000U
#define SAND_HAL_QE_QMGR_STATUS_DMA_Q_NUM_SHIFT                      20
#define SAND_HAL_QE_QMGR_STATUS_DMA_Q_NUM_MSB                        29
#define SAND_HAL_QE_QMGR_STATUS_DMA_Q_NUM_LSB                        20
#define SAND_HAL_QE_QMGR_STATUS_DMA_Q_NUM_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_STATUS_DMA_Q_NUM_DEFAULT                    0x00000000U
#define SAND_HAL_QE_QMGR_STATUS_DMA_ERR_CNT_MASK                     0x000f0000U
#define SAND_HAL_QE_QMGR_STATUS_DMA_ERR_CNT_SHIFT                    16
#define SAND_HAL_QE_QMGR_STATUS_DMA_ERR_CNT_MSB                      19
#define SAND_HAL_QE_QMGR_STATUS_DMA_ERR_CNT_LSB                      16
#define SAND_HAL_QE_QMGR_STATUS_DMA_ERR_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_STATUS_DMA_ERR_CNT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_QMGR_STATUS_PAGE_Q_NUM_MASK                      0x000003ffU
#define SAND_HAL_QE_QMGR_STATUS_PAGE_Q_NUM_SHIFT                     0
#define SAND_HAL_QE_QMGR_STATUS_PAGE_Q_NUM_MSB                       9
#define SAND_HAL_QE_QMGR_STATUS_PAGE_Q_NUM_LSB                       0
#define SAND_HAL_QE_QMGR_STATUS_PAGE_Q_NUM_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_STATUS_PAGE_Q_NUM_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_drop_byte_cntr0 */
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_AGR_DROP_BYTE_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_AGR_DROP_BYTE_CNTR0_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_AGR_DROP_BYTE_CNTR0_MSB 31
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_AGR_DROP_BYTE_CNTR0_LSB 0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_AGR_DROP_BYTE_CNTR0_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR0_AGR_DROP_BYTE_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_rx_byte_cntr0 */
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_AGR_RX_BYTE_CNTR0_MASK    0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_AGR_RX_BYTE_CNTR0_SHIFT   0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_AGR_RX_BYTE_CNTR0_MSB     31
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_AGR_RX_BYTE_CNTR0_LSB     0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_AGR_RX_BYTE_CNTR0_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR0_AGR_RX_BYTE_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_drop_pkt_cntr0 */
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_AGR_DROP_PKT_CNTR0_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_AGR_DROP_PKT_CNTR0_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_AGR_DROP_PKT_CNTR0_MSB   25
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_AGR_DROP_PKT_CNTR0_LSB   0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_AGR_DROP_PKT_CNTR0_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR0_AGR_DROP_PKT_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_rx_pkt_cntr0 */
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_AGR_RX_PKT_CNTR0_MASK      0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_AGR_RX_PKT_CNTR0_SHIFT     0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_AGR_RX_PKT_CNTR0_MSB       25
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_AGR_RX_PKT_CNTR0_LSB       0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_AGR_RX_PKT_CNTR0_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR0_AGR_RX_PKT_CNTR0_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_drop_byte_cntr1 */
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_AGR_DROP_BYTE_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_AGR_DROP_BYTE_CNTR1_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_AGR_DROP_BYTE_CNTR1_MSB 31
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_AGR_DROP_BYTE_CNTR1_LSB 0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_AGR_DROP_BYTE_CNTR1_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR1_AGR_DROP_BYTE_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_rx_byte_cntr1 */
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_AGR_RX_BYTE_CNTR1_MASK    0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_AGR_RX_BYTE_CNTR1_SHIFT   0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_AGR_RX_BYTE_CNTR1_MSB     31
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_AGR_RX_BYTE_CNTR1_LSB     0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_AGR_RX_BYTE_CNTR1_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR1_AGR_RX_BYTE_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_drop_pkt_cntr1 */
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_AGR_DROP_PKT_CNTR1_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_AGR_DROP_PKT_CNTR1_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_AGR_DROP_PKT_CNTR1_MSB   25
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_AGR_DROP_PKT_CNTR1_LSB   0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_AGR_DROP_PKT_CNTR1_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR1_AGR_DROP_PKT_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_rx_pkt_cntr1 */
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_AGR_RX_PKT_CNTR1_MASK      0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_AGR_RX_PKT_CNTR1_SHIFT     0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_AGR_RX_PKT_CNTR1_MSB       25
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_AGR_RX_PKT_CNTR1_LSB       0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_AGR_RX_PKT_CNTR1_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR1_AGR_RX_PKT_CNTR1_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_drop_byte_cntr2 */
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_AGR_DROP_BYTE_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_AGR_DROP_BYTE_CNTR2_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_AGR_DROP_BYTE_CNTR2_MSB 31
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_AGR_DROP_BYTE_CNTR2_LSB 0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_AGR_DROP_BYTE_CNTR2_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR2_AGR_DROP_BYTE_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_rx_byte_cntr2 */
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_AGR_RX_BYTE_CNTR2_MASK    0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_AGR_RX_BYTE_CNTR2_SHIFT   0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_AGR_RX_BYTE_CNTR2_MSB     31
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_AGR_RX_BYTE_CNTR2_LSB     0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_AGR_RX_BYTE_CNTR2_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR2_AGR_RX_BYTE_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_drop_pkt_cntr2 */
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_AGR_DROP_PKT_CNTR2_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_AGR_DROP_PKT_CNTR2_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_AGR_DROP_PKT_CNTR2_MSB   25
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_AGR_DROP_PKT_CNTR2_LSB   0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_AGR_DROP_PKT_CNTR2_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR2_AGR_DROP_PKT_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_rx_pkt_cntr2 */
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_AGR_RX_PKT_CNTR2_MASK      0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_AGR_RX_PKT_CNTR2_SHIFT     0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_AGR_RX_PKT_CNTR2_MSB       25
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_AGR_RX_PKT_CNTR2_LSB       0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_AGR_RX_PKT_CNTR2_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR2_AGR_RX_PKT_CNTR2_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_drop_byte_cntr3 */
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_AGR_DROP_BYTE_CNTR3_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_AGR_DROP_BYTE_CNTR3_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_AGR_DROP_BYTE_CNTR3_MSB 31
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_AGR_DROP_BYTE_CNTR3_LSB 0
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_AGR_DROP_BYTE_CNTR3_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_DROP_BYTE_CNTR3_AGR_DROP_BYTE_CNTR3_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_rx_byte_cntr3 */
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_AGR_RX_BYTE_CNTR3_MASK    0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_AGR_RX_BYTE_CNTR3_SHIFT   0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_AGR_RX_BYTE_CNTR3_MSB     31
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_AGR_RX_BYTE_CNTR3_LSB     0
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_AGR_RX_BYTE_CNTR3_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_RX_BYTE_CNTR3_AGR_RX_BYTE_CNTR3_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_drop_pkt_cntr3 */
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_AGR_DROP_PKT_CNTR3_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_AGR_DROP_PKT_CNTR3_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_AGR_DROP_PKT_CNTR3_MSB   25
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_AGR_DROP_PKT_CNTR3_LSB   0
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_AGR_DROP_PKT_CNTR3_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_DROP_PKT_CNTR3_AGR_DROP_PKT_CNTR3_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_rx_pkt_cntr3 */
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_AGR_RX_PKT_CNTR3_MASK      0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_AGR_RX_PKT_CNTR3_SHIFT     0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_AGR_RX_PKT_CNTR3_MSB       25
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_AGR_RX_PKT_CNTR3_LSB       0
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_AGR_RX_PKT_CNTR3_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_RX_PKT_CNTR3_AGR_RX_PKT_CNTR3_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_free_list_head */
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_FREE_LIST_HEAD_MASK          0x00000fffU
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_FREE_LIST_HEAD_SHIFT         0
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_FREE_LIST_HEAD_MSB           11
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_FREE_LIST_HEAD_LSB           0
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_FREE_LIST_HEAD_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_FREE_LIST_HEAD_FREE_LIST_HEAD_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: qmgr_free_list_tail */
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_FREE_LIST_TAIL_MASK          0x00000fffU
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_FREE_LIST_TAIL_SHIFT         0
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_FREE_LIST_TAIL_MSB           11
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_FREE_LIST_TAIL_LSB           0
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_FREE_LIST_TAIL_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_FREE_LIST_TAIL_FREE_LIST_TAIL_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: qmgr_num_free_pages */
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_NUM_FREE_PAGES_MASK          0x00001fffU
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_NUM_FREE_PAGES_SHIFT         0
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_NUM_FREE_PAGES_MSB           12
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_NUM_FREE_PAGES_LSB           0
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_NUM_FREE_PAGES_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_NUM_FREE_PAGES_NUM_FREE_PAGES_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: qmgr_selected_q */
#define SAND_HAL_QE_QMGR_SELECTED_Q_SELECTED_Q_MASK                  0x000003ffU
#define SAND_HAL_QE_QMGR_SELECTED_Q_SELECTED_Q_SHIFT                 0
#define SAND_HAL_QE_QMGR_SELECTED_Q_SELECTED_Q_MSB                   9
#define SAND_HAL_QE_QMGR_SELECTED_Q_SELECTED_Q_LSB                   0
#define SAND_HAL_QE_QMGR_SELECTED_Q_SELECTED_Q_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SELECTED_Q_SELECTED_Q_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_drop_byte_cntr0 */
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_SLQ_DROP_BYTE_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_SLQ_DROP_BYTE_CNTR0_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_SLQ_DROP_BYTE_CNTR0_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_SLQ_DROP_BYTE_CNTR0_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_SLQ_DROP_BYTE_CNTR0_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR0_SLQ_DROP_BYTE_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_rx_byte_cntr0 */
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_SLQ_RX_BYTE_CNTR0_MASK    0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_SLQ_RX_BYTE_CNTR0_SHIFT   0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_SLQ_RX_BYTE_CNTR0_MSB     31
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_SLQ_RX_BYTE_CNTR0_LSB     0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_SLQ_RX_BYTE_CNTR0_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR0_SLQ_RX_BYTE_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_drop_pkt_cntr0 */
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_SLQ_DROP_PKT_CNTR0_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_SLQ_DROP_PKT_CNTR0_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_SLQ_DROP_PKT_CNTR0_MSB   25
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_SLQ_DROP_PKT_CNTR0_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_SLQ_DROP_PKT_CNTR0_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR0_SLQ_DROP_PKT_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_rx_pkt_cntr0 */
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_SLQ_RX_PKT_CNTR0_MASK      0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_SLQ_RX_PKT_CNTR0_SHIFT     0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_SLQ_RX_PKT_CNTR0_MSB       25
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_SLQ_RX_PKT_CNTR0_LSB       0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_SLQ_RX_PKT_CNTR0_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR0_SLQ_RX_PKT_CNTR0_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_drop_byte_cntr1 */
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_SLQ_DROP_BYTE_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_SLQ_DROP_BYTE_CNTR1_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_SLQ_DROP_BYTE_CNTR1_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_SLQ_DROP_BYTE_CNTR1_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_SLQ_DROP_BYTE_CNTR1_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR1_SLQ_DROP_BYTE_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_rx_byte_cntr1 */
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_SLQ_RX_BYTE_CNTR1_MASK    0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_SLQ_RX_BYTE_CNTR1_SHIFT   0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_SLQ_RX_BYTE_CNTR1_MSB     31
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_SLQ_RX_BYTE_CNTR1_LSB     0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_SLQ_RX_BYTE_CNTR1_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR1_SLQ_RX_BYTE_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_drop_pkt_cntr1 */
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_SLQ_DROP_PKT_CNTR1_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_SLQ_DROP_PKT_CNTR1_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_SLQ_DROP_PKT_CNTR1_MSB   25
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_SLQ_DROP_PKT_CNTR1_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_SLQ_DROP_PKT_CNTR1_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR1_SLQ_DROP_PKT_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_rx_pkt_cntr1 */
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_SLQ_RX_PKT_CNTR1_MASK      0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_SLQ_RX_PKT_CNTR1_SHIFT     0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_SLQ_RX_PKT_CNTR1_MSB       25
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_SLQ_RX_PKT_CNTR1_LSB       0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_SLQ_RX_PKT_CNTR1_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR1_SLQ_RX_PKT_CNTR1_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_drop_byte_cntr2 */
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_SLQ_DROP_BYTE_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_SLQ_DROP_BYTE_CNTR2_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_SLQ_DROP_BYTE_CNTR2_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_SLQ_DROP_BYTE_CNTR2_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_SLQ_DROP_BYTE_CNTR2_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR2_SLQ_DROP_BYTE_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_rx_byte_cntr2 */
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_SLQ_RX_BYTE_CNTR2_MASK    0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_SLQ_RX_BYTE_CNTR2_SHIFT   0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_SLQ_RX_BYTE_CNTR2_MSB     31
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_SLQ_RX_BYTE_CNTR2_LSB     0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_SLQ_RX_BYTE_CNTR2_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR2_SLQ_RX_BYTE_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_drop_pkt_cntr2 */
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_SLQ_DROP_PKT_CNTR2_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_SLQ_DROP_PKT_CNTR2_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_SLQ_DROP_PKT_CNTR2_MSB   25
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_SLQ_DROP_PKT_CNTR2_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_SLQ_DROP_PKT_CNTR2_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR2_SLQ_DROP_PKT_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_rx_pkt_cntr2 */
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_SLQ_RX_PKT_CNTR2_MASK      0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_SLQ_RX_PKT_CNTR2_SHIFT     0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_SLQ_RX_PKT_CNTR2_MSB       25
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_SLQ_RX_PKT_CNTR2_LSB       0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_SLQ_RX_PKT_CNTR2_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR2_SLQ_RX_PKT_CNTR2_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_drop_byte_cntr3 */
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_SLQ_DROP_BYTE_CNTR3_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_SLQ_DROP_BYTE_CNTR3_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_SLQ_DROP_BYTE_CNTR3_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_SLQ_DROP_BYTE_CNTR3_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_SLQ_DROP_BYTE_CNTR3_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_DROP_BYTE_CNTR3_SLQ_DROP_BYTE_CNTR3_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_rx_byte_cntr3 */
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_SLQ_RX_BYTE_CNTR3_MASK    0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_SLQ_RX_BYTE_CNTR3_SHIFT   0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_SLQ_RX_BYTE_CNTR3_MSB     31
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_SLQ_RX_BYTE_CNTR3_LSB     0
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_SLQ_RX_BYTE_CNTR3_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_RX_BYTE_CNTR3_SLQ_RX_BYTE_CNTR3_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_drop_pkt_cntr3 */
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_SLQ_DROP_PKT_CNTR3_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_SLQ_DROP_PKT_CNTR3_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_SLQ_DROP_PKT_CNTR3_MSB   25
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_SLQ_DROP_PKT_CNTR3_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_SLQ_DROP_PKT_CNTR3_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_DROP_PKT_CNTR3_SLQ_DROP_PKT_CNTR3_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_rx_pkt_cntr3 */
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_SLQ_RX_PKT_CNTR3_MASK      0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_SLQ_RX_PKT_CNTR3_SHIFT     0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_SLQ_RX_PKT_CNTR3_MSB       25
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_SLQ_RX_PKT_CNTR3_LSB       0
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_SLQ_RX_PKT_CNTR3_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_RX_PKT_CNTR3_SLQ_RX_PKT_CNTR3_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_mark_pkt_cntr0 */
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_SLQ_MARK_PKT_CNTR0_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_SLQ_MARK_PKT_CNTR0_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_SLQ_MARK_PKT_CNTR0_MSB   25
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_SLQ_MARK_PKT_CNTR0_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_SLQ_MARK_PKT_CNTR0_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR0_SLQ_MARK_PKT_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_mark_byte_cntr0 */
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_SLQ_MARK_BYTE_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_SLQ_MARK_BYTE_CNTR0_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_SLQ_MARK_BYTE_CNTR0_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_SLQ_MARK_BYTE_CNTR0_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_SLQ_MARK_BYTE_CNTR0_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR0_SLQ_MARK_BYTE_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_mark_pkt_cntr1 */
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_SLQ_MARK_PKT_CNTR1_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_SLQ_MARK_PKT_CNTR1_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_SLQ_MARK_PKT_CNTR1_MSB   25
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_SLQ_MARK_PKT_CNTR1_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_SLQ_MARK_PKT_CNTR1_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR1_SLQ_MARK_PKT_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_mark_byte_cntr1 */
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_SLQ_MARK_BYTE_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_SLQ_MARK_BYTE_CNTR1_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_SLQ_MARK_BYTE_CNTR1_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_SLQ_MARK_BYTE_CNTR1_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_SLQ_MARK_BYTE_CNTR1_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR1_SLQ_MARK_BYTE_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_mark_pkt_cntr2 */
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_SLQ_MARK_PKT_CNTR2_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_SLQ_MARK_PKT_CNTR2_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_SLQ_MARK_PKT_CNTR2_MSB   25
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_SLQ_MARK_PKT_CNTR2_LSB   0
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_SLQ_MARK_PKT_CNTR2_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_MARK_PKT_CNTR2_SLQ_MARK_PKT_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_slq_mark_byte_cntr2 */
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_SLQ_MARK_BYTE_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_SLQ_MARK_BYTE_CNTR2_SHIFT 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_SLQ_MARK_BYTE_CNTR2_MSB 31
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_SLQ_MARK_BYTE_CNTR2_LSB 0
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_SLQ_MARK_BYTE_CNTR2_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_SLQ_MARK_BYTE_CNTR2_SLQ_MARK_BYTE_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: sci_status1 */
#define SAND_HAL_QE_SCI_STATUS1_RATE_PACK_CNT_MASK                   0xffff0000U
#define SAND_HAL_QE_SCI_STATUS1_RATE_PACK_CNT_SHIFT                  16
#define SAND_HAL_QE_SCI_STATUS1_RATE_PACK_CNT_MSB                    31
#define SAND_HAL_QE_SCI_STATUS1_RATE_PACK_CNT_LSB                    16
#define SAND_HAL_QE_SCI_STATUS1_RATE_PACK_CNT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SCI_STATUS1_RATE_PACK_CNT_DEFAULT                0x00000000U
#define SAND_HAL_QE_SCI_STATUS1_MISSING_SOT_CNT_MASK                 0x0000ff00U
#define SAND_HAL_QE_SCI_STATUS1_MISSING_SOT_CNT_SHIFT                8
#define SAND_HAL_QE_SCI_STATUS1_MISSING_SOT_CNT_MSB                  15
#define SAND_HAL_QE_SCI_STATUS1_MISSING_SOT_CNT_LSB                  8
#define SAND_HAL_QE_SCI_STATUS1_MISSING_SOT_CNT_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SCI_STATUS1_MISSING_SOT_CNT_DEFAULT              0x00000000U
#define SAND_HAL_QE_SCI_STATUS1_SELECTED_BM_MASK                     0x00000002U
#define SAND_HAL_QE_SCI_STATUS1_SELECTED_BM_SHIFT                    1
#define SAND_HAL_QE_SCI_STATUS1_SELECTED_BM_MSB                      1
#define SAND_HAL_QE_SCI_STATUS1_SELECTED_BM_LSB                      1
#define SAND_HAL_QE_SCI_STATUS1_SELECTED_BM_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SCI_STATUS1_SELECTED_BM_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: sci_status2 */
#define SAND_HAL_QE_SCI_STATUS2_PB_PACK_CNT_MASK                     0xffff0000U
#define SAND_HAL_QE_SCI_STATUS2_PB_PACK_CNT_SHIFT                    16
#define SAND_HAL_QE_SCI_STATUS2_PB_PACK_CNT_MSB                      31
#define SAND_HAL_QE_SCI_STATUS2_PB_PACK_CNT_LSB                      16
#define SAND_HAL_QE_SCI_STATUS2_PB_PACK_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SCI_STATUS2_PB_PACK_CNT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SCI_STATUS2_GRANT_PACK_CNT_MASK                  0x0000ffffU
#define SAND_HAL_QE_SCI_STATUS2_GRANT_PACK_CNT_SHIFT                 0
#define SAND_HAL_QE_SCI_STATUS2_GRANT_PACK_CNT_MSB                   15
#define SAND_HAL_QE_SCI_STATUS2_GRANT_PACK_CNT_LSB                   0
#define SAND_HAL_QE_SCI_STATUS2_GRANT_PACK_CNT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SCI_STATUS2_GRANT_PACK_CNT_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: si0_status */
#define SAND_HAL_QE_SI0_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI0_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI0_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI0_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI0_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI0_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI0_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI0_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI0_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI0_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI0_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI0_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI0_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI0_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI0_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI0_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI0_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI0_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI0_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI0_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI0_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI0_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI0_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI0_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI0_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI0_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI0_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI0_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI0_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI0_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI0_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI0_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI0_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI0_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI0_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI0_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI0_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI0_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI0_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI0_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI0_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI0_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI0_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI0_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI0_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI0_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si1_status */
#define SAND_HAL_QE_SI1_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI1_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI1_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI1_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI1_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI1_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI1_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI1_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI1_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI1_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI1_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI1_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI1_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI1_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI1_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI1_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI1_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI1_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI1_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI1_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI1_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI1_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI1_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI1_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI1_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI1_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI1_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI1_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI1_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI1_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI1_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI1_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI1_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI1_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI1_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI1_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI1_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI1_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI1_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI1_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI1_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI1_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI1_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI1_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI1_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI1_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si2_status */
#define SAND_HAL_QE_SI2_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI2_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI2_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI2_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI2_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI2_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI2_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI2_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI2_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI2_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI2_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI2_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI2_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI2_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI2_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI2_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI2_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI2_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI2_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI2_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI2_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI2_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI2_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI2_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI2_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI2_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI2_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI2_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI2_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI2_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI2_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI2_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI2_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI2_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI2_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI2_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI2_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI2_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI2_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI2_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI2_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI2_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI2_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI2_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI2_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI2_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si3_status */
#define SAND_HAL_QE_SI3_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI3_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI3_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI3_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI3_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI3_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI3_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI3_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI3_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI3_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI3_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI3_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI3_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI3_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI3_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI3_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI3_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI3_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI3_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI3_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI3_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI3_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI3_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI3_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI3_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI3_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI3_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI3_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI3_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI3_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI3_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI3_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI3_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI3_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI3_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI3_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI3_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI3_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI3_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI3_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI3_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI3_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI3_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI3_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI3_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI3_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si4_status */
#define SAND_HAL_QE_SI4_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI4_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI4_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI4_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI4_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI4_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI4_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI4_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI4_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI4_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI4_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI4_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI4_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI4_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI4_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI4_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI4_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI4_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI4_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI4_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI4_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI4_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI4_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI4_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI4_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI4_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI4_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI4_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI4_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI4_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI4_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI4_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI4_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI4_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI4_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI4_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI4_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI4_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI4_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI4_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI4_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI4_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI4_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI4_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI4_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI4_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si5_status */
#define SAND_HAL_QE_SI5_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI5_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI5_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI5_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI5_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI5_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI5_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI5_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI5_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI5_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI5_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI5_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI5_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI5_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI5_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI5_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI5_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI5_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI5_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI5_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI5_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI5_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI5_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI5_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI5_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI5_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI5_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI5_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI5_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI5_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI5_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI5_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI5_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI5_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI5_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI5_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI5_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI5_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI5_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI5_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI5_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI5_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI5_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI5_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI5_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI5_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si6_status */
#define SAND_HAL_QE_SI6_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI6_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI6_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI6_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI6_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI6_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI6_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI6_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI6_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI6_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI6_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI6_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI6_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI6_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI6_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI6_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI6_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI6_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI6_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI6_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI6_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI6_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI6_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI6_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI6_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI6_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI6_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI6_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI6_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI6_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI6_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI6_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI6_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI6_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI6_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI6_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI6_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI6_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI6_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI6_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI6_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI6_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI6_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI6_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI6_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI6_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si7_status */
#define SAND_HAL_QE_SI7_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI7_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI7_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI7_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI7_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI7_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI7_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI7_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI7_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI7_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI7_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI7_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI7_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI7_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI7_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI7_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI7_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI7_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI7_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI7_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI7_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI7_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI7_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI7_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI7_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI7_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI7_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI7_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI7_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI7_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI7_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI7_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI7_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI7_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI7_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI7_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI7_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI7_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI7_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI7_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI7_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI7_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI7_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI7_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI7_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI7_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si8_status */
#define SAND_HAL_QE_SI8_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI8_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI8_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI8_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI8_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI8_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI8_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI8_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI8_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI8_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI8_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI8_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI8_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI8_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI8_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI8_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI8_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI8_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI8_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI8_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI8_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI8_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI8_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI8_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI8_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI8_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI8_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI8_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI8_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI8_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI8_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI8_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI8_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI8_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI8_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI8_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI8_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI8_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI8_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI8_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI8_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI8_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI8_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI8_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI8_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI8_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si9_status */
#define SAND_HAL_QE_SI9_STATUS_RCVD_KERR_CHAR_CNT_MASK               0x03c00000U
#define SAND_HAL_QE_SI9_STATUS_RCVD_KERR_CHAR_CNT_SHIFT              22
#define SAND_HAL_QE_SI9_STATUS_RCVD_KERR_CHAR_CNT_MSB                25
#define SAND_HAL_QE_SI9_STATUS_RCVD_KERR_CHAR_CNT_LSB                22
#define SAND_HAL_QE_SI9_STATUS_RCVD_KERR_CHAR_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI9_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT            0x00000000U
#define SAND_HAL_QE_SI9_STATUS_TERM_MASK                             0x00300000U
#define SAND_HAL_QE_SI9_STATUS_TERM_SHIFT                            20
#define SAND_HAL_QE_SI9_STATUS_TERM_MSB                              21
#define SAND_HAL_QE_SI9_STATUS_TERM_LSB                              20
#define SAND_HAL_QE_SI9_STATUS_TERM_TYPE                             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATUS_TERM_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI9_STATUS_SYNCDET_MASK                          0x00080000U
#define SAND_HAL_QE_SI9_STATUS_SYNCDET_SHIFT                         19
#define SAND_HAL_QE_SI9_STATUS_SYNCDET_MSB                           19
#define SAND_HAL_QE_SI9_STATUS_SYNCDET_LSB                           19
#define SAND_HAL_QE_SI9_STATUS_SYNCDET_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATUS_SYNCDET_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI9_STATUS_RXLOCKR_MASK                          0x00040000U
#define SAND_HAL_QE_SI9_STATUS_RXLOCKR_SHIFT                         18
#define SAND_HAL_QE_SI9_STATUS_RXLOCKR_MSB                           18
#define SAND_HAL_QE_SI9_STATUS_RXLOCKR_LSB                           18
#define SAND_HAL_QE_SI9_STATUS_RXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATUS_RXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI9_STATUS_PASSN_MASK                            0x00020000U
#define SAND_HAL_QE_SI9_STATUS_PASSN_SHIFT                           17
#define SAND_HAL_QE_SI9_STATUS_PASSN_MSB                             17
#define SAND_HAL_QE_SI9_STATUS_PASSN_LSB                             17
#define SAND_HAL_QE_SI9_STATUS_PASSN_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATUS_PASSN_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI9_STATUS_TXLOCKR_MASK                          0x00010000U
#define SAND_HAL_QE_SI9_STATUS_TXLOCKR_SHIFT                         16
#define SAND_HAL_QE_SI9_STATUS_TXLOCKR_MSB                           16
#define SAND_HAL_QE_SI9_STATUS_TXLOCKR_LSB                           16
#define SAND_HAL_QE_SI9_STATUS_TXLOCKR_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATUS_TXLOCKR_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI9_STATUS_TIME_ALIGNED_MASK                     0x00000008U
#define SAND_HAL_QE_SI9_STATUS_TIME_ALIGNED_SHIFT                    3
#define SAND_HAL_QE_SI9_STATUS_TIME_ALIGNED_MSB                      3
#define SAND_HAL_QE_SI9_STATUS_TIME_ALIGNED_LSB                      3
#define SAND_HAL_QE_SI9_STATUS_TIME_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATUS_TIME_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI9_STATUS_BYTE_ALIGNED_MASK                     0x00000002U
#define SAND_HAL_QE_SI9_STATUS_BYTE_ALIGNED_SHIFT                    1
#define SAND_HAL_QE_SI9_STATUS_BYTE_ALIGNED_MSB                      1
#define SAND_HAL_QE_SI9_STATUS_BYTE_ALIGNED_LSB                      1
#define SAND_HAL_QE_SI9_STATUS_BYTE_ALIGNED_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATUS_BYTE_ALIGNED_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI9_STATUS_RXLOS_MASK                            0x00000001U
#define SAND_HAL_QE_SI9_STATUS_RXLOS_SHIFT                           0
#define SAND_HAL_QE_SI9_STATUS_RXLOS_MSB                             0
#define SAND_HAL_QE_SI9_STATUS_RXLOS_LSB                             0
#define SAND_HAL_QE_SI9_STATUS_RXLOS_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATUS_RXLOS_DEFAULT                         0x00000001U

/* field level defines for Device: QE  Register: si10_status */
#define SAND_HAL_QE_SI10_STATUS_RCVD_KERR_CHAR_CNT_MASK              0x03c00000U
#define SAND_HAL_QE_SI10_STATUS_RCVD_KERR_CHAR_CNT_SHIFT             22
#define SAND_HAL_QE_SI10_STATUS_RCVD_KERR_CHAR_CNT_MSB               25
#define SAND_HAL_QE_SI10_STATUS_RCVD_KERR_CHAR_CNT_LSB               22
#define SAND_HAL_QE_SI10_STATUS_RCVD_KERR_CHAR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI10_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI10_STATUS_TERM_MASK                            0x00300000U
#define SAND_HAL_QE_SI10_STATUS_TERM_SHIFT                           20
#define SAND_HAL_QE_SI10_STATUS_TERM_MSB                             21
#define SAND_HAL_QE_SI10_STATUS_TERM_LSB                             20
#define SAND_HAL_QE_SI10_STATUS_TERM_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATUS_TERM_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI10_STATUS_SYNCDET_MASK                         0x00080000U
#define SAND_HAL_QE_SI10_STATUS_SYNCDET_SHIFT                        19
#define SAND_HAL_QE_SI10_STATUS_SYNCDET_MSB                          19
#define SAND_HAL_QE_SI10_STATUS_SYNCDET_LSB                          19
#define SAND_HAL_QE_SI10_STATUS_SYNCDET_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATUS_SYNCDET_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI10_STATUS_RXLOCKR_MASK                         0x00040000U
#define SAND_HAL_QE_SI10_STATUS_RXLOCKR_SHIFT                        18
#define SAND_HAL_QE_SI10_STATUS_RXLOCKR_MSB                          18
#define SAND_HAL_QE_SI10_STATUS_RXLOCKR_LSB                          18
#define SAND_HAL_QE_SI10_STATUS_RXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATUS_RXLOCKR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI10_STATUS_PASSN_MASK                           0x00020000U
#define SAND_HAL_QE_SI10_STATUS_PASSN_SHIFT                          17
#define SAND_HAL_QE_SI10_STATUS_PASSN_MSB                            17
#define SAND_HAL_QE_SI10_STATUS_PASSN_LSB                            17
#define SAND_HAL_QE_SI10_STATUS_PASSN_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATUS_PASSN_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI10_STATUS_TXLOCKR_MASK                         0x00010000U
#define SAND_HAL_QE_SI10_STATUS_TXLOCKR_SHIFT                        16
#define SAND_HAL_QE_SI10_STATUS_TXLOCKR_MSB                          16
#define SAND_HAL_QE_SI10_STATUS_TXLOCKR_LSB                          16
#define SAND_HAL_QE_SI10_STATUS_TXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATUS_TXLOCKR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI10_STATUS_TIME_ALIGNED_MASK                    0x00000008U
#define SAND_HAL_QE_SI10_STATUS_TIME_ALIGNED_SHIFT                   3
#define SAND_HAL_QE_SI10_STATUS_TIME_ALIGNED_MSB                     3
#define SAND_HAL_QE_SI10_STATUS_TIME_ALIGNED_LSB                     3
#define SAND_HAL_QE_SI10_STATUS_TIME_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATUS_TIME_ALIGNED_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SI10_STATUS_BYTE_ALIGNED_MASK                    0x00000002U
#define SAND_HAL_QE_SI10_STATUS_BYTE_ALIGNED_SHIFT                   1
#define SAND_HAL_QE_SI10_STATUS_BYTE_ALIGNED_MSB                     1
#define SAND_HAL_QE_SI10_STATUS_BYTE_ALIGNED_LSB                     1
#define SAND_HAL_QE_SI10_STATUS_BYTE_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATUS_BYTE_ALIGNED_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SI10_STATUS_RXLOS_MASK                           0x00000001U
#define SAND_HAL_QE_SI10_STATUS_RXLOS_SHIFT                          0
#define SAND_HAL_QE_SI10_STATUS_RXLOS_MSB                            0
#define SAND_HAL_QE_SI10_STATUS_RXLOS_LSB                            0
#define SAND_HAL_QE_SI10_STATUS_RXLOS_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATUS_RXLOS_DEFAULT                        0x00000001U

/* field level defines for Device: QE  Register: si11_status */
#define SAND_HAL_QE_SI11_STATUS_RCVD_KERR_CHAR_CNT_MASK              0x03c00000U
#define SAND_HAL_QE_SI11_STATUS_RCVD_KERR_CHAR_CNT_SHIFT             22
#define SAND_HAL_QE_SI11_STATUS_RCVD_KERR_CHAR_CNT_MSB               25
#define SAND_HAL_QE_SI11_STATUS_RCVD_KERR_CHAR_CNT_LSB               22
#define SAND_HAL_QE_SI11_STATUS_RCVD_KERR_CHAR_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SI11_STATUS_RCVD_KERR_CHAR_CNT_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI11_STATUS_TERM_MASK                            0x00300000U
#define SAND_HAL_QE_SI11_STATUS_TERM_SHIFT                           20
#define SAND_HAL_QE_SI11_STATUS_TERM_MSB                             21
#define SAND_HAL_QE_SI11_STATUS_TERM_LSB                             20
#define SAND_HAL_QE_SI11_STATUS_TERM_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATUS_TERM_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI11_STATUS_SYNCDET_MASK                         0x00080000U
#define SAND_HAL_QE_SI11_STATUS_SYNCDET_SHIFT                        19
#define SAND_HAL_QE_SI11_STATUS_SYNCDET_MSB                          19
#define SAND_HAL_QE_SI11_STATUS_SYNCDET_LSB                          19
#define SAND_HAL_QE_SI11_STATUS_SYNCDET_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATUS_SYNCDET_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI11_STATUS_RXLOCKR_MASK                         0x00040000U
#define SAND_HAL_QE_SI11_STATUS_RXLOCKR_SHIFT                        18
#define SAND_HAL_QE_SI11_STATUS_RXLOCKR_MSB                          18
#define SAND_HAL_QE_SI11_STATUS_RXLOCKR_LSB                          18
#define SAND_HAL_QE_SI11_STATUS_RXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATUS_RXLOCKR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI11_STATUS_PASSN_MASK                           0x00020000U
#define SAND_HAL_QE_SI11_STATUS_PASSN_SHIFT                          17
#define SAND_HAL_QE_SI11_STATUS_PASSN_MSB                            17
#define SAND_HAL_QE_SI11_STATUS_PASSN_LSB                            17
#define SAND_HAL_QE_SI11_STATUS_PASSN_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATUS_PASSN_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI11_STATUS_TXLOCKR_MASK                         0x00010000U
#define SAND_HAL_QE_SI11_STATUS_TXLOCKR_SHIFT                        16
#define SAND_HAL_QE_SI11_STATUS_TXLOCKR_MSB                          16
#define SAND_HAL_QE_SI11_STATUS_TXLOCKR_LSB                          16
#define SAND_HAL_QE_SI11_STATUS_TXLOCKR_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATUS_TXLOCKR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI11_STATUS_TIME_ALIGNED_MASK                    0x00000008U
#define SAND_HAL_QE_SI11_STATUS_TIME_ALIGNED_SHIFT                   3
#define SAND_HAL_QE_SI11_STATUS_TIME_ALIGNED_MSB                     3
#define SAND_HAL_QE_SI11_STATUS_TIME_ALIGNED_LSB                     3
#define SAND_HAL_QE_SI11_STATUS_TIME_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATUS_TIME_ALIGNED_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SI11_STATUS_BYTE_ALIGNED_MASK                    0x00000002U
#define SAND_HAL_QE_SI11_STATUS_BYTE_ALIGNED_SHIFT                   1
#define SAND_HAL_QE_SI11_STATUS_BYTE_ALIGNED_MSB                     1
#define SAND_HAL_QE_SI11_STATUS_BYTE_ALIGNED_LSB                     1
#define SAND_HAL_QE_SI11_STATUS_BYTE_ALIGNED_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATUS_BYTE_ALIGNED_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SI11_STATUS_RXLOS_MASK                           0x00000001U
#define SAND_HAL_QE_SI11_STATUS_RXLOS_SHIFT                          0
#define SAND_HAL_QE_SI11_STATUS_RXLOS_MSB                            0
#define SAND_HAL_QE_SI11_STATUS_RXLOS_LSB                            0
#define SAND_HAL_QE_SI11_STATUS_RXLOS_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATUS_RXLOS_DEFAULT                        0x00000001U

/* field level defines for Device: QE  Register: si0_state_status */
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si1_state_status */
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si2_state_status */
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si3_state_status */
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si4_state_status */
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si5_state_status */
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si6_state_status */
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si7_state_status */
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si8_state_status */
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si9_state_status */
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_OFF_MASK                    0x00004000U
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_OFF_SHIFT                   14
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_OFF_MSB                     14
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_OFF_LSB                     14
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_OFF_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_OFF_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK     0x00002000U
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT    13
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB      13
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB      13
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK         0x00001000U
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT        12
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB          12
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB          12
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_DOWN_MASK            0x00000800U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_DOWN_SHIFT           11
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_DOWN_MSB             11
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_DOWN_LSB             11
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_DOWN_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_DOWN_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_UP_MASK              0x00000400U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_UP_SHIFT             10
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_UP_MSB               10
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_UP_LSB               10
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_UP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_POWER_UP_DEFAULT           0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK  0x00000200U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB   9
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB   9
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK     0x00000100U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT    8
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB      8
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB      8
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_MASK          0x00000080U
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT         7
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_MSB           7
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_LSB           7
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT       0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_IDLE_MASK                  0x00000040U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_IDLE_SHIFT                 6
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_IDLE_MSB                   6
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_IDLE_LSB                   6
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_IDLE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_IDLE_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_SEARCH_MASK            0x00000020U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_SEARCH_SHIFT           5
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_SEARCH_MSB             5
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_SEARCH_LSB             5
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_SEARCH_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_START_TS_COUNTER_MASK      0x00000010U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT     4
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_START_TS_COUNTER_MSB       4
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_START_TS_COUNTER_LSB       4
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_START_TS_COUNTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK     0x00000008U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT    3
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB      3
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB      3
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK       0x00000004U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT      2
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB        2
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB        2
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT    0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_EARLY_MASK             0x00000002U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_EARLY_SHIFT            1
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_EARLY_MSB              1
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_EARLY_LSB              1
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_EARLY_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_EARLY_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_MISSING_MASK           0x00000001U
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_MISSING_SHIFT          0
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_MISSING_MSB            0
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_MISSING_LSB            0
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_MISSING_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_STATE_STATUS_TASM_SOT_MISSING_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: si10_state_status */
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_OFF_MASK                   0x00004000U
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_OFF_SHIFT                  14
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_OFF_MSB                    14
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_OFF_LSB                    14
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_OFF_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_OFF_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK    0x00002000U
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT   13
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB     13
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB     13
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK        0x00001000U
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT       12
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB         12
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB         12
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT     0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_DOWN_MASK           0x00000800U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_DOWN_SHIFT          11
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_DOWN_MSB            11
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_DOWN_LSB            11
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_DOWN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_DOWN_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_UP_MASK             0x00000400U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_UP_SHIFT            10
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_UP_MSB              10
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_UP_LSB              10
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_UP_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_POWER_UP_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB  9
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB  9
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK    0x00000100U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT   8
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB     8
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB     8
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_MASK         0x00000080U
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT        7
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_MSB          7
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_LSB          7
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_IDLE_MASK                 0x00000040U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_IDLE_SHIFT                6
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_IDLE_MSB                  6
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_IDLE_LSB                  6
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_IDLE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_IDLE_DEFAULT              0x00000001U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_SEARCH_MASK           0x00000020U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_SEARCH_SHIFT          5
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_SEARCH_MSB            5
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_SEARCH_LSB            5
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_SEARCH_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT        0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_START_TS_COUNTER_MASK     0x00000010U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT    4
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_START_TS_COUNTER_MSB      4
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_START_TS_COUNTER_LSB      4
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_START_TS_COUNTER_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK    0x00000008U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT   3
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB     3
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB     3
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK      0x00000004U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT     2
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB       2
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB       2
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_EARLY_MASK            0x00000002U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_EARLY_SHIFT           1
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_EARLY_MSB             1
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_EARLY_LSB             1
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_EARLY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_EARLY_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_MISSING_MASK          0x00000001U
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_MISSING_SHIFT         0
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_MISSING_MSB           0
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_MISSING_LSB           0
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_MISSING_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_STATE_STATUS_TASM_SOT_MISSING_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: si11_state_status */
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_OFF_MASK                   0x00004000U
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_OFF_SHIFT                  14
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_OFF_MSB                    14
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_OFF_LSB                    14
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_OFF_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_OFF_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MASK    0x00002000U
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_SHIFT   13
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_MSB     13
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_LSB     13
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_MASK        0x00001000U
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_SHIFT       12
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_MSB         12
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_LSB         12
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_MSM_RUN_TIME_ALIGN_DEFAULT     0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_DOWN_MASK           0x00000800U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_DOWN_SHIFT          11
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_DOWN_MSB            11
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_DOWN_LSB            11
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_DOWN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_DOWN_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_UP_MASK             0x00000400U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_UP_SHIFT            10
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_UP_MSB              10
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_UP_LSB              10
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_UP_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_POWER_UP_DEFAULT          0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_MSB  9
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_LSB  9
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MASK    0x00000100U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_SHIFT   8
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_MSB     8
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_LSB     8
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_MASK         0x00000080U
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_SHIFT        7
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_MSB          7
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_LSB          7
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_BASM_BYTE_ALIGNED_DEFAULT      0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_IDLE_MASK                 0x00000040U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_IDLE_SHIFT                6
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_IDLE_MSB                  6
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_IDLE_LSB                  6
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_IDLE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_IDLE_DEFAULT              0x00000001U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_SEARCH_MASK           0x00000020U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_SEARCH_SHIFT          5
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_SEARCH_MSB            5
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_SEARCH_LSB            5
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_SEARCH_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_SEARCH_DEFAULT        0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_START_TS_COUNTER_MASK     0x00000010U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_START_TS_COUNTER_SHIFT    4
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_START_TS_COUNTER_MSB      4
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_START_TS_COUNTER_LSB      4
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_START_TS_COUNTER_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_START_TS_COUNTER_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MASK    0x00000008U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_SHIFT   3
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_MSB     3
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_LSB     3
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MASK      0x00000004U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_SHIFT     2
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_MSB       2
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_LSB       2
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_WINDOW_OPEN_DEFAULT   0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_EARLY_MASK            0x00000002U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_EARLY_SHIFT           1
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_EARLY_MSB             1
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_EARLY_LSB             1
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_EARLY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_EARLY_DEFAULT         0x00000000U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_MISSING_MASK          0x00000001U
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_MISSING_SHIFT         0
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_MISSING_MSB           0
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_MISSING_LSB           0
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_MISSING_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_STATE_STATUS_TASM_SOT_MISSING_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: si0_sticky_state_status */
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI0_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si1_sticky_state_status */
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI1_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si2_sticky_state_status */
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI2_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si3_sticky_state_status */
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI3_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si4_sticky_state_status */
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI4_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si5_sticky_state_status */
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI5_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si6_sticky_state_status */
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI6_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si7_sticky_state_status */
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI7_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si8_sticky_state_status */
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI8_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si9_sticky_state_status */
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_OFF_MASK           0x00004000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT          14
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_OFF_MSB            14
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_OFF_LSB            14
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_OFF_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK   0x00000800U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT  11
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB    11
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB    11
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK     0x00000400U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT    10
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB      10
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB      10
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT  0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB  7
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB  7
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_MASK         0x00000040U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT        6
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_MSB          6
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_LSB          6
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT      0x00000001U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK   0x00000020U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT  5
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB    5
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB    5
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK    0x00000002U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT   1
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB     1
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB     1
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK  0x00000001U
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB   0
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB   0
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI9_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si10_sticky_state_status */
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_OFF_MASK          0x00004000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT         14
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_OFF_MSB           14
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_OFF_LSB           14
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_OFF_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT       0x00000001U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK  0x00000800U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT 11
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB   11
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB   11
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK    0x00000400U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT   10
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB     10
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB     10
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB 7
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB 7
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_MASK        0x00000040U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT       6
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_MSB         6
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_LSB         6
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT     0x00000001U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK  0x00000020U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT 5
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB   5
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB   5
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK   0x00000002U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT  1
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB    1
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB    1
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK 0x00000001U
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB  0
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB  0
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI10_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: si11_sticky_state_status */
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_OFF_MASK          0x00004000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_OFF_SHIFT         14
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_OFF_MSB           14
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_OFF_LSB           14
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_OFF_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_OFF_DEFAULT       0x00000001U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MASK 0x00002000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_SHIFT 13
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_MSB 13
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_LSB 13
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_BYTE_ALIGNMENT_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MASK 0x00001000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_SHIFT 12
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_MSB 12
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_LSB 12
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_MSM_RUN_TIME_ALIGN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MASK  0x00000800U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_SHIFT 11
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_MSB   11
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_LSB   11
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_DOWN_DEFAULT 0x00000001U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_MASK    0x00000400U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_SHIFT   10
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_MSB     10
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_LSB     10
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_POWER_UP_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MASK 0x00000200U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_SHIFT 9
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_MSB 9
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_LSB 9
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_LOCK_TO_RECEIVE_DATA_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MASK 0x00000100U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_SHIFT 8
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_MSB 8
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_LSB 8
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_TURN_ON_RBC_CLOCK_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MASK 0x00000080U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_SHIFT 7
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_MSB 7
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_LSB 7
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_BASM_BYTE_ALIGNED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_MASK        0x00000040U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_SHIFT       6
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_MSB         6
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_LSB         6
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_TYPE        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_IDLE_DEFAULT     0x00000001U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MASK  0x00000020U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_SHIFT 5
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_MSB   5
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_LSB   5
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_SEARCH_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MASK 0x00000010U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_SHIFT 4
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_MSB 4
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_LSB 4
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_START_TS_COUNTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MASK 0x00000008U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_SHIFT 3
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_MSB 3
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_LSB 3
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_CLOSED_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MASK 0x00000004U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_SHIFT 2
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_MSB 2
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_LSB 2
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_WINDOW_OPEN_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MASK   0x00000002U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_SHIFT  1
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_MSB    1
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_LSB    1
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_EARLY_DEFAULT 0x00000000U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MASK 0x00000001U
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_SHIFT 0
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_MSB  0
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_LSB  0
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SI11_STICKY_STATE_STATUS_S_TASM_SOT_MISSING_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: sfi_pkt_cnt */
#define SAND_HAL_QE_SFI_PKT_CNT_PKT_CNT_MASK                         0xffffffffU
#define SAND_HAL_QE_SFI_PKT_CNT_PKT_CNT_SHIFT                        0
#define SAND_HAL_QE_SFI_PKT_CNT_PKT_CNT_MSB                          31
#define SAND_HAL_QE_SFI_PKT_CNT_PKT_CNT_LSB                          0
#define SAND_HAL_QE_SFI_PKT_CNT_PKT_CNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SFI_PKT_CNT_PKT_CNT_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: sfi_Partial_pkt_cnt */
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_PARTIAL_PKT_CNT_MASK         0xffffffffU
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_PARTIAL_PKT_CNT_SHIFT        0
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_PARTIAL_PKT_CNT_MSB          31
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_PARTIAL_PKT_CNT_LSB          0
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_PARTIAL_PKT_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SFI_PARTIAL_PKT_CNT_PARTIAL_PKT_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: sr_status */
#define SAND_HAL_QE_SR_STATUS_LOCKTX_MASK                            0x00000200U
#define SAND_HAL_QE_SR_STATUS_LOCKTX_SHIFT                           9
#define SAND_HAL_QE_SR_STATUS_LOCKTX_MSB                             9
#define SAND_HAL_QE_SR_STATUS_LOCKTX_LSB                             9
#define SAND_HAL_QE_SR_STATUS_LOCKTX_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_STATUS_LOCKTX_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SR_STATUS_LOCKRX_MASK                            0x00000100U
#define SAND_HAL_QE_SR_STATUS_LOCKRX_SHIFT                           8
#define SAND_HAL_QE_SR_STATUS_LOCKRX_MSB                             8
#define SAND_HAL_QE_SR_STATUS_LOCKRX_LSB                             8
#define SAND_HAL_QE_SR_STATUS_LOCKRX_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_STATUS_LOCKRX_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SR_STATUS_ALIGN_CNT_MASK                         0x000000f0U
#define SAND_HAL_QE_SR_STATUS_ALIGN_CNT_SHIFT                        4
#define SAND_HAL_QE_SR_STATUS_ALIGN_CNT_MSB                          7
#define SAND_HAL_QE_SR_STATUS_ALIGN_CNT_LSB                          4
#define SAND_HAL_QE_SR_STATUS_ALIGN_CNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_STATUS_ALIGN_CNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_STATUS_EARLY_SOP_MASK                         0x00000004U
#define SAND_HAL_QE_SR_STATUS_EARLY_SOP_SHIFT                        2
#define SAND_HAL_QE_SR_STATUS_EARLY_SOP_MSB                          2
#define SAND_HAL_QE_SR_STATUS_EARLY_SOP_LSB                          2
#define SAND_HAL_QE_SR_STATUS_EARLY_SOP_TYPE                         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_STATUS_EARLY_SOP_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_STATUS_RX_INSYNC_MASK                         0x00000002U
#define SAND_HAL_QE_SR_STATUS_RX_INSYNC_SHIFT                        1
#define SAND_HAL_QE_SR_STATUS_RX_INSYNC_MSB                          1
#define SAND_HAL_QE_SR_STATUS_RX_INSYNC_LSB                          1
#define SAND_HAL_QE_SR_STATUS_RX_INSYNC_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_STATUS_RX_INSYNC_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_STATUS_RX_TRAINED_MASK                        0x00000001U
#define SAND_HAL_QE_SR_STATUS_RX_TRAINED_SHIFT                       0
#define SAND_HAL_QE_SR_STATUS_RX_TRAINED_MSB                         0
#define SAND_HAL_QE_SR_STATUS_RX_TRAINED_LSB                         0
#define SAND_HAL_QE_SR_STATUS_RX_TRAINED_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_STATUS_RX_TRAINED_DEFAULT                     0x00000000U

/* field level defines for Device: QE  Register: st_status */
#define SAND_HAL_QE_ST_STATUS_TX_INSYNC_MASK                         0x00000001U
#define SAND_HAL_QE_ST_STATUS_TX_INSYNC_SHIFT                        0
#define SAND_HAL_QE_ST_STATUS_TX_INSYNC_MSB                          0
#define SAND_HAL_QE_ST_STATUS_TX_INSYNC_LSB                          0
#define SAND_HAL_QE_ST_STATUS_TX_INSYNC_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_STATUS_TX_INSYNC_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: st_p0_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P0_TX_PKT_CNT_P0_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p1_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P1_TX_PKT_CNT_P1_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p2_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P2_TX_PKT_CNT_P2_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p3_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P3_TX_PKT_CNT_P3_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p4_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P4_TX_PKT_CNT_P4_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p5_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P5_TX_PKT_CNT_P5_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p6_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P6_TX_PKT_CNT_P6_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p7_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P7_TX_PKT_CNT_P7_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p8_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P8_TX_PKT_CNT_P8_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p9_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_MSB               31
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_LSB               0
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P9_TX_PKT_CNT_P9_TX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_p10_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_MSB             31
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_LSB             0
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P10_TX_PKT_CNT_P10_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p11_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_MSB             31
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_LSB             0
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P11_TX_PKT_CNT_P11_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p12_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_MSB             31
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_LSB             0
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P12_TX_PKT_CNT_P12_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p13_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_MSB             31
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_LSB             0
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P13_TX_PKT_CNT_P13_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p14_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_MSB             31
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_LSB             0
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P14_TX_PKT_CNT_P14_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p15_tx_pkt_cnt */
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_MSB             31
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_LSB             0
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P15_TX_PKT_CNT_P15_TX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p0_tx_byte_cnt */
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P0_TX_BYTE_CNT_P0_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p1_tx_byte_cnt */
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P1_TX_BYTE_CNT_P1_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p2_tx_byte_cnt */
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P2_TX_BYTE_CNT_P2_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p3_tx_byte_cnt */
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P3_TX_BYTE_CNT_P3_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p4_tx_byte_cnt */
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P4_TX_BYTE_CNT_P4_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p5_tx_byte_cnt */
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P5_TX_BYTE_CNT_P5_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p6_tx_byte_cnt */
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P6_TX_BYTE_CNT_P6_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p7_tx_byte_cnt */
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P7_TX_BYTE_CNT_P7_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p8_tx_byte_cnt */
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P8_TX_BYTE_CNT_P8_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p9_tx_byte_cnt */
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P9_TX_BYTE_CNT_P9_TX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: st_p10_tx_byte_cnt */
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P10_TX_BYTE_CNT_P10_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: st_p11_tx_byte_cnt */
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P11_TX_BYTE_CNT_P11_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: st_p12_tx_byte_cnt */
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P12_TX_BYTE_CNT_P12_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: st_p13_tx_byte_cnt */
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P13_TX_BYTE_CNT_P13_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: st_p14_tx_byte_cnt */
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P14_TX_BYTE_CNT_P14_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: st_p15_tx_byte_cnt */
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_P15_TX_BYTE_CNT_P15_TX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: txdma_status */
#define SAND_HAL_QE_TXDMA_STATUS_ABORTED_PKTS_MASK                   0xffff0000U
#define SAND_HAL_QE_TXDMA_STATUS_ABORTED_PKTS_SHIFT                  16
#define SAND_HAL_QE_TXDMA_STATUS_ABORTED_PKTS_MSB                    31
#define SAND_HAL_QE_TXDMA_STATUS_ABORTED_PKTS_LSB                    16
#define SAND_HAL_QE_TXDMA_STATUS_ABORTED_PKTS_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_STATUS_ABORTED_PKTS_DEFAULT                0x00000000U
#define SAND_HAL_QE_TXDMA_STATUS_HEC_CORRECTED_CNT_MASK              0x000000ffU
#define SAND_HAL_QE_TXDMA_STATUS_HEC_CORRECTED_CNT_SHIFT             0
#define SAND_HAL_QE_TXDMA_STATUS_HEC_CORRECTED_CNT_MSB               7
#define SAND_HAL_QE_TXDMA_STATUS_HEC_CORRECTED_CNT_LSB               0
#define SAND_HAL_QE_TXDMA_STATUS_HEC_CORRECTED_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_STATUS_HEC_CORRECTED_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: txdma_drop_line_cnt */
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_DROP_LINE_CNT_MASK           0xffffffffU
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_DROP_LINE_CNT_SHIFT          0
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_DROP_LINE_CNT_MSB            31
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_DROP_LINE_CNT_LSB            0
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_DROP_LINE_CNT_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_DROP_LINE_CNT_DROP_LINE_CNT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: txdma_drop_pkt_cnt */
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_DROP_PKT_CNT_MASK             0xffffffffU
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_DROP_PKT_CNT_SHIFT            0
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_DROP_PKT_CNT_MSB              31
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_DROP_PKT_CNT_LSB              0
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_DROP_PKT_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_DROP_PKT_CNT_DROP_PKT_CNT_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: txdma_byte_cnt */
#define SAND_HAL_QE_TXDMA_BYTE_CNT_BYTE_CNT_MASK                     0xffffffffU
#define SAND_HAL_QE_TXDMA_BYTE_CNT_BYTE_CNT_SHIFT                    0
#define SAND_HAL_QE_TXDMA_BYTE_CNT_BYTE_CNT_MSB                      31
#define SAND_HAL_QE_TXDMA_BYTE_CNT_BYTE_CNT_LSB                      0
#define SAND_HAL_QE_TXDMA_BYTE_CNT_BYTE_CNT_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_BYTE_CNT_BYTE_CNT_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: txdma_pkt_cnt */
#define SAND_HAL_QE_TXDMA_PKT_CNT_PKT_CNT_MASK                       0xffffffffU
#define SAND_HAL_QE_TXDMA_PKT_CNT_PKT_CNT_SHIFT                      0
#define SAND_HAL_QE_TXDMA_PKT_CNT_PKT_CNT_MSB                        31
#define SAND_HAL_QE_TXDMA_PKT_CNT_PKT_CNT_LSB                        0
#define SAND_HAL_QE_TXDMA_PKT_CNT_PKT_CNT_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_PKT_CNT_PKT_CNT_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_mark_pkt_cntr0 */
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_AGR_MARK_PKT_CNTR0_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_AGR_MARK_PKT_CNTR0_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_AGR_MARK_PKT_CNTR0_MSB   25
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_AGR_MARK_PKT_CNTR0_LSB   0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_AGR_MARK_PKT_CNTR0_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR0_AGR_MARK_PKT_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_mark_byte_cntr0 */
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_AGR_MARK_BYTE_CNTR0_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_AGR_MARK_BYTE_CNTR0_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_AGR_MARK_BYTE_CNTR0_MSB 31
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_AGR_MARK_BYTE_CNTR0_LSB 0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_AGR_MARK_BYTE_CNTR0_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR0_AGR_MARK_BYTE_CNTR0_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_mark_pkt_cntr1 */
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_AGR_MARK_PKT_CNTR1_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_AGR_MARK_PKT_CNTR1_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_AGR_MARK_PKT_CNTR1_MSB   25
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_AGR_MARK_PKT_CNTR1_LSB   0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_AGR_MARK_PKT_CNTR1_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR1_AGR_MARK_PKT_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_mark_byte_cntr1 */
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_AGR_MARK_BYTE_CNTR1_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_AGR_MARK_BYTE_CNTR1_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_AGR_MARK_BYTE_CNTR1_MSB 31
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_AGR_MARK_BYTE_CNTR1_LSB 0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_AGR_MARK_BYTE_CNTR1_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR1_AGR_MARK_BYTE_CNTR1_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_mark_pkt_cntr2 */
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_AGR_MARK_PKT_CNTR2_MASK  0x03ffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_AGR_MARK_PKT_CNTR2_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_AGR_MARK_PKT_CNTR2_MSB   25
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_AGR_MARK_PKT_CNTR2_LSB   0
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_AGR_MARK_PKT_CNTR2_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_MARK_PKT_CNTR2_AGR_MARK_PKT_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_agr_mark_byte_cntr2 */
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_AGR_MARK_BYTE_CNTR2_MASK 0xffffffffU
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_AGR_MARK_BYTE_CNTR2_SHIFT 0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_AGR_MARK_BYTE_CNTR2_MSB 31
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_AGR_MARK_BYTE_CNTR2_LSB 0
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_AGR_MARK_BYTE_CNTR2_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_AGR_MARK_BYTE_CNTR2_AGR_MARK_BYTE_CNTR2_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pci_ring_ptr */
#define SAND_HAL_QE_PCI_RING_PTR_RING_PTR_MASK                       0xffffffffU
#define SAND_HAL_QE_PCI_RING_PTR_RING_PTR_SHIFT                      0
#define SAND_HAL_QE_PCI_RING_PTR_RING_PTR_MSB                        31
#define SAND_HAL_QE_PCI_RING_PTR_RING_PTR_LSB                        0
#define SAND_HAL_QE_PCI_RING_PTR_RING_PTR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RING_PTR_RING_PTR_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: pci_ring_size */
#define SAND_HAL_QE_PCI_RING_SIZE_RING_SIZE_MASK                     0xffffffffU
#define SAND_HAL_QE_PCI_RING_SIZE_RING_SIZE_SHIFT                    0
#define SAND_HAL_QE_PCI_RING_SIZE_RING_SIZE_MSB                      31
#define SAND_HAL_QE_PCI_RING_SIZE_RING_SIZE_LSB                      0
#define SAND_HAL_QE_PCI_RING_SIZE_RING_SIZE_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RING_SIZE_RING_SIZE_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: pci_ring_consumer */
#define SAND_HAL_QE_PCI_RING_CONSUMER_CONSUMER_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI_RING_CONSUMER_CONSUMER_SHIFT                 0
#define SAND_HAL_QE_PCI_RING_CONSUMER_CONSUMER_MSB                   31
#define SAND_HAL_QE_PCI_RING_CONSUMER_CONSUMER_LSB                   0
#define SAND_HAL_QE_PCI_RING_CONSUMER_CONSUMER_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RING_CONSUMER_CONSUMER_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci_ring_producer */
#define SAND_HAL_QE_PCI_RING_PRODUCER_PRODUCER_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI_RING_PRODUCER_PRODUCER_SHIFT                 0
#define SAND_HAL_QE_PCI_RING_PRODUCER_PRODUCER_MSB                   31
#define SAND_HAL_QE_PCI_RING_PRODUCER_PRODUCER_LSB                   0
#define SAND_HAL_QE_PCI_RING_PRODUCER_PRODUCER_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_RING_PRODUCER_PRODUCER_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci_rxbuf_size */
#define SAND_HAL_QE_PCI_RXBUF_SIZE_RXBUF_SIZE_MASK                   0x00000007U
#define SAND_HAL_QE_PCI_RXBUF_SIZE_RXBUF_SIZE_SHIFT                  0
#define SAND_HAL_QE_PCI_RXBUF_SIZE_RXBUF_SIZE_MSB                    2
#define SAND_HAL_QE_PCI_RXBUF_SIZE_RXBUF_SIZE_LSB                    0
#define SAND_HAL_QE_PCI_RXBUF_SIZE_RXBUF_SIZE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXBUF_SIZE_RXBUF_SIZE_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: pci0_rxbuf_load */
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI0_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci1_rxbuf_load */
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI1_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci2_rxbuf_load */
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI2_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci3_rxbuf_load */
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI3_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci4_rxbuf_load */
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI4_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci5_rxbuf_load */
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI5_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci6_rxbuf_load */
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI6_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci7_rxbuf_load */
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI7_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci8_rxbuf_load */
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI8_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci9_rxbuf_load */
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_RXBUF_ADDR_MASK                  0xffffffffU
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_RXBUF_ADDR_SHIFT                 0
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_RXBUF_ADDR_MSB                   31
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_RXBUF_ADDR_LSB                   0
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_RXBUF_ADDR_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI9_RXBUF_LOAD_RXBUF_ADDR_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci10_rxbuf_load */
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI10_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci11_rxbuf_load */
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI11_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci12_rxbuf_load */
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI12_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci13_rxbuf_load */
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI13_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci14_rxbuf_load */
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI14_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci15_rxbuf_load */
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI15_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci16_rxbuf_load */
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI16_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci17_rxbuf_load */
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI17_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci18_rxbuf_load */
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI18_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci19_rxbuf_load */
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI19_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci20_rxbuf_load */
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI20_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci21_rxbuf_load */
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI21_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci22_rxbuf_load */
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI22_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci23_rxbuf_load */
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI23_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci24_rxbuf_load */
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI24_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci25_rxbuf_load */
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI25_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci26_rxbuf_load */
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI26_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci27_rxbuf_load */
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI27_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci28_rxbuf_load */
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI28_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci29_rxbuf_load */
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI29_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci30_rxbuf_load */
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI30_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci31_rxbuf_load */
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_RXBUF_ADDR_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_RXBUF_ADDR_SHIFT                0
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_RXBUF_ADDR_MSB                  31
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_RXBUF_ADDR_LSB                  0
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_RXBUF_ADDR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI31_RXBUF_LOAD_RXBUF_ADDR_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci_txring_ptr */
#define SAND_HAL_QE_PCI_TXRING_PTR_TXRING_PTR_MASK                   0xffffffffU
#define SAND_HAL_QE_PCI_TXRING_PTR_TXRING_PTR_SHIFT                  0
#define SAND_HAL_QE_PCI_TXRING_PTR_TXRING_PTR_MSB                    31
#define SAND_HAL_QE_PCI_TXRING_PTR_TXRING_PTR_LSB                    0
#define SAND_HAL_QE_PCI_TXRING_PTR_TXRING_PTR_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_TXRING_PTR_TXRING_PTR_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: pci_txring_size */
#define SAND_HAL_QE_PCI_TXRING_SIZE_TXRING_SIZE_MASK                 0xffffffffU
#define SAND_HAL_QE_PCI_TXRING_SIZE_TXRING_SIZE_SHIFT                0
#define SAND_HAL_QE_PCI_TXRING_SIZE_TXRING_SIZE_MSB                  31
#define SAND_HAL_QE_PCI_TXRING_SIZE_TXRING_SIZE_LSB                  0
#define SAND_HAL_QE_PCI_TXRING_SIZE_TXRING_SIZE_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_TXRING_SIZE_TXRING_SIZE_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci_txring_producer */
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_TXPRODUCER_MASK              0xffffffffU
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_TXPRODUCER_SHIFT             0
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_TXPRODUCER_MSB               31
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_TXPRODUCER_LSB               0
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_TXPRODUCER_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PCI_TXRING_PRODUCER_TXPRODUCER_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pci_txring_consumer */
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_TXCONSUMER_MASK              0xffffffffU
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_TXCONSUMER_SHIFT             0
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_TXCONSUMER_MSB               31
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_TXCONSUMER_LSB               0
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_TXCONSUMER_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TXRING_CONSUMER_TXCONSUMER_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pbc_sdram_test */
#define SAND_HAL_QE_PBC_SDRAM_TEST_MODE_MASK                         0x00000008U
#define SAND_HAL_QE_PBC_SDRAM_TEST_MODE_SHIFT                        3
#define SAND_HAL_QE_PBC_SDRAM_TEST_MODE_MSB                          3
#define SAND_HAL_QE_PBC_SDRAM_TEST_MODE_LSB                          3
#define SAND_HAL_QE_PBC_SDRAM_TEST_MODE_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_SDRAM_TEST_MODE_DEFAULT                      0x00000000U
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_FAIL_MASK               0x00000004U
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_FAIL_SHIFT              2
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_FAIL_MSB                2
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_FAIL_LSB                2
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_FAIL_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_FAIL_DEFAULT            0x00000000U
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_DONE_MASK                    0x00000002U
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_DONE_SHIFT                   1
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_DONE_MSB                     1
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_DONE_LSB                     1
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_DONE_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_DONE_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_MASK                    0x00000001U
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_SHIFT                   0
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_MSB                     0
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_LSB                     0
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_SDRAM_TEST_SRAM_TEST_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: pbc_sdram_start */
#define SAND_HAL_QE_PBC_SDRAM_START_START_ADDRESS_MASK               0x00ffffffU
#define SAND_HAL_QE_PBC_SDRAM_START_START_ADDRESS_SHIFT              0
#define SAND_HAL_QE_PBC_SDRAM_START_START_ADDRESS_MSB                23
#define SAND_HAL_QE_PBC_SDRAM_START_START_ADDRESS_LSB                0
#define SAND_HAL_QE_PBC_SDRAM_START_START_ADDRESS_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_SDRAM_START_START_ADDRESS_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: pbc_sdram_end */
#define SAND_HAL_QE_PBC_SDRAM_END_END_ADDRESS_MASK                   0x00ffffffU
#define SAND_HAL_QE_PBC_SDRAM_END_END_ADDRESS_SHIFT                  0
#define SAND_HAL_QE_PBC_SDRAM_END_END_ADDRESS_MSB                    23
#define SAND_HAL_QE_PBC_SDRAM_END_END_ADDRESS_LSB                    0
#define SAND_HAL_QE_PBC_SDRAM_END_END_ADDRESS_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_SDRAM_END_END_ADDRESS_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: pbc_failed_addr */
#define SAND_HAL_QE_PBC_FAILED_ADDR_FAILED_ADDRESS_MASK              0x00ffffffU
#define SAND_HAL_QE_PBC_FAILED_ADDR_FAILED_ADDRESS_SHIFT             0
#define SAND_HAL_QE_PBC_FAILED_ADDR_FAILED_ADDRESS_MSB               23
#define SAND_HAL_QE_PBC_FAILED_ADDR_FAILED_ADDRESS_LSB               0
#define SAND_HAL_QE_PBC_FAILED_ADDR_FAILED_ADDRESS_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_FAILED_ADDR_FAILED_ADDRESS_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pbc_test_data0 */
#define SAND_HAL_QE_PBC_TEST_DATA0_TEST_DATA_0_MASK                  0xffffffffU
#define SAND_HAL_QE_PBC_TEST_DATA0_TEST_DATA_0_SHIFT                 0
#define SAND_HAL_QE_PBC_TEST_DATA0_TEST_DATA_0_MSB                   31
#define SAND_HAL_QE_PBC_TEST_DATA0_TEST_DATA_0_LSB                   0
#define SAND_HAL_QE_PBC_TEST_DATA0_TEST_DATA_0_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_TEST_DATA0_TEST_DATA_0_DEFAULT               0x55555555U

/* field level defines for Device: QE  Register: pbc_test_data1 */
#define SAND_HAL_QE_PBC_TEST_DATA1_TEST_DATA_1_MASK                  0xffffffffU
#define SAND_HAL_QE_PBC_TEST_DATA1_TEST_DATA_1_SHIFT                 0
#define SAND_HAL_QE_PBC_TEST_DATA1_TEST_DATA_1_MSB                   31
#define SAND_HAL_QE_PBC_TEST_DATA1_TEST_DATA_1_LSB                   0
#define SAND_HAL_QE_PBC_TEST_DATA1_TEST_DATA_1_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_TEST_DATA1_TEST_DATA_1_DEFAULT               0x55555555U

/* field level defines for Device: QE  Register: pbc_test_data2 */
#define SAND_HAL_QE_PBC_TEST_DATA2_TEST_DATA_2_MASK                  0xffffffffU
#define SAND_HAL_QE_PBC_TEST_DATA2_TEST_DATA_2_SHIFT                 0
#define SAND_HAL_QE_PBC_TEST_DATA2_TEST_DATA_2_MSB                   31
#define SAND_HAL_QE_PBC_TEST_DATA2_TEST_DATA_2_LSB                   0
#define SAND_HAL_QE_PBC_TEST_DATA2_TEST_DATA_2_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_TEST_DATA2_TEST_DATA_2_DEFAULT               0x55555555U

/* field level defines for Device: QE  Register: pbc_test_data3 */
#define SAND_HAL_QE_PBC_TEST_DATA3_TEST_DATA_3_MASK                  0xffffffffU
#define SAND_HAL_QE_PBC_TEST_DATA3_TEST_DATA_3_SHIFT                 0
#define SAND_HAL_QE_PBC_TEST_DATA3_TEST_DATA_3_MSB                   31
#define SAND_HAL_QE_PBC_TEST_DATA3_TEST_DATA_3_LSB                   0
#define SAND_HAL_QE_PBC_TEST_DATA3_TEST_DATA_3_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_TEST_DATA3_TEST_DATA_3_DEFAULT               0x55555555U

/* field level defines for Device: QE  Register: pbc_failed_data0 */
#define SAND_HAL_QE_PBC_FAILED_DATA0_FAILED_DATA_0_MASK              0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_DATA0_FAILED_DATA_0_SHIFT             0
#define SAND_HAL_QE_PBC_FAILED_DATA0_FAILED_DATA_0_MSB               31
#define SAND_HAL_QE_PBC_FAILED_DATA0_FAILED_DATA_0_LSB               0
#define SAND_HAL_QE_PBC_FAILED_DATA0_FAILED_DATA_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_FAILED_DATA0_FAILED_DATA_0_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pbc_failed_data1 */
#define SAND_HAL_QE_PBC_FAILED_DATA1_FAILED_DATA_1_MASK              0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_DATA1_FAILED_DATA_1_SHIFT             0
#define SAND_HAL_QE_PBC_FAILED_DATA1_FAILED_DATA_1_MSB               31
#define SAND_HAL_QE_PBC_FAILED_DATA1_FAILED_DATA_1_LSB               0
#define SAND_HAL_QE_PBC_FAILED_DATA1_FAILED_DATA_1_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_FAILED_DATA1_FAILED_DATA_1_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pbc_failed_data2 */
#define SAND_HAL_QE_PBC_FAILED_DATA2_FAILED_DATA_2_MASK              0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_DATA2_FAILED_DATA_2_SHIFT             0
#define SAND_HAL_QE_PBC_FAILED_DATA2_FAILED_DATA_2_MSB               31
#define SAND_HAL_QE_PBC_FAILED_DATA2_FAILED_DATA_2_LSB               0
#define SAND_HAL_QE_PBC_FAILED_DATA2_FAILED_DATA_2_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_FAILED_DATA2_FAILED_DATA_2_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pbc_failed_data3 */
#define SAND_HAL_QE_PBC_FAILED_DATA3_FAILED_DATA_3_MASK              0xffffffffU
#define SAND_HAL_QE_PBC_FAILED_DATA3_FAILED_DATA_3_SHIFT             0
#define SAND_HAL_QE_PBC_FAILED_DATA3_FAILED_DATA_3_MSB               31
#define SAND_HAL_QE_PBC_FAILED_DATA3_FAILED_DATA_3_LSB               0
#define SAND_HAL_QE_PBC_FAILED_DATA3_FAILED_DATA_3_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_FAILED_DATA3_FAILED_DATA_3_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: egress_test_cnt */
#define SAND_HAL_QE_EGRESS_TEST_CNT_EGRESS_TEST_CNT_MASK             0x0000ffffU
#define SAND_HAL_QE_EGRESS_TEST_CNT_EGRESS_TEST_CNT_SHIFT            0
#define SAND_HAL_QE_EGRESS_TEST_CNT_EGRESS_TEST_CNT_MSB              15
#define SAND_HAL_QE_EGRESS_TEST_CNT_EGRESS_TEST_CNT_LSB              0
#define SAND_HAL_QE_EGRESS_TEST_CNT_EGRESS_TEST_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_TEST_CNT_EGRESS_TEST_CNT_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: egress_test_hdr1 */
#define SAND_HAL_QE_EGRESS_TEST_HDR1_ECN_MASK                        0x80000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_ECN_SHIFT                       31
#define SAND_HAL_QE_EGRESS_TEST_HDR1_ECN_MSB                         31
#define SAND_HAL_QE_EGRESS_TEST_HDR1_ECN_LSB                         31
#define SAND_HAL_QE_EGRESS_TEST_HDR1_ECN_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_ECN_DEFAULT                     0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_TEST_MASK                       0x40000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_TEST_SHIFT                      30
#define SAND_HAL_QE_EGRESS_TEST_HDR1_TEST_MSB                        30
#define SAND_HAL_QE_EGRESS_TEST_HDR1_TEST_LSB                        30
#define SAND_HAL_QE_EGRESS_TEST_HDR1_TEST_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_TEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_L2_LEN_MASK                     0x3fff0000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_L2_LEN_SHIFT                    16
#define SAND_HAL_QE_EGRESS_TEST_HDR1_L2_LEN_MSB                      29
#define SAND_HAL_QE_EGRESS_TEST_HDR1_L2_LEN_LSB                      16
#define SAND_HAL_QE_EGRESS_TEST_HDR1_L2_LEN_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_L2_LEN_DEFAULT                  0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_AGE_MASK                        0x0000f000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_AGE_SHIFT                       12
#define SAND_HAL_QE_EGRESS_TEST_HDR1_AGE_MSB                         15
#define SAND_HAL_QE_EGRESS_TEST_HDR1_AGE_LSB                         12
#define SAND_HAL_QE_EGRESS_TEST_HDR1_AGE_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_AGE_DEFAULT                     0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_MC_MASK                         0x00000800U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_MC_SHIFT                        11
#define SAND_HAL_QE_EGRESS_TEST_HDR1_MC_MSB                          11
#define SAND_HAL_QE_EGRESS_TEST_HDR1_MC_LSB                          11
#define SAND_HAL_QE_EGRESS_TEST_HDR1_MC_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_MC_DEFAULT                      0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_SH_MASK                         0x00000400U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_SH_SHIFT                        10
#define SAND_HAL_QE_EGRESS_TEST_HDR1_SH_MSB                          10
#define SAND_HAL_QE_EGRESS_TEST_HDR1_SH_LSB                          10
#define SAND_HAL_QE_EGRESS_TEST_HDR1_SH_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_SH_DEFAULT                      0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_COS_MASK                    0x00000380U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_COS_SHIFT                   7
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_COS_MSB                     9
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_COS_LSB                     7
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_COS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_COS_DEFAULT                 0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_DP_MASK                     0x00000060U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_DP_SHIFT                    5
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_DP_MSB                      6
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_DP_LSB                      5
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_DP_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_LCL_DP_DEFAULT                  0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR1_OUT_HEADER_INDEX12_8_MASK       0x0000001fU
#define SAND_HAL_QE_EGRESS_TEST_HDR1_OUT_HEADER_INDEX12_8_SHIFT      0
#define SAND_HAL_QE_EGRESS_TEST_HDR1_OUT_HEADER_INDEX12_8_MSB        4
#define SAND_HAL_QE_EGRESS_TEST_HDR1_OUT_HEADER_INDEX12_8_LSB        0
#define SAND_HAL_QE_EGRESS_TEST_HDR1_OUT_HEADER_INDEX12_8_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR1_OUT_HEADER_INDEX12_8_DEFAULT    0x00000000U

/* field level defines for Device: QE  Register: egress_test_hdr2 */
#define SAND_HAL_QE_EGRESS_TEST_HDR2_OUT_HEADER_INDEX7_0_MASK        0xff000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR2_OUT_HEADER_INDEX7_0_SHIFT       24
#define SAND_HAL_QE_EGRESS_TEST_HDR2_OUT_HEADER_INDEX7_0_MSB         31
#define SAND_HAL_QE_EGRESS_TEST_HDR2_OUT_HEADER_INDEX7_0_LSB         24
#define SAND_HAL_QE_EGRESS_TEST_HDR2_OUT_HEADER_INDEX7_0_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR2_OUT_HEADER_INDEX7_0_DEFAULT     0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR2_HEC_MASK                        0x00ff0000U
#define SAND_HAL_QE_EGRESS_TEST_HDR2_HEC_SHIFT                       16
#define SAND_HAL_QE_EGRESS_TEST_HDR2_HEC_MSB                         23
#define SAND_HAL_QE_EGRESS_TEST_HDR2_HEC_LSB                         16
#define SAND_HAL_QE_EGRESS_TEST_HDR2_HEC_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR2_HEC_DEFAULT                     0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR2_SHIM_HEADER31_16_MASK           0x0000ffffU
#define SAND_HAL_QE_EGRESS_TEST_HDR2_SHIM_HEADER31_16_SHIFT          0
#define SAND_HAL_QE_EGRESS_TEST_HDR2_SHIM_HEADER31_16_MSB            15
#define SAND_HAL_QE_EGRESS_TEST_HDR2_SHIM_HEADER31_16_LSB            0
#define SAND_HAL_QE_EGRESS_TEST_HDR2_SHIM_HEADER31_16_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR2_SHIM_HEADER31_16_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress_test_hdr3 */
#define SAND_HAL_QE_EGRESS_TEST_HDR3_SHIM_HEADER15_0_MASK            0xffff0000U
#define SAND_HAL_QE_EGRESS_TEST_HDR3_SHIM_HEADER15_0_SHIFT           16
#define SAND_HAL_QE_EGRESS_TEST_HDR3_SHIM_HEADER15_0_MSB             31
#define SAND_HAL_QE_EGRESS_TEST_HDR3_SHIM_HEADER15_0_LSB             16
#define SAND_HAL_QE_EGRESS_TEST_HDR3_SHIM_HEADER15_0_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR3_SHIM_HEADER15_0_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR3_ABORT_MASK                      0x00000040U
#define SAND_HAL_QE_EGRESS_TEST_HDR3_ABORT_SHIFT                     6
#define SAND_HAL_QE_EGRESS_TEST_HDR3_ABORT_MSB                       6
#define SAND_HAL_QE_EGRESS_TEST_HDR3_ABORT_LSB                       6
#define SAND_HAL_QE_EGRESS_TEST_HDR3_ABORT_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR3_ABORT_DEFAULT                   0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR3_EOP_MASK                        0x00000020U
#define SAND_HAL_QE_EGRESS_TEST_HDR3_EOP_SHIFT                       5
#define SAND_HAL_QE_EGRESS_TEST_HDR3_EOP_MSB                         5
#define SAND_HAL_QE_EGRESS_TEST_HDR3_EOP_LSB                         5
#define SAND_HAL_QE_EGRESS_TEST_HDR3_EOP_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR3_EOP_DEFAULT                     0x00000000U
#define SAND_HAL_QE_EGRESS_TEST_HDR3_PORT_MASK                       0x0000001fU
#define SAND_HAL_QE_EGRESS_TEST_HDR3_PORT_SHIFT                      0
#define SAND_HAL_QE_EGRESS_TEST_HDR3_PORT_MSB                        4
#define SAND_HAL_QE_EGRESS_TEST_HDR3_PORT_LSB                        0
#define SAND_HAL_QE_EGRESS_TEST_HDR3_PORT_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_TEST_HDR3_PORT_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: ldma_test_cnt */
#define SAND_HAL_QE_LDMA_TEST_CNT_TEST_CNT_MASK                      0x0000ffffU
#define SAND_HAL_QE_LDMA_TEST_CNT_TEST_CNT_SHIFT                     0
#define SAND_HAL_QE_LDMA_TEST_CNT_TEST_CNT_MSB                       15
#define SAND_HAL_QE_LDMA_TEST_CNT_TEST_CNT_LSB                       0
#define SAND_HAL_QE_LDMA_TEST_CNT_TEST_CNT_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_LDMA_TEST_CNT_TEST_CNT_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: ldma_test_hdr1 */
#define SAND_HAL_QE_LDMA_TEST_HDR1_ECN_MASK                          0x80000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_ECN_SHIFT                         31
#define SAND_HAL_QE_LDMA_TEST_HDR1_ECN_MSB                           31
#define SAND_HAL_QE_LDMA_TEST_HDR1_ECN_LSB                           31
#define SAND_HAL_QE_LDMA_TEST_HDR1_ECN_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_ECN_DEFAULT                       0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_TEST_MASK                         0x40000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_TEST_SHIFT                        30
#define SAND_HAL_QE_LDMA_TEST_HDR1_TEST_MSB                          30
#define SAND_HAL_QE_LDMA_TEST_HDR1_TEST_LSB                          30
#define SAND_HAL_QE_LDMA_TEST_HDR1_TEST_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_TEST_DEFAULT                      0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_L2_LEN_MASK                       0x3fff0000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_L2_LEN_SHIFT                      16
#define SAND_HAL_QE_LDMA_TEST_HDR1_L2_LEN_MSB                        29
#define SAND_HAL_QE_LDMA_TEST_HDR1_L2_LEN_LSB                        16
#define SAND_HAL_QE_LDMA_TEST_HDR1_L2_LEN_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_L2_LEN_DEFAULT                    0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_AGE_MASK                          0x0000f000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_AGE_SHIFT                         12
#define SAND_HAL_QE_LDMA_TEST_HDR1_AGE_MSB                           15
#define SAND_HAL_QE_LDMA_TEST_HDR1_AGE_LSB                           12
#define SAND_HAL_QE_LDMA_TEST_HDR1_AGE_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_AGE_DEFAULT                       0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_MC_MASK                           0x00000800U
#define SAND_HAL_QE_LDMA_TEST_HDR1_MC_SHIFT                          11
#define SAND_HAL_QE_LDMA_TEST_HDR1_MC_MSB                            11
#define SAND_HAL_QE_LDMA_TEST_HDR1_MC_LSB                            11
#define SAND_HAL_QE_LDMA_TEST_HDR1_MC_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_MC_DEFAULT                        0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_SH_MASK                           0x00000400U
#define SAND_HAL_QE_LDMA_TEST_HDR1_SH_SHIFT                          10
#define SAND_HAL_QE_LDMA_TEST_HDR1_SH_MSB                            10
#define SAND_HAL_QE_LDMA_TEST_HDR1_SH_LSB                            10
#define SAND_HAL_QE_LDMA_TEST_HDR1_SH_TYPE                           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_SH_DEFAULT                        0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_COS_MASK                      0x00000380U
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_COS_SHIFT                     7
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_COS_MSB                       9
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_COS_LSB                       7
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_COS_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_COS_DEFAULT                   0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_DP_MASK                       0x00000060U
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_DP_SHIFT                      5
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_DP_MSB                        6
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_DP_LSB                        5
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_DP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_LCL_DP_DEFAULT                    0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_MASK         0x0000001fU
#define SAND_HAL_QE_LDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_SHIFT        0
#define SAND_HAL_QE_LDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_MSB          4
#define SAND_HAL_QE_LDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_LSB          0
#define SAND_HAL_QE_LDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: ldma_test_hdr2 */
#define SAND_HAL_QE_LDMA_TEST_HDR2_OUT_HEADER_INDEX_MASK             0xff000000U
#define SAND_HAL_QE_LDMA_TEST_HDR2_OUT_HEADER_INDEX_SHIFT            24
#define SAND_HAL_QE_LDMA_TEST_HDR2_OUT_HEADER_INDEX_MSB              31
#define SAND_HAL_QE_LDMA_TEST_HDR2_OUT_HEADER_INDEX_LSB              24
#define SAND_HAL_QE_LDMA_TEST_HDR2_OUT_HEADER_INDEX_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR2_OUT_HEADER_INDEX_DEFAULT          0x00000000U
#define SAND_HAL_QE_LDMA_TEST_HDR2_HEC_MASK                          0x00ff0000U
#define SAND_HAL_QE_LDMA_TEST_HDR2_HEC_SHIFT                         16
#define SAND_HAL_QE_LDMA_TEST_HDR2_HEC_MSB                           23
#define SAND_HAL_QE_LDMA_TEST_HDR2_HEC_LSB                           16
#define SAND_HAL_QE_LDMA_TEST_HDR2_HEC_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_TEST_HDR2_HEC_DEFAULT                       0x00000000U

/* field level defines for Device: QE  Register: pci_egress_test_pkt_cnt */
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_PCI_EGRESS_TEST_PKT_CNT_MASK 0x0000ffffU
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_PCI_EGRESS_TEST_PKT_CNT_SHIFT 0
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_PCI_EGRESS_TEST_PKT_CNT_MSB 15
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_PCI_EGRESS_TEST_PKT_CNT_LSB 0
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_PCI_EGRESS_TEST_PKT_CNT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_EGRESS_TEST_PKT_CNT_PCI_EGRESS_TEST_PKT_CNT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pci_egress_test_hdr1 */
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_NODE_MASK                0xfc000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_NODE_SHIFT               26
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_NODE_MSB                 31
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_NODE_LSB                 26
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_NODE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_NODE_DEFAULT             0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_PORT_MASK                0x03e00000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_PORT_SHIFT               21
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_PORT_MSB                 25
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_PORT_LSB                 21
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_PORT_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_PORT_DEFAULT             0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_COS_MASK                 0x001c0000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_COS_SHIFT                18
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_COS_MSB                  20
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_COS_LSB                  18
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_COS_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_COS_DEFAULT              0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_DP_MASK                  0x00030000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_DP_SHIFT                 16
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_DP_MSB                   17
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_DP_LSB                   16
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_DP_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_DP_DEFAULT               0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_ECN_MASK                 0x00008000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_ECN_SHIFT                15
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_ECN_MSB                  15
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_ECN_LSB                  15
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_ECN_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_ECN_DEFAULT              0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_TEST_MASK                0x00004000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_TEST_SHIFT               14
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_TEST_MSB                 14
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_TEST_LSB                 14
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_TEST_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_TEST_DEFAULT             0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_L2_LEN_MASK              0x00003fffU
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_L2_LEN_SHIFT             0
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_L2_LEN_MSB               13
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_L2_LEN_LSB               0
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_L2_LEN_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR1_EG_L2_LEN_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pci_egress_test_hdr2 */
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED3_0_MASK         0xf0000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED3_0_SHIFT        28
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED3_0_MSB          31
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED3_0_LSB          28
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED3_0_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED3_0_DEFAULT      0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_MC_MASK                  0x08000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_MC_SHIFT                 27
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_MC_MSB                   27
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_MC_LSB                   27
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_MC_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_MC_DEFAULT               0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_SH_MASK                  0x04000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_SH_SHIFT                 26
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_SH_MSB                   26
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_SH_LSB                   26
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_SH_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_SH_DEFAULT               0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_COS_MASK             0x03800000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_COS_SHIFT            23
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_COS_MSB              25
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_COS_LSB              23
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_COS_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_COS_DEFAULT          0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_DP_MASK              0x00600000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_DP_SHIFT             21
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_DP_MSB               22
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_DP_LSB               21
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_DP_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_LCL_DP_DEFAULT           0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_OUT_HEADER_INDEX_MASK    0x001fff00U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_OUT_HEADER_INDEX_SHIFT   8
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_OUT_HEADER_INDEX_MSB     20
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_OUT_HEADER_INDEX_LSB     8
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_OUT_HEADER_INDEX_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_OUT_HEADER_INDEX_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED7_0_MASK         0x000000ffU
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED7_0_SHIFT        0
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED7_0_MSB          7
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED7_0_LSB          0
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED7_0_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_EGRESS_TEST_HDR2_EG_RESERVED7_0_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: pci_ldma_test_pkt_cnt */
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_PCI_LDMA_TEST_PKT_CNT_MASK 0x0000ffffU
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_PCI_LDMA_TEST_PKT_CNT_SHIFT 0
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_PCI_LDMA_TEST_PKT_CNT_MSB  15
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_PCI_LDMA_TEST_PKT_CNT_LSB  0
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_PCI_LDMA_TEST_PKT_CNT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_LDMA_TEST_PKT_CNT_PCI_LDMA_TEST_PKT_CNT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pci_ldma_test_hdr1 */
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_NODE_MASK                  0xfc000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_NODE_SHIFT                 26
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_NODE_MSB                   31
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_NODE_LSB                   26
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_NODE_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_NODE_DEFAULT               0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_PORT_MASK                  0x03e00000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_PORT_SHIFT                 21
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_PORT_MSB                   25
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_PORT_LSB                   21
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_PORT_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_PORT_DEFAULT               0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_COS_MASK                   0x001c0000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_COS_SHIFT                  18
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_COS_MSB                    20
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_COS_LSB                    18
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_COS_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_COS_DEFAULT                0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_DP_MASK                    0x00030000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_DP_SHIFT                   16
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_DP_MSB                     17
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_DP_LSB                     16
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_DP_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_DP_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_ECN_MASK                   0x00008000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_ECN_SHIFT                  15
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_ECN_MSB                    15
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_ECN_LSB                    15
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_ECN_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_ECN_DEFAULT                0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_TEST_MASK                  0x00004000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_TEST_SHIFT                 14
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_TEST_MSB                   14
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_TEST_LSB                   14
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_TEST_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_TEST_DEFAULT               0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_L2_LEN_MASK                0x00003fffU
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_L2_LEN_SHIFT               0
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_L2_LEN_MSB                 13
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_L2_LEN_LSB                 0
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_L2_LEN_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR1_LD_L2_LEN_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: pci_ldma_test_hdr2 */
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED3_0_MASK           0xf0000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED3_0_SHIFT          28
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED3_0_MSB            31
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED3_0_LSB            28
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED3_0_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED3_0_DEFAULT        0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_MC_MASK                    0x08000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_MC_SHIFT                   27
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_MC_MSB                     27
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_MC_LSB                     27
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_MC_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_MC_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_SH_MASK                    0x04000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_SH_SHIFT                   26
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_SH_MSB                     26
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_SH_LSB                     26
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_SH_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_SH_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_COS_MASK               0x03800000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_COS_SHIFT              23
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_COS_MSB                25
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_COS_LSB                23
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_COS_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_COS_DEFAULT            0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_DP_MASK                0x00600000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_DP_SHIFT               21
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_DP_MSB                 22
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_DP_LSB                 21
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_DP_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_LCL_DP_DEFAULT             0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_OUT_HEADER_INDEX_MASK      0x001fff00U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_OUT_HEADER_INDEX_SHIFT     8
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_OUT_HEADER_INDEX_MSB       20
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_OUT_HEADER_INDEX_LSB       8
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_OUT_HEADER_INDEX_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_OUT_HEADER_INDEX_DEFAULT   0x00000000U
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED7_0_MASK           0x000000ffU
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED7_0_SHIFT          0
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED7_0_MSB            7
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED7_0_LSB            0
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED7_0_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_LDMA_TEST_HDR2_LD_RESERVED7_0_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: pci_tx_test_pkt_cnt */
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_PCI_TX_TEST_PKT_CNT_MASK     0x0000ffffU
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_PCI_TX_TEST_PKT_CNT_SHIFT    0
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_PCI_TX_TEST_PKT_CNT_MSB      15
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_PCI_TX_TEST_PKT_CNT_LSB      0
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_PCI_TX_TEST_PKT_CNT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_TX_TEST_PKT_CNT_PCI_TX_TEST_PKT_CNT_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: pci_tx_test_hdr1 */
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_NODE_MASK                    0xfc000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_NODE_SHIFT                   26
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_NODE_MSB                     31
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_NODE_LSB                     26
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_NODE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_NODE_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_PORT_MASK                    0x03e00000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_PORT_SHIFT                   21
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_PORT_MSB                     25
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_PORT_LSB                     21
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_PORT_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_PORT_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_COS_MASK                     0x001c0000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_COS_SHIFT                    18
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_COS_MSB                      20
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_COS_LSB                      18
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_COS_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_COS_DEFAULT                  0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_DP_MASK                      0x00030000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_DP_SHIFT                     16
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_DP_MSB                       17
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_DP_LSB                       16
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_DP_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_DP_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_ECN_MASK                     0x00008000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_ECN_SHIFT                    15
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_ECN_MSB                      15
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_ECN_LSB                      15
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_ECN_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_ECN_DEFAULT                  0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_TEST_MASK                    0x00004000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_TEST_SHIFT                   14
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_TEST_MSB                     14
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_TEST_LSB                     14
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_TEST_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_TEST_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_L2_LEN_MASK                  0x00003fffU
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_L2_LEN_SHIFT                 0
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_L2_LEN_MSB                   13
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_L2_LEN_LSB                   0
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_L2_LEN_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR1_TX_L2_LEN_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pci_tx_test_hdr2 */
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED3_0_MASK             0xf0000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED3_0_SHIFT            28
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED3_0_MSB              31
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED3_0_LSB              28
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED3_0_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED3_0_DEFAULT          0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_MC_MASK                      0x08000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_MC_SHIFT                     27
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_MC_MSB                       27
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_MC_LSB                       27
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_MC_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_MC_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_SH_MASK                      0x04000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_SH_SHIFT                     26
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_SH_MSB                       26
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_SH_LSB                       26
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_SH_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_SH_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_COS_MASK                 0x03800000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_COS_SHIFT                23
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_COS_MSB                  25
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_COS_LSB                  23
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_COS_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_COS_DEFAULT              0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_DP_MASK                  0x00600000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_DP_SHIFT                 21
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_DP_MSB                   22
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_DP_LSB                   21
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_DP_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_LCL_DP_DEFAULT               0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_MASK        0x001fff00U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_SHIFT       8
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_MSB         20
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_LSB         8
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_DEFAULT     0x00000000U
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED7_0_MASK             0x000000ffU
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED7_0_SHIFT            0
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED7_0_MSB              7
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED7_0_LSB              0
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED7_0_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_TX_TEST_HDR2_TX_RESERVED7_0_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pl3_rx_test_cnt */
#define SAND_HAL_QE_PL3_RX_TEST_CNT_PL3_RX_TEST_CNT_MASK             0x0000ffffU
#define SAND_HAL_QE_PL3_RX_TEST_CNT_PL3_RX_TEST_CNT_SHIFT            0
#define SAND_HAL_QE_PL3_RX_TEST_CNT_PL3_RX_TEST_CNT_MSB              15
#define SAND_HAL_QE_PL3_RX_TEST_CNT_PL3_RX_TEST_CNT_LSB              0
#define SAND_HAL_QE_PL3_RX_TEST_CNT_PL3_RX_TEST_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_RX_TEST_CNT_PL3_RX_TEST_CNT_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pl3_rx_test_hdr1 */
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_NODE_MASK                    0xfc000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_NODE_SHIFT                   26
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_NODE_MSB                     31
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_NODE_LSB                     26
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_NODE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_NODE_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_PORT_MASK                    0x03e00000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_PORT_SHIFT                   21
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_PORT_MSB                     25
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_PORT_LSB                     21
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_PORT_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_PORT_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_COS_MASK                     0x001c0000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_COS_SHIFT                    18
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_COS_MSB                      20
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_COS_LSB                      18
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_COS_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_COS_DEFAULT                  0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_DP_MASK                      0x00030000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_DP_SHIFT                     16
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_DP_MSB                       17
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_DP_LSB                       16
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_DP_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_DP_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_ECN_MASK                     0x00008000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_ECN_SHIFT                    15
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_ECN_MSB                      15
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_ECN_LSB                      15
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_ECN_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_ECN_DEFAULT                  0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_TEST_MASK                    0x00004000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_TEST_SHIFT                   14
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_TEST_MSB                     14
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_TEST_LSB                     14
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_TEST_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_TEST_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_L2_LEN_MASK                  0x00003fffU
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_L2_LEN_SHIFT                 0
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_L2_LEN_MSB                   13
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_L2_LEN_LSB                   0
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_L2_LEN_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR1_RX_L2_LEN_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pl3_rx_test_hdr2 */
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED3_0_MASK             0xf0000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED3_0_SHIFT            28
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED3_0_MSB              31
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED3_0_LSB              28
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED3_0_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED3_0_DEFAULT          0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_MC_MASK                      0x08000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_MC_SHIFT                     27
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_MC_MSB                       27
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_MC_LSB                       27
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_MC_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_MC_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_SH_MASK                      0x04000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_SH_SHIFT                     26
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_SH_MSB                       26
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_SH_LSB                       26
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_SH_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_SH_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_COS_MASK                 0x03800000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_COS_SHIFT                23
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_COS_MSB                  25
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_COS_LSB                  23
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_COS_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_COS_DEFAULT              0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_DP_MASK                  0x00600000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_DP_SHIFT                 21
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_DP_MSB                   22
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_DP_LSB                   21
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_DP_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_LCL_DP_DEFAULT               0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_MASK        0x001fff00U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_SHIFT       8
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_MSB         20
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_LSB         8
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_DEFAULT     0x00000000U
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED7_0_MASK             0x000000ffU
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED7_0_SHIFT            0
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED7_0_MSB              7
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED7_0_LSB              0
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED7_0_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RX_TEST_HDR2_RX_RESERVED7_0_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pl3_tx_test_cnt */
#define SAND_HAL_QE_PL3_TX_TEST_CNT_PL3_TX_TEST_CNT_MASK             0x0000ffffU
#define SAND_HAL_QE_PL3_TX_TEST_CNT_PL3_TX_TEST_CNT_SHIFT            0
#define SAND_HAL_QE_PL3_TX_TEST_CNT_PL3_TX_TEST_CNT_MSB              15
#define SAND_HAL_QE_PL3_TX_TEST_CNT_PL3_TX_TEST_CNT_LSB              0
#define SAND_HAL_QE_PL3_TX_TEST_CNT_PL3_TX_TEST_CNT_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PL3_TX_TEST_CNT_PL3_TX_TEST_CNT_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pl3_tx_test_hdr1 */
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_NODE_MASK                    0xfc000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_NODE_SHIFT                   26
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_NODE_MSB                     31
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_NODE_LSB                     26
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_NODE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_NODE_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_PORT_MASK                    0x03e00000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_PORT_SHIFT                   21
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_PORT_MSB                     25
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_PORT_LSB                     21
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_PORT_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_PORT_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_COS_MASK                     0x001c0000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_COS_SHIFT                    18
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_COS_MSB                      20
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_COS_LSB                      18
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_COS_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_COS_DEFAULT                  0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_DP_MASK                      0x00030000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_DP_SHIFT                     16
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_DP_MSB                       17
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_DP_LSB                       16
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_DP_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_DP_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_ECN_MASK                     0x00008000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_ECN_SHIFT                    15
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_ECN_MSB                      15
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_ECN_LSB                      15
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_ECN_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_ECN_DEFAULT                  0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_TEST_MASK                    0x00004000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_TEST_SHIFT                   14
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_TEST_MSB                     14
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_TEST_LSB                     14
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_TEST_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_TEST_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_L2_LEN_MASK                  0x00003fffU
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_L2_LEN_SHIFT                 0
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_L2_LEN_MSB                   13
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_L2_LEN_LSB                   0
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_L2_LEN_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR1_TX_L2_LEN_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: pl3_tx_test_hdr2 */
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED3_0_MASK             0xf0000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED3_0_SHIFT            28
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED3_0_MSB              31
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED3_0_LSB              28
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED3_0_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED3_0_DEFAULT          0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_MC_MASK                      0x08000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_MC_SHIFT                     27
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_MC_MSB                       27
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_MC_LSB                       27
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_MC_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_MC_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_SH_MASK                      0x04000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_SH_SHIFT                     26
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_SH_MSB                       26
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_SH_LSB                       26
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_SH_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_SH_DEFAULT                   0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_COS_MASK                 0x03800000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_COS_SHIFT                23
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_COS_MSB                  25
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_COS_LSB                  23
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_COS_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_COS_DEFAULT              0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_DP_MASK                  0x00600000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_DP_SHIFT                 21
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_DP_MSB                   22
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_DP_LSB                   21
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_DP_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_LCL_DP_DEFAULT               0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_MASK        0x001fff00U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_SHIFT       8
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_MSB         20
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_LSB         8
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_DEFAULT     0x00000000U
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED7_0_MASK             0x000000ffU
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED7_0_SHIFT            0
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED7_0_MSB              7
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED7_0_LSB              0
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED7_0_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TX_TEST_HDR2_TX_RESERVED7_0_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pl3_rxfifo_write_ctl */
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_FIFO_FILL_LEVEL_MASK 0x00000f00U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_FIFO_FILL_LEVEL_SHIFT 8
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_FIFO_FILL_LEVEL_MSB 11
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_FIFO_FILL_LEVEL_LSB 8
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_FIFO_FILL_LEVEL_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_FIFO_FILL_LEVEL_DEFAULT 0x00000000U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SOP_MASK          0x00000080U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SOP_SHIFT         7
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SOP_MSB           7
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SOP_LSB           7
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SOP_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SOP_DEFAULT       0x00000000U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_EOP_MASK          0x00000040U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_EOP_SHIFT         6
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_EOP_MSB           6
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_EOP_LSB           6
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_EOP_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_EOP_DEFAULT       0x00000000U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ERR_MASK          0x00000020U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ERR_SHIFT         5
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ERR_MSB           5
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ERR_LSB           5
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ERR_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ERR_DEFAULT       0x00000000U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SIZE_MASK         0x00000018U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SIZE_SHIFT        3
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SIZE_MSB          4
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SIZE_LSB          3
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SIZE_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_SIZE_DEFAULT      0x00000000U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ACK_MASK          0x00000004U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ACK_SHIFT         2
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ACK_MSB           2
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ACK_LSB           2
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ACK_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_ACK_DEFAULT       0x00000000U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_REQ_MASK          0x00000002U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_REQ_SHIFT         1
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_REQ_MSB           1
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_REQ_LSB           1
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_REQ_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_REQ_DEFAULT       0x00000000U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_DEBUG_MODE_MASK   0x00000001U
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_DEBUG_MODE_SHIFT  0
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_DEBUG_MODE_MSB    0
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_DEBUG_MODE_LSB    0
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_DEBUG_MODE_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_CTL_RXFIFO_WR_DEBUG_MODE_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pl3_rxfifo_write_data */
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_RXFIFO_WR_DATA_MASK        0xffffffffU
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_RXFIFO_WR_DATA_SHIFT       0
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_RXFIFO_WR_DATA_MSB         31
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_RXFIFO_WR_DATA_LSB         0
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_RXFIFO_WR_DATA_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_RXFIFO_WRITE_DATA_RXFIFO_WR_DATA_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: pl3_txfifo_read_ctl */
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_READ_ADDRESS_MASK  0x00003e00U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_READ_ADDRESS_SHIFT 9
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_READ_ADDRESS_MSB   13
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_READ_ADDRESS_LSB   9
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_READ_ADDRESS_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_READ_ADDRESS_DEFAULT 0x00000000U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EMPTY_FIFO_MASK    0x00000100U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EMPTY_FIFO_SHIFT   8
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EMPTY_FIFO_MSB     8
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EMPTY_FIFO_LSB     8
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EMPTY_FIFO_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EMPTY_FIFO_DEFAULT 0x00000001U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SOP_MASK           0x00000080U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SOP_SHIFT          7
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SOP_MSB            7
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SOP_LSB            7
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SOP_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SOP_DEFAULT        0x00000000U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EOP_MASK           0x00000040U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EOP_SHIFT          6
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EOP_MSB            6
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EOP_LSB            6
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EOP_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_EOP_DEFAULT        0x00000000U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ERR_MASK           0x00000020U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ERR_SHIFT          5
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ERR_MSB            5
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ERR_LSB            5
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ERR_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ERR_DEFAULT        0x00000000U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SIZE_MASK          0x00000018U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SIZE_SHIFT         3
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SIZE_MSB           4
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SIZE_LSB           3
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SIZE_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_SIZE_DEFAULT       0x00000000U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ACK_MASK           0x00000004U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ACK_SHIFT          2
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ACK_MSB            2
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ACK_LSB            2
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ACK_TYPE           (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_ACK_DEFAULT        0x00000000U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_REQ_MASK           0x00000002U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_REQ_SHIFT          1
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_REQ_MSB            1
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_REQ_LSB            1
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_REQ_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_REQ_DEFAULT        0x00000000U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_DEBUG_MODE_MASK    0x00000001U
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_DEBUG_MODE_SHIFT   0
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_DEBUG_MODE_MSB     0
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_DEBUG_MODE_LSB     0
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_DEBUG_MODE_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PL3_TXFIFO_READ_CTL_TXFIFO_RD_DEBUG_MODE_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pl3_txfifo_read_data */
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_DATA_MASK                   0xffffffffU
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_DATA_SHIFT                  0
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_DATA_MSB                    31
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_DATA_LSB                    0
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_DATA_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PL3_TXFIFO_READ_DATA_DATA_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: sci_pack_inject_cntl */
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_BIP_MASK                    0xff000000U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_BIP_SHIFT                   24
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_BIP_MSB                     31
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_BIP_LSB                     24
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_BIP_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_BIP_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_COMMAND_MASK                0x00ff0000U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_COMMAND_SHIFT               16
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_COMMAND_MSB                 23
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_COMMAND_LSB                 16
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_COMMAND_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_COMMAND_DEFAULT             0x00000000U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_DIRECTION_MASK              0x00002000U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_DIRECTION_SHIFT             13
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_DIRECTION_MSB               13
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_DIRECTION_LSB               13
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_DIRECTION_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_DIRECTION_DEFAULT           0x00000000U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_LENGTH_MASK                 0x00001f00U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_LENGTH_SHIFT                8
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_LENGTH_MSB                  12
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_LENGTH_LSB                  8
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_LENGTH_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_LENGTH_DEFAULT              0x00000000U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_ACK_MASK               0x00000002U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_ACK_SHIFT              1
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_ACK_MSB                1
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_ACK_LSB                1
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_ACK_TYPE               (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_ACK_DEFAULT            0x00000000U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_REQ_MASK               0x00000001U
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_REQ_SHIFT              0
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_REQ_MSB                0
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_REQ_LSB                0
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_REQ_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_PACK_INJECT_CNTL_PACK_REQ_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: sci0_pack_inject_data */
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_PACK_DATA_MASK             0xffffffffU
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_PACK_DATA_SHIFT            0
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_PACK_DATA_MSB              31
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_PACK_DATA_LSB              0
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_PACK_DATA_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI0_PACK_INJECT_DATA_PACK_DATA_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: sci1_pack_inject_data */
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_PACK_DATA_MASK             0xffffffffU
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_PACK_DATA_SHIFT            0
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_PACK_DATA_MSB              31
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_PACK_DATA_LSB              0
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_PACK_DATA_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI1_PACK_INJECT_DATA_PACK_DATA_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: sci2_pack_inject_data */
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_PACK_DATA_MASK             0xffffffffU
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_PACK_DATA_SHIFT            0
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_PACK_DATA_MSB              31
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_PACK_DATA_LSB              0
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_PACK_DATA_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI2_PACK_INJECT_DATA_PACK_DATA_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: sfi_tx_test_cnt */
#define SAND_HAL_QE_SFI_TX_TEST_CNT_TX_TEST_CNT_MASK                 0xffffffffU
#define SAND_HAL_QE_SFI_TX_TEST_CNT_TX_TEST_CNT_SHIFT                0
#define SAND_HAL_QE_SFI_TX_TEST_CNT_TX_TEST_CNT_MSB                  31
#define SAND_HAL_QE_SFI_TX_TEST_CNT_TX_TEST_CNT_LSB                  0
#define SAND_HAL_QE_SFI_TX_TEST_CNT_TX_TEST_CNT_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SFI_TX_TEST_CNT_TX_TEST_CNT_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: sfi_rx_test_cnt */
#define SAND_HAL_QE_SFI_RX_TEST_CNT_RX_TEST_CNT_MASK                 0xffffffffU
#define SAND_HAL_QE_SFI_RX_TEST_CNT_RX_TEST_CNT_SHIFT                0
#define SAND_HAL_QE_SFI_RX_TEST_CNT_RX_TEST_CNT_MSB                  31
#define SAND_HAL_QE_SFI_RX_TEST_CNT_RX_TEST_CNT_LSB                  0
#define SAND_HAL_QE_SFI_RX_TEST_CNT_RX_TEST_CNT_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SFI_RX_TEST_CNT_RX_TEST_CNT_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: sr_rx_test_pkt_cnt */
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_MASK          0x0000ffffU
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_MSB           15
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_LSB           0
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_RX_TEST_PKT_CNT_RX_TEST_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: sr_rx_test_byte_cnt */
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_MASK        0x0000ffffU
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_MSB         15
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_LSB         0
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_RX_TEST_BYTE_CNT_RX_TEST_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: sr_rx_test_hdr1 */
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_NODE_MASK                     0xfc000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_NODE_SHIFT                    26
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_NODE_MSB                      31
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_NODE_LSB                      26
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_NODE_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_NODE_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_PORT_MASK                     0x03e00000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_PORT_SHIFT                    21
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_PORT_MSB                      25
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_PORT_LSB                      21
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_PORT_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_PORT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_COS_MASK                      0x001c0000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_COS_SHIFT                     18
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_COS_MSB                       20
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_COS_LSB                       18
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_COS_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_COS_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_DP_MASK                       0x00030000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_DP_SHIFT                      16
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_DP_MSB                        17
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_DP_LSB                        16
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_DP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_DP_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_ECN_MASK                      0x00008000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_ECN_SHIFT                     15
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_ECN_MSB                       15
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_ECN_LSB                       15
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_ECN_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_ECN_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_TEST_MASK                     0x00004000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_TEST_SHIFT                    14
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_TEST_MSB                      14
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_TEST_LSB                      14
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_TEST_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_TEST_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_L2_LEN_MASK                   0x00003fffU
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_L2_LEN_SHIFT                  0
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_L2_LEN_MSB                    13
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_L2_LEN_LSB                    0
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_L2_LEN_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR1_RX_L2_LEN_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: sr_rx_test_hdr2 */
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED3_0_MASK              0xf0000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED3_0_SHIFT             28
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED3_0_MSB               31
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED3_0_LSB               28
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED3_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED3_0_DEFAULT           0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_MC_MASK                       0x08000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_MC_SHIFT                      27
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_MC_MSB                        27
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_MC_LSB                        27
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_MC_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_MC_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_SH_MASK                       0x04000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_SH_SHIFT                      26
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_SH_MSB                        26
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_SH_LSB                        26
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_SH_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_SH_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_COS_MASK                  0x03800000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_COS_SHIFT                 23
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_COS_MSB                   25
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_COS_LSB                   23
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_COS_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_COS_DEFAULT               0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_DP_MASK                   0x00600000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_DP_SHIFT                  21
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_DP_MSB                    22
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_DP_LSB                    21
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_DP_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_LCL_DP_DEFAULT                0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_MASK         0x001fff00U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_SHIFT        8
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_MSB          20
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_LSB          8
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_OUT_HEADER_INDEX_DEFAULT      0x00000000U
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED7_0_MASK              0x000000ffU
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED7_0_SHIFT             0
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED7_0_MSB               7
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED7_0_LSB               0
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED7_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_RX_TEST_HDR2_RX_RESERVED7_0_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_tx_test_pkt_cnt */
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_MASK          0x0000ffffU
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_SHIFT         0
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_MSB           15
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_LSB           0
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_TEST_PKT_CNT_TX_TEST_PKT_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: st_tx_test_byte_cnt */
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_MASK        0x0000ffffU
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_SHIFT       0
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_MSB         15
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_LSB         0
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_TEST_BYTE_CNT_TX_TEST_BYTE_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: st_tx_test_hdr1 */
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_NODE_MASK                     0xfc000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_NODE_SHIFT                    26
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_NODE_MSB                      31
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_NODE_LSB                      26
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_NODE_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_NODE_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_PORT_MASK                     0x03e00000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_PORT_SHIFT                    21
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_PORT_MSB                      25
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_PORT_LSB                      21
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_PORT_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_PORT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_COS_MASK                      0x001c0000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_COS_SHIFT                     18
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_COS_MSB                       20
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_COS_LSB                       18
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_COS_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_COS_DEFAULT                   0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_DP_MASK                       0x00030000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_DP_SHIFT                      16
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_DP_MSB                        17
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_DP_LSB                        16
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_DP_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_DP_DEFAULT                    0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_ECN_MASK                      0x00008000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_ECN_SHIFT                     15
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_ECN_MSB                       15
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_ECN_LSB                       15
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_ECN_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_ECN_DEFAULT                   0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_TEST_MASK                     0x00004000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_TEST_SHIFT                    14
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_TEST_MSB                      14
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_TEST_LSB                      14
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_TEST_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_TEST_DEFAULT                  0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_L2_LEN_MASK                   0x00003fffU
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_L2_LEN_SHIFT                  0
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_L2_LEN_MSB                    13
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_L2_LEN_LSB                    0
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_L2_LEN_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR1_TX_L2_LEN_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: st_tx_test_hdr2 */
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED3_0_MASK              0xf0000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED3_0_SHIFT             28
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED3_0_MSB               31
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED3_0_LSB               28
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED3_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED3_0_DEFAULT           0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_MC_MASK                       0x08000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_MC_SHIFT                      27
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_MC_MSB                        27
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_MC_LSB                        27
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_MC_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_MC_DEFAULT                    0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_SH_MASK                       0x04000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_SH_SHIFT                      26
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_SH_MSB                        26
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_SH_LSB                        26
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_SH_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_SH_DEFAULT                    0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_COS_MASK                  0x03800000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_COS_SHIFT                 23
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_COS_MSB                   25
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_COS_LSB                   23
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_COS_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_COS_DEFAULT               0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_DP_MASK                   0x00600000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_DP_SHIFT                  21
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_DP_MSB                    22
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_DP_LSB                    21
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_DP_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_LCL_DP_DEFAULT                0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_MASK         0x001fff00U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_SHIFT        8
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_MSB          20
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_LSB          8
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_OUT_HEADER_INDEX_DEFAULT      0x00000000U
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED7_0_MASK              0x000000ffU
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED7_0_SHIFT             0
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED7_0_MSB               7
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED7_0_LSB               0
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED7_0_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_ST_TX_TEST_HDR2_TX_RESERVED7_0_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_tx_write_ctl */
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_MASK      0x80000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_SHIFT     31
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_MSB       31
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_LSB       31
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_31_16_DEFAULT   0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_MASK       0x40000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_SHIFT      30
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_MSB        30
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_LSB        30
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG0_15_0_DEFAULT    0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_MASK      0x20000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_SHIFT     29
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_MSB       29
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_LSB       29
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_31_16_DEFAULT   0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_MASK       0x10000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_SHIFT      28
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_MSB        28
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_LSB        28
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG1_15_0_DEFAULT    0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_MASK      0x08000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_SHIFT     27
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_MSB       27
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_LSB       27
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_31_16_DEFAULT   0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_MASK       0x04000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_SHIFT      26
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_MSB        26
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_LSB        26
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG2_15_0_DEFAULT    0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_MASK      0x02000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_SHIFT     25
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_MSB       25
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_LSB       25
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_31_16_DEFAULT   0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_MASK       0x01000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_SHIFT      24
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_MSB        24
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_LSB        24
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_CONTROL_BIT_REG3_15_0_DEFAULT    0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_ACK_MASK                      0x00000004U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_ACK_SHIFT                     2
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_ACK_MSB                       2
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_ACK_LSB                       2
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_ACK_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_ACK_DEFAULT                   0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_REQ_MASK                      0x00000002U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_REQ_SHIFT                     1
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_REQ_MSB                       1
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_REQ_LSB                       1
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_REQ_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_WR_REQ_DEFAULT                   0x00000000U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_DEBUG_MODE_MASK                  0x00000001U
#define SAND_HAL_QE_ST_TX_WRITE_CTL_DEBUG_MODE_SHIFT                 0
#define SAND_HAL_QE_ST_TX_WRITE_CTL_DEBUG_MODE_MSB                   0
#define SAND_HAL_QE_ST_TX_WRITE_CTL_DEBUG_MODE_LSB                   0
#define SAND_HAL_QE_ST_TX_WRITE_CTL_DEBUG_MODE_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_WRITE_CTL_DEBUG_MODE_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: st_tx_w0_write_data */
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_SHIFT             0
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_MSB               31
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_LSB               0
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_W0_WRITE_DATA_W0_WR_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_tx_w1_write_data */
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_SHIFT             0
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_MSB               31
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_LSB               0
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_W1_WRITE_DATA_W1_WR_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_tx_w2_write_data */
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_SHIFT             0
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_MSB               31
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_LSB               0
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_W2_WRITE_DATA_W2_WR_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: st_tx_w3_write_data */
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_SHIFT             0
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_MSB               31
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_LSB               0
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_ST_TX_W3_WRITE_DATA_W3_WR_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: txdma_test_cnt */
#define SAND_HAL_QE_TXDMA_TEST_CNT_TXDMA_TEST_CNT_MASK               0x0000ffffU
#define SAND_HAL_QE_TXDMA_TEST_CNT_TXDMA_TEST_CNT_SHIFT              0
#define SAND_HAL_QE_TXDMA_TEST_CNT_TXDMA_TEST_CNT_MSB                15
#define SAND_HAL_QE_TXDMA_TEST_CNT_TXDMA_TEST_CNT_LSB                0
#define SAND_HAL_QE_TXDMA_TEST_CNT_TXDMA_TEST_CNT_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_TEST_CNT_TXDMA_TEST_CNT_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: txdma_test_hdr1 */
#define SAND_HAL_QE_TXDMA_TEST_HDR1_ECN_MASK                         0x80000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_ECN_SHIFT                        31
#define SAND_HAL_QE_TXDMA_TEST_HDR1_ECN_MSB                          31
#define SAND_HAL_QE_TXDMA_TEST_HDR1_ECN_LSB                          31
#define SAND_HAL_QE_TXDMA_TEST_HDR1_ECN_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_ECN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_TEST_MASK                        0x40000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_TEST_SHIFT                       30
#define SAND_HAL_QE_TXDMA_TEST_HDR1_TEST_MSB                         30
#define SAND_HAL_QE_TXDMA_TEST_HDR1_TEST_LSB                         30
#define SAND_HAL_QE_TXDMA_TEST_HDR1_TEST_TYPE                        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_TEST_DEFAULT                     0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_L2_LEN_MASK                      0x3fff0000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_L2_LEN_SHIFT                     16
#define SAND_HAL_QE_TXDMA_TEST_HDR1_L2_LEN_MSB                       29
#define SAND_HAL_QE_TXDMA_TEST_HDR1_L2_LEN_LSB                       16
#define SAND_HAL_QE_TXDMA_TEST_HDR1_L2_LEN_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_L2_LEN_DEFAULT                   0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_AGE_MASK                         0x0000f000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_AGE_SHIFT                        12
#define SAND_HAL_QE_TXDMA_TEST_HDR1_AGE_MSB                          15
#define SAND_HAL_QE_TXDMA_TEST_HDR1_AGE_LSB                          12
#define SAND_HAL_QE_TXDMA_TEST_HDR1_AGE_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_AGE_DEFAULT                      0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_MC_MASK                          0x00000800U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_MC_SHIFT                         11
#define SAND_HAL_QE_TXDMA_TEST_HDR1_MC_MSB                           11
#define SAND_HAL_QE_TXDMA_TEST_HDR1_MC_LSB                           11
#define SAND_HAL_QE_TXDMA_TEST_HDR1_MC_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_MC_DEFAULT                       0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_SH_MASK                          0x00000400U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_SH_SHIFT                         10
#define SAND_HAL_QE_TXDMA_TEST_HDR1_SH_MSB                           10
#define SAND_HAL_QE_TXDMA_TEST_HDR1_SH_LSB                           10
#define SAND_HAL_QE_TXDMA_TEST_HDR1_SH_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_SH_DEFAULT                       0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_COS_MASK                     0x00000380U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_COS_SHIFT                    7
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_COS_MSB                      9
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_COS_LSB                      7
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_COS_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_COS_DEFAULT                  0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_DP_MASK                      0x00000060U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_DP_SHIFT                     5
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_DP_MSB                       6
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_DP_LSB                       5
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_DP_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_LCL_DP_DEFAULT                   0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_MASK        0x0000001fU
#define SAND_HAL_QE_TXDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_SHIFT       0
#define SAND_HAL_QE_TXDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_MSB         4
#define SAND_HAL_QE_TXDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_LSB         0
#define SAND_HAL_QE_TXDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR1_OUT_HEADER_INDEX12_8_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: txdma_test_hdr2 */
#define SAND_HAL_QE_TXDMA_TEST_HDR2_OUT_HEADER_INDEX_MASK            0xff000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR2_OUT_HEADER_INDEX_SHIFT           24
#define SAND_HAL_QE_TXDMA_TEST_HDR2_OUT_HEADER_INDEX_MSB             31
#define SAND_HAL_QE_TXDMA_TEST_HDR2_OUT_HEADER_INDEX_LSB             24
#define SAND_HAL_QE_TXDMA_TEST_HDR2_OUT_HEADER_INDEX_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR2_OUT_HEADER_INDEX_DEFAULT         0x00000000U
#define SAND_HAL_QE_TXDMA_TEST_HDR2_HEC_MASK                         0x00ff0000U
#define SAND_HAL_QE_TXDMA_TEST_HDR2_HEC_SHIFT                        16
#define SAND_HAL_QE_TXDMA_TEST_HDR2_HEC_MSB                          23
#define SAND_HAL_QE_TXDMA_TEST_HDR2_HEC_LSB                          16
#define SAND_HAL_QE_TXDMA_TEST_HDR2_HEC_TYPE                         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_TEST_HDR2_HEC_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: egress_ecr_debug */
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_ECR_DISCARD_BITMAP_MASK         0xf0000000U
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_ECR_DISCARD_BITMAP_SHIFT        28
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_ECR_DISCARD_BITMAP_MSB          31
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_ECR_DISCARD_BITMAP_LSB          28
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_ECR_DISCARD_BITMAP_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_ECR_DISCARD_BITMAP_DEFAULT      0x00000000U
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DBG_ENABLE_MASK                 0x00000004U
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DBG_ENABLE_SHIFT                2
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DBG_ENABLE_MSB                  2
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DBG_ENABLE_LSB                  2
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DBG_ENABLE_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DBG_ENABLE_DEFAULT              0x00000001U
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_HEC_VERIFICATION_MASK   0x00000002U
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_HEC_VERIFICATION_SHIFT  1
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_HEC_VERIFICATION_MSB    1
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_HEC_VERIFICATION_LSB    1
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_HEC_VERIFICATION_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_HEC_VERIFICATION_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_CRC_VERIFICATION_MASK   0x00000001U
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_CRC_VERIFICATION_SHIFT  0
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_CRC_VERIFICATION_MSB    0
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_CRC_VERIFICATION_LSB    0
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_CRC_VERIFICATION_TYPE   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_DISABLE_CRC_VERIFICATION_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_ecr_drop_cnt */
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_MEMCERR_CNT_MASK        0xff000000U
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_MEMCERR_CNT_SHIFT       24
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_MEMCERR_CNT_MSB         31
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_MEMCERR_CNT_LSB         24
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_MEMCERR_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_MEMCERR_CNT_DEFAULT     0x00000000U
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_SFABORT_CNT_MASK        0x00ffffffU
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_SFABORT_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_SFABORT_CNT_MSB         23
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_SFABORT_CNT_LSB         0
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_SFABORT_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECR_DROP_CNT_DROP_SFABORT_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress_ecr_data_cnt */
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_DATA_CNT_MASK                0xffffffffU
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_DATA_CNT_SHIFT               0
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_DATA_CNT_MSB                 31
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_DATA_CNT_LSB                 0
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_DATA_CNT_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECR_DATA_CNT_DATA_CNT_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: egress_ecr_debug_e */
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_DROP_MCPFULL_CNT_MASK         0x0000ffffU
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_DROP_MCPFULL_CNT_SHIFT        0
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_DROP_MCPFULL_CNT_MSB          15
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_DROP_MCPFULL_CNT_LSB          0
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_DROP_MCPFULL_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECR_DEBUG_E_DROP_MCPFULL_CNT_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress_ecr_multicast_cnt */
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_DROP_MCPORTMAPNULL_CNT_MASK 0xffff0000U
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_DROP_MCPORTMAPNULL_CNT_SHIFT 16
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_DROP_MCPORTMAPNULL_CNT_MSB 31
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_DROP_MCPORTMAPNULL_CNT_LSB 16
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_DROP_MCPORTMAPNULL_CNT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECR_MULTICAST_CNT_DROP_MCPORTMAPNULL_CNT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_memc_debug2 */
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_EMPTY_MASK           0x80000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_EMPTY_SHIFT          31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_EMPTY_MSB            31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_EMPTY_LSB            31
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_EMPTY_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_EMPTY_DEFAULT        0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_HEAD_MASK            0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_HEAD_SHIFT           24
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_HEAD_MSB             30
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_HEAD_LSB             24
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_HEAD_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_HEAD_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_TAIL_MASK            0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_TAIL_SHIFT           16
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_TAIL_MSB             22
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_TAIL_LSB             16
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_TAIL_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG2_FREEPAGE_TAIL_DEFAULT         0x0000007aU

/* field level defines for Device: QE  Register: egress_ecx_dsfifo_thresholds */
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_HI_MASK 0x00001f00U
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_HI_SHIFT 8
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_HI_MSB 12
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_HI_LSB 8
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_HI_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_HI_DEFAULT 0x00000012U
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_LO_MASK 0x0000001fU
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_LO_SHIFT 0
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_LO_MSB 4
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_LO_LSB 0
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_LO_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DSFIFO_THRESHOLDS_DSFIFO_THRESH_LO_DEFAULT 0x00000010U

/* field level defines for Device: QE  Register: egress_ecx_df_debug */
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_RCVD_LNCNT_P_MASK         0x03ff0000U
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_RCVD_LNCNT_P_SHIFT        16
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_RCVD_LNCNT_P_MSB          25
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_RCVD_LNCNT_P_LSB          16
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_RCVD_LNCNT_P_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_RCVD_LNCNT_P_DEFAULT      0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_L2LENPLUS8_P_MASK         0x00003fffU
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_L2LENPLUS8_P_SHIFT        0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_L2LENPLUS8_P_MSB          13
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_L2LENPLUS8_P_LSB          0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_L2LENPLUS8_P_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_DF_L2LENPLUS8_P_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_df_debug_sel */
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_MINI_SM_SEL_MASK         0x0000001fU
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_MINI_SM_SEL_SHIFT        0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_MINI_SM_SEL_MSB          4
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_MINI_SM_SEL_LSB          0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_MINI_SM_SEL_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_SEL_MINI_SM_SEL_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_df_reqdata_cnt */
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_LINES_REQD_CNT_MASK    0xffffff00U
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_LINES_REQD_CNT_SHIFT   8
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_LINES_REQD_CNT_MSB     31
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_LINES_REQD_CNT_LSB     8
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_LINES_REQD_CNT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DF_REQDATA_CNT_LINES_REQD_CNT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_df_rxdata_cnt */
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_LINES_RX_CNT_MASK       0xffffff00U
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_LINES_RX_CNT_SHIFT      8
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_LINES_RX_CNT_MSB        31
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_LINES_RX_CNT_LSB        8
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_LINES_RX_CNT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_LINES_RX_CNT_DEFAULT    0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_INVALID_RX_CNT_MASK     0x000000ffU
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_INVALID_RX_CNT_SHIFT    0
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_INVALID_RX_CNT_MSB      7
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_INVALID_RX_CNT_LSB      0
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_INVALID_RX_CNT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DF_RXDATA_CNT_INVALID_RX_CNT_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_df_cnt */
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_TOTAL_CNT_MASK      0xffff0000U
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_TOTAL_CNT_SHIFT     16
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_TOTAL_CNT_MSB       31
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_TOTAL_CNT_LSB       16
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_TOTAL_CNT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_TOTAL_CNT_DEFAULT   0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_CNT_MASK            0x0000ffffU
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_CNT_SHIFT           0
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_CNT_MSB             15
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_CNT_LSB             0
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DF_CNT_DF_MC_DONE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_df_debug_e */
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_MC_INVALID_RX_ERR_CNT_MASK 0xff000000U
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_MC_INVALID_RX_ERR_CNT_SHIFT 24
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_MC_INVALID_RX_ERR_CNT_MSB  31
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_MC_INVALID_RX_ERR_CNT_LSB  24
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_MC_INVALID_RX_ERR_CNT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG_E_MC_INVALID_RX_ERR_CNT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_ds_debug_e */
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO17_OVERFLOW_MASK    0x00020000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO17_OVERFLOW_SHIFT   17
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO17_OVERFLOW_MSB     17
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO17_OVERFLOW_LSB     17
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO17_OVERFLOW_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO17_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO16_OVERFLOW_MASK    0x00010000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO16_OVERFLOW_SHIFT   16
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO16_OVERFLOW_MSB     16
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO16_OVERFLOW_LSB     16
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO16_OVERFLOW_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO16_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO15_OVERFLOW_MASK    0x00008000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO15_OVERFLOW_SHIFT   15
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO15_OVERFLOW_MSB     15
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO15_OVERFLOW_LSB     15
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO15_OVERFLOW_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO15_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO14_OVERFLOW_MASK    0x00004000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO14_OVERFLOW_SHIFT   14
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO14_OVERFLOW_MSB     14
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO14_OVERFLOW_LSB     14
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO14_OVERFLOW_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO14_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO13_OVERFLOW_MASK    0x00002000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO13_OVERFLOW_SHIFT   13
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO13_OVERFLOW_MSB     13
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO13_OVERFLOW_LSB     13
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO13_OVERFLOW_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO13_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO12_OVERFLOW_MASK    0x00001000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO12_OVERFLOW_SHIFT   12
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO12_OVERFLOW_MSB     12
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO12_OVERFLOW_LSB     12
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO12_OVERFLOW_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO12_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO11_OVERFLOW_MASK    0x00000800U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO11_OVERFLOW_SHIFT   11
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO11_OVERFLOW_MSB     11
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO11_OVERFLOW_LSB     11
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO11_OVERFLOW_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO11_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO10_OVERFLOW_MASK    0x00000400U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO10_OVERFLOW_SHIFT   10
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO10_OVERFLOW_MSB     10
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO10_OVERFLOW_LSB     10
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO10_OVERFLOW_TYPE    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO10_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO9_OVERFLOW_MASK     0x00000200U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO9_OVERFLOW_SHIFT    9
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO9_OVERFLOW_MSB      9
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO9_OVERFLOW_LSB      9
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO9_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO9_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO8_OVERFLOW_MASK     0x00000100U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO8_OVERFLOW_SHIFT    8
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO8_OVERFLOW_MSB      8
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO8_OVERFLOW_LSB      8
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO8_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO8_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO7_OVERFLOW_MASK     0x00000080U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO7_OVERFLOW_SHIFT    7
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO7_OVERFLOW_MSB      7
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO7_OVERFLOW_LSB      7
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO7_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO7_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO6_OVERFLOW_MASK     0x00000040U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO6_OVERFLOW_SHIFT    6
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO6_OVERFLOW_MSB      6
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO6_OVERFLOW_LSB      6
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO6_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO6_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO5_OVERFLOW_MASK     0x00000020U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO5_OVERFLOW_SHIFT    5
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO5_OVERFLOW_MSB      5
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO5_OVERFLOW_LSB      5
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO5_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO5_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO4_OVERFLOW_MASK     0x00000010U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO4_OVERFLOW_SHIFT    4
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO4_OVERFLOW_MSB      4
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO4_OVERFLOW_LSB      4
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO4_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO4_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO3_OVERFLOW_MASK     0x00000008U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO3_OVERFLOW_SHIFT    3
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO3_OVERFLOW_MSB      3
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO3_OVERFLOW_LSB      3
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO3_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO3_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO2_OVERFLOW_MASK     0x00000004U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO2_OVERFLOW_SHIFT    2
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO2_OVERFLOW_MSB      2
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO2_OVERFLOW_LSB      2
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO2_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO2_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO1_OVERFLOW_MASK     0x00000002U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO1_OVERFLOW_SHIFT    1
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO1_OVERFLOW_MSB      1
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO1_OVERFLOW_LSB      1
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO1_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO1_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO0_OVERFLOW_MASK     0x00000001U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO0_OVERFLOW_SHIFT    0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO0_OVERFLOW_MSB      0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO0_OVERFLOW_LSB      0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO0_OVERFLOW_TYPE     (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E_DS_FIFO0_OVERFLOW_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_mb_cnt */
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_MULTICAST_RX_CNT_MASK          0xffff0000U
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_MULTICAST_RX_CNT_SHIFT         16
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_MULTICAST_RX_CNT_MSB           31
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_MULTICAST_RX_CNT_LSB           16
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_MULTICAST_RX_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_MB_CNT_MULTICAST_RX_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_mb_debug_e */
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCFIFO_EMPTY_ERR_CNT_MASK  0xff000000U
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCFIFO_EMPTY_ERR_CNT_SHIFT 24
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCFIFO_EMPTY_ERR_CNT_MSB   31
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCFIFO_EMPTY_ERR_CNT_LSB   24
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCFIFO_EMPTY_ERR_CNT_TYPE  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCFIFO_EMPTY_ERR_CNT_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCPORTMAP_FIFO_OVERFLOW_MASK 0x0000000fU
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCPORTMAP_FIFO_OVERFLOW_SHIFT 0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCPORTMAP_FIFO_OVERFLOW_MSB 3
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCPORTMAP_FIFO_OVERFLOW_LSB 0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCPORTMAP_FIFO_OVERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG_E_MCPORTMAP_FIFO_OVERFLOW_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_mb_debug1 */
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_NUMLINES_FIFO_HEAD_MASK     0x3ff00000U
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_NUMLINES_FIFO_HEAD_SHIFT    20
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_NUMLINES_FIFO_HEAD_MSB      29
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_NUMLINES_FIFO_HEAD_LSB      20
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_NUMLINES_FIFO_HEAD_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_NUMLINES_FIFO_HEAD_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_PORTMAP_FIFO_HEAD_MASK      0x0003ffffU
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_PORTMAP_FIFO_HEAD_SHIFT     0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_PORTMAP_FIFO_HEAD_MSB       17
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_PORTMAP_FIFO_HEAD_LSB       0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_PORTMAP_FIFO_HEAD_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG1_PORTMAP_FIFO_HEAD_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_mb_debug2 */
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_FINISHREQ_CNT_MASK          0x3ff00000U
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_FINISHREQ_CNT_SHIFT         20
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_FINISHREQ_CNT_MSB           29
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_FINISHREQ_CNT_LSB           20
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_FINISHREQ_CNT_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_FINISHREQ_CNT_DEFAULT       0x00000001U
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_MCREQ_CNT_MASK              0x000ffc00U
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_MCREQ_CNT_SHIFT             10
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_MCREQ_CNT_MSB               19
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_MCREQ_CNT_LSB               10
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_MCREQ_CNT_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_MCREQ_CNT_DEFAULT           0x00000001U
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_NUM_PORTMAP_ENTRIES_MASK    0x000003ffU
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_NUM_PORTMAP_ENTRIES_SHIFT   0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_NUM_PORTMAP_ENTRIES_MSB     9
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_NUM_PORTMAP_ENTRIES_LSB     0
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_NUM_PORTMAP_ENTRIES_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_MB_DEBUG2_NUM_PORTMAP_ENTRIES_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_memc_debug3 */
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_MEMC_DISCARD_BITMAP_MASK      0x0007ffffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_MEMC_DISCARD_BITMAP_SHIFT     0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_MEMC_DISCARD_BITMAP_MSB       18
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_MEMC_DISCARD_BITMAP_LSB       0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_MEMC_DISCARD_BITMAP_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG3_MEMC_DISCARD_BITMAP_DEFAULT   0x0007ffffU

/* field level defines for Device: QE  Register: egress_ecx_pl3_icb_pcic_debug_e */
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_REQ_CNT_MASK 0x00700000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_REQ_CNT_SHIFT 20
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_REQ_CNT_MSB  22
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_REQ_CNT_LSB  20
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_REQ_CNT_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_REQ_CNT_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCI_REQ_CNT_MASK 0x00070000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCI_REQ_CNT_SHIFT 16
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCI_REQ_CNT_MSB  18
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCI_REQ_CNT_LSB  16
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCI_REQ_CNT_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCI_REQ_CNT_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_OVERFLOW_MASK 0x0000f000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_OVERFLOW_SHIFT 12
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_OVERFLOW_MSB 15
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_OVERFLOW_LSB 12
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_OVERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_UNDERFLOW_MASK 0x00000f00U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_UNDERFLOW_SHIFT 8
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_UNDERFLOW_MSB 11
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_UNDERFLOW_LSB 8
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_UNDERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PCIC_FIFO_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_OVERFLOW_MASK 0x000000f0U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_OVERFLOW_SHIFT 4
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_OVERFLOW_MSB 7
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_OVERFLOW_LSB 4
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_OVERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_UNDERFLOW_MASK 0x0000000fU
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_UNDERFLOW_SHIFT 0
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_UNDERFLOW_MSB 3
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_UNDERFLOW_LSB 0
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_UNDERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_PL3_ICB_PCIC_DEBUG_E_PL3_ICB_FIFO_UNDERFLOW_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_pl3_pci_cnt */
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PL3_DATASENT_CNT_MASK     0xffff0000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PL3_DATASENT_CNT_SHIFT    16
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PL3_DATASENT_CNT_MSB      31
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PL3_DATASENT_CNT_LSB      16
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PL3_DATASENT_CNT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PL3_DATASENT_CNT_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PCI_DATASENT_CNT_MASK     0x0000ffffU
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PCI_DATASENT_CNT_SHIFT    0
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PCI_DATASENT_CNT_MSB      15
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PCI_DATASENT_CNT_LSB      0
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PCI_DATASENT_CNT_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_PL3_PCI_CNT_PCI_DATASENT_CNT_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: egress_memc_debug4 */
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_USE_INI_BITMAP_MASK           0x0007ffffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_USE_INI_BITMAP_SHIFT          0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_USE_INI_BITMAP_MSB            18
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_USE_INI_BITMAP_LSB            0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_USE_INI_BITMAP_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG4_USE_INI_BITMAP_DEFAULT        0x0007ffffU

/* field level defines for Device: QE  Register: egress_ecx_spi4_cnt */
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_SPI4_DATASENT_CNT_MASK       0xffffffffU
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_SPI4_DATASENT_CNT_SHIFT      0
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_SPI4_DATASENT_CNT_MSB        31
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_SPI4_DATASENT_CNT_LSB        0
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_SPI4_DATASENT_CNT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_SPI4_CNT_SPI4_DATASENT_CNT_DEFAULT    0x00000000U

/* field level defines for Device: QE  Register: egress_mem_acc_ctrl */
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_ACK_MASK                 0x00000004U
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_ACK_SHIFT                2
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_ACK_MSB                  2
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_ACK_LSB                  2
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_ACK_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_ACK_DEFAULT              0x00000000U
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_REQ_MASK                 0x00000002U
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_REQ_SHIFT                1
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_REQ_MSB                  1
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_REQ_LSB                  1
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_REQ_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_REQ_DEFAULT              0x00000000U
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_R_W_N_MASK               0x00000001U
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_R_W_N_SHIFT              0
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_R_W_N_MSB                0
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_R_W_N_LSB                0
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_R_W_N_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_CTRL_ACC_R_W_N_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: egress_mem_acc_sel */
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_ACC_SEL_MASK                  0x0000000fU
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_ACC_SEL_SHIFT                 0
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_ACC_SEL_MSB                   3
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_ACC_SEL_LSB                   0
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_ACC_SEL_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_SEL_ACC_SEL_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: egress_mem_acc_addr */
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_ACC_ADDR_MASK                0x00001fffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_ACC_ADDR_SHIFT               0
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_ACC_ADDR_MSB                 12
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_ACC_ADDR_LSB                 0
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_ACC_ADDR_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_ADDR_ACC_ADDR_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: egress_mem_acc_data */
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_ACC_DATA_MASK                0x0007ffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_ACC_DATA_SHIFT               0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_ACC_DATA_MSB                 18
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_ACC_DATA_LSB                 0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_ACC_DATA_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA_ACC_DATA_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: egress_memc_data_read_cnt */
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_MEMC_DATA_READ_CNT_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_MEMC_DATA_READ_CNT_SHIFT 0
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_MEMC_DATA_READ_CNT_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_MEMC_DATA_READ_CNT_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_MEMC_DATA_READ_CNT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_DATA_READ_CNT_MEMC_DATA_READ_CNT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_memc_data_written_cnt */
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_MEMC_DATA_WRITTEN_CNT_MASK 0xffffffffU
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_MEMC_DATA_WRITTEN_CNT_SHIFT 0
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_MEMC_DATA_WRITTEN_CNT_MSB 31
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_MEMC_DATA_WRITTEN_CNT_LSB 0
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_MEMC_DATA_WRITTEN_CNT_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_DATA_WRITTEN_CNT_MEMC_DATA_WRITTEN_CNT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_memc_debug */
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_LN_CNT_MASK                0x1fff0000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_LN_CNT_SHIFT               16
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_LN_CNT_MSB                 28
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_LN_CNT_LSB                 16
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_LN_CNT_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_LN_CNT_DEFAULT             0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_PKT_CNT_MASK               0x00001fffU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_PKT_CNT_SHIFT              0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_PKT_CNT_MSB                12
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_PKT_CNT_LSB                0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_PKT_CNT_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_DBG_PKT_CNT_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: egress_memc_debug_sel */
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_LN_ALLOC_MASK   0x3ff00000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_LN_ALLOC_SHIFT  20
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_LN_ALLOC_MSB    29
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_LN_ALLOC_LSB    20
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_LN_ALLOC_TYPE   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_LN_ALLOC_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_PG_ALLOC_MASK   0x000f0000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_PG_ALLOC_SHIFT  16
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_PG_ALLOC_MSB    19
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_PG_ALLOC_LSB    16
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_PG_ALLOC_TYPE   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_DBG_CURPKT_PG_ALLOC_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_PKT_CNT_SEL_MASK           0x0000001fU
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_PKT_CNT_SEL_SHIFT          0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_PKT_CNT_SEL_MSB            4
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_PKT_CNT_SEL_LSB            0
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_PKT_CNT_SEL_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_SEL_PKT_CNT_SEL_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress_memc_drop_cnt */
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_EXPLICIT_DROP_CNT_MASK      0xffffff00U
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_EXPLICIT_DROP_CNT_SHIFT     8
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_EXPLICIT_DROP_CNT_MSB       31
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_EXPLICIT_DROP_CNT_LSB       8
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_EXPLICIT_DROP_CNT_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_EXPLICIT_DROP_CNT_DEFAULT   0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_LINE_DISCARD_CNT_MASK       0x000000ffU
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_LINE_DISCARD_CNT_SHIFT      0
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_LINE_DISCARD_CNT_MSB        7
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_LINE_DISCARD_CNT_LSB        0
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_LINE_DISCARD_CNT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_DROP_CNT_LINE_DISCARD_CNT_DEFAULT    0x00000000U

/* field level defines for Device: QE  Register: egress_memc_debug_e */
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_DOUBLESOP_ERR_CNT_MASK       0x00ff0000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_DOUBLESOP_ERR_CNT_SHIFT      16
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_DOUBLESOP_ERR_CNT_MSB        23
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_DOUBLESOP_ERR_CNT_LSB        16
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_DOUBLESOP_ERR_CNT_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_DOUBLESOP_ERR_CNT_DEFAULT    0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_OVERFLOW_MASK     0x0000f000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_OVERFLOW_SHIFT    12
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_OVERFLOW_MSB      15
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_OVERFLOW_LSB      12
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_OVERFLOW_TYPE     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_OVERFLOW_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_UNDERFLOW_MASK    0x00000f00U
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_UNDERFLOW_SHIFT   8
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_UNDERFLOW_MSB     11
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_UNDERFLOW_LSB     8
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_UNDERFLOW_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_DEBUG_E_PGFREE_REQ_UNDERFLOW_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_memc_page_cnt */
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_USED_CNT_MASK         0xffff0000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_USED_CNT_SHIFT        16
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_USED_CNT_MSB          31
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_USED_CNT_LSB          16
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_USED_CNT_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_USED_CNT_DEFAULT      0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_FREED_CNT_MASK        0x0000ffffU
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_FREED_CNT_SHIFT       0
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_FREED_CNT_MSB         15
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_FREED_CNT_LSB         0
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_FREED_CNT_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEMC_PAGE_CNT_PAGES_FREED_CNT_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress_memc_pages_inuse0 */
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT3_MASK            0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT3_SHIFT           24
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT3_MSB             30
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT3_LSB             24
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT3_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT3_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT2_MASK            0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT2_SHIFT           16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT2_MSB             22
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT2_LSB             16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT2_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT2_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT1_MASK            0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT1_SHIFT           8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT1_MSB             14
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT1_LSB             8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT1_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT1_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT0_MASK            0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT0_SHIFT           0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT0_MSB             6
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT0_LSB             0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT0_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE0_PG_CNT0_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: egress_memc_pages_inuse1 */
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT7_MASK            0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT7_SHIFT           24
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT7_MSB             30
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT7_LSB             24
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT7_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT7_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT6_MASK            0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT6_SHIFT           16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT6_MSB             22
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT6_LSB             16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT6_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT6_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT5_MASK            0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT5_SHIFT           8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT5_MSB             14
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT5_LSB             8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT5_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT5_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT4_MASK            0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT4_SHIFT           0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT4_MSB             6
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT4_LSB             0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT4_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE1_PG_CNT4_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: egress_memc_pages_inuse2 */
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT11_MASK           0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT11_SHIFT          24
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT11_MSB            30
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT11_LSB            24
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT11_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT11_DEFAULT        0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT10_MASK           0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT10_SHIFT          16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT10_MSB            22
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT10_LSB            16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT10_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT10_DEFAULT        0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT9_MASK            0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT9_SHIFT           8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT9_MSB             14
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT9_LSB             8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT9_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT9_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT8_MASK            0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT8_SHIFT           0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT8_MSB             6
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT8_LSB             0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT8_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE2_PG_CNT8_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: egress_memc_pages_inuse3 */
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT15_MASK           0x7f000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT15_SHIFT          24
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT15_MSB            30
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT15_LSB            24
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT15_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT15_DEFAULT        0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT14_MASK           0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT14_SHIFT          16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT14_MSB            22
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT14_LSB            16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT14_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT14_DEFAULT        0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT13_MASK           0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT13_SHIFT          8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT13_MSB            14
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT13_LSB            8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT13_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT13_DEFAULT        0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT12_MASK           0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT12_SHIFT          0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT12_MSB            6
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT12_LSB            0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT12_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE3_PG_CNT12_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress_memc_pages_inuse4 */
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT18_MASK           0x007f0000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT18_SHIFT          16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT18_MSB            22
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT18_LSB            16
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT18_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT18_DEFAULT        0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT17_MASK           0x00007f00U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT17_SHIFT          8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT17_MSB            14
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT17_LSB            8
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT17_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT17_DEFAULT        0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT16_MASK           0x0000007fU
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT16_SHIFT          0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT16_MSB            6
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT16_LSB            0
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT16_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PAGES_INUSE4_PG_CNT16_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_df_debug2 */
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_ARB_PORT_MASK               0x1f000000U
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_ARB_PORT_SHIFT              24
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_ARB_PORT_MSB                28
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_ARB_PORT_LSB                24
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_ARB_PORT_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_ARB_PORT_DEFAULT            0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_MC_RCVPORT_MASK             0x001f0000U
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_MC_RCVPORT_SHIFT            16
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_MC_RCVPORT_MSB              20
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_MC_RCVPORT_LSB              16
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_MC_RCVPORT_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_MC_RCVPORT_DEFAULT          0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_BYTES_REMAIN_MASK           0x00003fffU
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_BYTES_REMAIN_SHIFT          0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_BYTES_REMAIN_MSB            13
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_BYTES_REMAIN_LSB            0
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_BYTES_REMAIN_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_DF_DEBUG2_BYTES_REMAIN_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_ds_debug_e2 */
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO17_UNDERFLOW_MASK  0x00020000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO17_UNDERFLOW_SHIFT 17
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO17_UNDERFLOW_MSB   17
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO17_UNDERFLOW_LSB   17
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO17_UNDERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO17_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO16_UNDERFLOW_MASK  0x00010000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO16_UNDERFLOW_SHIFT 16
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO16_UNDERFLOW_MSB   16
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO16_UNDERFLOW_LSB   16
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO16_UNDERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO16_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO15_UNDERFLOW_MASK  0x00008000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO15_UNDERFLOW_SHIFT 15
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO15_UNDERFLOW_MSB   15
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO15_UNDERFLOW_LSB   15
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO15_UNDERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO15_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO14_UNDERFLOW_MASK  0x00004000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO14_UNDERFLOW_SHIFT 14
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO14_UNDERFLOW_MSB   14
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO14_UNDERFLOW_LSB   14
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO14_UNDERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO14_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO13_UNDERFLOW_MASK  0x00002000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO13_UNDERFLOW_SHIFT 13
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO13_UNDERFLOW_MSB   13
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO13_UNDERFLOW_LSB   13
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO13_UNDERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO13_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO12_UNDERFLOW_MASK  0x00001000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO12_UNDERFLOW_SHIFT 12
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO12_UNDERFLOW_MSB   12
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO12_UNDERFLOW_LSB   12
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO12_UNDERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO12_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO11_UNDERFLOW_MASK  0x00000800U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO11_UNDERFLOW_SHIFT 11
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO11_UNDERFLOW_MSB   11
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO11_UNDERFLOW_LSB   11
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO11_UNDERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO11_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO10_UNDERFLOW_MASK  0x00000400U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO10_UNDERFLOW_SHIFT 10
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO10_UNDERFLOW_MSB   10
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO10_UNDERFLOW_LSB   10
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO10_UNDERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO10_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO9_UNDERFLOW_MASK   0x00000200U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO9_UNDERFLOW_SHIFT  9
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO9_UNDERFLOW_MSB    9
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO9_UNDERFLOW_LSB    9
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO9_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO9_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO8_UNDERFLOW_MASK   0x00000100U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO8_UNDERFLOW_SHIFT  8
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO8_UNDERFLOW_MSB    8
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO8_UNDERFLOW_LSB    8
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO8_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO8_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO7_UNDERFLOW_MASK   0x00000080U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO7_UNDERFLOW_SHIFT  7
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO7_UNDERFLOW_MSB    7
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO7_UNDERFLOW_LSB    7
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO7_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO7_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO6_UNDERFLOW_MASK   0x00000040U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO6_UNDERFLOW_SHIFT  6
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO6_UNDERFLOW_MSB    6
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO6_UNDERFLOW_LSB    6
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO6_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO6_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO5_UNDERFLOW_MASK   0x00000020U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO5_UNDERFLOW_SHIFT  5
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO5_UNDERFLOW_MSB    5
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO5_UNDERFLOW_LSB    5
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO5_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO5_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO4_UNDERFLOW_MASK   0x00000010U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO4_UNDERFLOW_SHIFT  4
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO4_UNDERFLOW_MSB    4
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO4_UNDERFLOW_LSB    4
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO4_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO4_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO3_UNDERFLOW_MASK   0x00000008U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO3_UNDERFLOW_SHIFT  3
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO3_UNDERFLOW_MSB    3
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO3_UNDERFLOW_LSB    3
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO3_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO3_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO2_UNDERFLOW_MASK   0x00000004U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO2_UNDERFLOW_SHIFT  2
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO2_UNDERFLOW_MSB    2
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO2_UNDERFLOW_LSB    2
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO2_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO2_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO1_UNDERFLOW_MASK   0x00000002U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO1_UNDERFLOW_SHIFT  1
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO1_UNDERFLOW_MSB    1
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO1_UNDERFLOW_LSB    1
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO1_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO1_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO0_UNDERFLOW_MASK   0x00000001U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO0_UNDERFLOW_SHIFT  0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO0_UNDERFLOW_MSB    0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO0_UNDERFLOW_LSB    0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO0_UNDERFLOW_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEBUG_E2_DS_FIFO0_UNDERFLOW_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_mem_acc_data1 */
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_ACC_DATA_127_96_MASK        0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_ACC_DATA_127_96_SHIFT       0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_ACC_DATA_127_96_MSB         31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_ACC_DATA_127_96_LSB         0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_ACC_DATA_127_96_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA1_ACC_DATA_127_96_DEFAULT     0x00000000U

/* field level defines for Device: QE  Register: egress_mem_acc_data2 */
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_ACC_DATA_95_64_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_ACC_DATA_95_64_SHIFT        0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_ACC_DATA_95_64_MSB          31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_ACC_DATA_95_64_LSB          0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_ACC_DATA_95_64_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA2_ACC_DATA_95_64_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress_mem_acc_data3 */
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_ACC_DATA_63_32_MASK         0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_ACC_DATA_63_32_SHIFT        0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_ACC_DATA_63_32_MSB          31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_ACC_DATA_63_32_LSB          0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_ACC_DATA_63_32_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA3_ACC_DATA_63_32_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: egress_mem_acc_data4 */
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_ACC_DATA_31_0_MASK          0xffffffffU
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_ACC_DATA_31_0_SHIFT         0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_ACC_DATA_31_0_MSB           31
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_ACC_DATA_31_0_LSB           0
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_ACC_DATA_31_0_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_MEM_ACC_DATA4_ACC_DATA_31_0_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: egress_memc_pfr_debug */
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_WR_CNT_MASK            0x03f00000U
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_WR_CNT_SHIFT           20
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_WR_CNT_MSB             25
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_WR_CNT_LSB             20
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_WR_CNT_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_WR_CNT_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_CNT_MASK            0x0003f000U
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_CNT_SHIFT           12
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_CNT_MSB             17
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_CNT_LSB             12
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_CNT_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_CNT_DEFAULT         0x00000000U
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_DATA_MASK           0x00000fffU
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_DATA_SHIFT          0
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_DATA_MSB            11
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_DATA_LSB            0
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_DATA_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_MEMC_PFR_DEBUG_PFR_RD_DATA_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: egress_ecx_ds_depth_debug */
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_MASK     0x00003f00U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_SHIFT    8
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_MSB      13
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_LSB      8
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_DEFAULT  0x00000000U
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_SEL_MASK 0x0000001fU
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_SEL_SHIFT 0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_SEL_MSB  4
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_SEL_LSB  0
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_SEL_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_EGRESS_ECX_DS_DEPTH_DEBUG_DS_FIFO_DEPTH_SEL_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: egress_crc_debug */
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_CAPT_MASK                   0xffff0000U
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_CAPT_SHIFT                  16
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_CAPT_MSB                    31
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_CAPT_LSB                    16
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_CAPT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_CAPT_DEFAULT                0x00000000U
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_BAD_MASK                    0x0000ffffU
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_BAD_SHIFT                   0
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_BAD_MSB                     15
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_BAD_LSB                     0
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_BAD_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_CRC_DEBUG_CRC_BAD_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: egress_hec_debug */
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CAPT_MASK                   0x00ff0000U
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CAPT_SHIFT                  16
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CAPT_MSB                    23
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CAPT_LSB                    16
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CAPT_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CAPT_DEFAULT                0x00000000U
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CORR_MASK                   0x0000ff00U
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CORR_SHIFT                  8
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CORR_MSB                    15
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CORR_LSB                    8
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CORR_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_CORR_DEFAULT                0x00000000U
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_BAD_MASK                    0x000000ffU
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_BAD_SHIFT                   0
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_BAD_MSB                     7
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_BAD_LSB                     0
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_BAD_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_EGRESS_HEC_DEBUG_HEC_BAD_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: ldma_debug1 */
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_EGRESS_MASK                 0x0007ff00U
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_EGRESS_SHIFT                8
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_EGRESS_MSB                  18
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_EGRESS_LSB                  8
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_EGRESS_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_EGRESS_DEFAULT              0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_COS_MASK                    0x00000070U
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_COS_SHIFT                   4
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_COS_MSB                     6
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_COS_LSB                     4
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_COS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_COS_DEFAULT                 0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_PRI_MASK                    0x0000000fU
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_PRI_SHIFT                   0
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_PRI_MSB                     3
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_PRI_LSB                     0
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_PRI_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_DEBUG1_LDMA_PL3_PRI_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: ldma_debug2 */
#define SAND_HAL_QE_LDMA_DEBUG2_INVALID_EGRESS_MASK                  0x04000000U
#define SAND_HAL_QE_LDMA_DEBUG2_INVALID_EGRESS_SHIFT                 26
#define SAND_HAL_QE_LDMA_DEBUG2_INVALID_EGRESS_MSB                   26
#define SAND_HAL_QE_LDMA_DEBUG2_INVALID_EGRESS_LSB                   26
#define SAND_HAL_QE_LDMA_DEBUG2_INVALID_EGRESS_TYPE                  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DEBUG2_INVALID_EGRESS_DEFAULT               0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_UNEXPECTED_DATA_MASK                 0x02000000U
#define SAND_HAL_QE_LDMA_DEBUG2_UNEXPECTED_DATA_SHIFT                25
#define SAND_HAL_QE_LDMA_DEBUG2_UNEXPECTED_DATA_MSB                  25
#define SAND_HAL_QE_LDMA_DEBUG2_UNEXPECTED_DATA_LSB                  25
#define SAND_HAL_QE_LDMA_DEBUG2_UNEXPECTED_DATA_TYPE                 (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DEBUG2_UNEXPECTED_DATA_DEFAULT              0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_FIFO_OVERFLOW_MASK          0x01000000U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_FIFO_OVERFLOW_SHIFT         24
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_FIFO_OVERFLOW_MSB           24
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_FIFO_OVERFLOW_LSB           24
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_FIFO_OVERFLOW_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_FIFO_OVERFLOW_DEFAULT       0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PL3_FIFO_OVERFLOW_MASK          0x00800000U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PL3_FIFO_OVERFLOW_SHIFT         23
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PL3_FIFO_OVERFLOW_MSB           23
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PL3_FIFO_OVERFLOW_LSB           23
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PL3_FIFO_OVERFLOW_TYPE          (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PL3_FIFO_OVERFLOW_DEFAULT       0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_HEC_VERIFICATION_MASK        0x00400000U
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_HEC_VERIFICATION_SHIFT       22
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_HEC_VERIFICATION_MSB         22
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_HEC_VERIFICATION_LSB         22
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_HEC_VERIFICATION_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_HEC_VERIFICATION_DEFAULT     0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_BYPASS_HDR_ECC_MASK                  0x00200000U
#define SAND_HAL_QE_LDMA_DEBUG2_BYPASS_HDR_ECC_SHIFT                 21
#define SAND_HAL_QE_LDMA_DEBUG2_BYPASS_HDR_ECC_MSB                   21
#define SAND_HAL_QE_LDMA_DEBUG2_BYPASS_HDR_ECC_LSB                   21
#define SAND_HAL_QE_LDMA_DEBUG2_BYPASS_HDR_ECC_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DEBUG2_BYPASS_HDR_ECC_DEFAULT               0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_CRC_VERIFICATION_MASK        0x00100000U
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_CRC_VERIFICATION_SHIFT       20
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_CRC_VERIFICATION_MSB         20
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_CRC_VERIFICATION_LSB         20
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_CRC_VERIFICATION_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_LDMA_DEBUG2_DISABLE_CRC_VERIFICATION_DEFAULT     0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_EGRESS_MASK                 0x0007ff00U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_EGRESS_SHIFT                8
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_EGRESS_MSB                  18
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_EGRESS_LSB                  8
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_EGRESS_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_EGRESS_DEFAULT              0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_COS_MASK                    0x00000070U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_COS_SHIFT                   4
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_COS_MSB                     6
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_COS_LSB                     4
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_COS_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_COS_DEFAULT                 0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_PRI_MASK                    0x0000000fU
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_PRI_SHIFT                   0
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_PRI_MSB                     3
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_PRI_LSB                     0
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_PRI_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_DEBUG2_LDMA_PCI_PRI_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: ldma_debug3 */
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_EGRESS_SERVED_MASK              0x00007ff0U
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_EGRESS_SERVED_SHIFT             4
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_EGRESS_SERVED_MSB               14
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_EGRESS_SERVED_LSB               4
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_EGRESS_SERVED_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_EGRESS_SERVED_DEFAULT           0x00000000U
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_COS_SERVED_MASK                 0x00000007U
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_COS_SERVED_SHIFT                0
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_COS_SERVED_MSB                  2
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_COS_SERVED_LSB                  0
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_COS_SERVED_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_DEBUG3_LAST_COS_SERVED_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: ldma_crc_debug */
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_CAPT_MASK                     0xffff0000U
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_CAPT_SHIFT                    16
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_CAPT_MSB                      31
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_CAPT_LSB                      16
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_CAPT_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_CAPT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_BAD_MASK                      0x0000ffffU
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_BAD_SHIFT                     0
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_BAD_MSB                       15
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_BAD_LSB                       0
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_BAD_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_CRC_DEBUG_CRC_BAD_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: ldma_hec_debug */
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CAPT_MASK                     0x00ff0000U
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CAPT_SHIFT                    16
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CAPT_MSB                      23
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CAPT_LSB                      16
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CAPT_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CAPT_DEFAULT                  0x00000000U
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CORR_MASK                     0x0000ff00U
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CORR_SHIFT                    8
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CORR_MSB                      15
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CORR_LSB                      8
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CORR_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_CORR_DEFAULT                  0x00000000U
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_BAD_MASK                      0x000000ffU
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_BAD_SHIFT                     0
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_BAD_MSB                       7
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_BAD_LSB                       0
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_BAD_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_LDMA_HEC_DEBUG_HEC_BAD_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: pbc_bank1_0_address */
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_WRITE_ADDRESS_MASK     0xff000000U
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_WRITE_ADDRESS_SHIFT    24
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_WRITE_ADDRESS_MSB      31
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_WRITE_ADDRESS_LSB      24
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_WRITE_ADDRESS_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_WRITE_ADDRESS_DEFAULT  0x00000000U
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_READ_ADDRESS_MASK      0x00ff0000U
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_READ_ADDRESS_SHIFT     16
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_READ_ADDRESS_MSB       23
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_READ_ADDRESS_LSB       16
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_READ_ADDRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK1_READ_ADDRESS_DEFAULT   0x00000000U
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_WRITE_ADDRESS_MASK     0x0000ff00U
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_WRITE_ADDRESS_SHIFT    8
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_WRITE_ADDRESS_MSB      15
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_WRITE_ADDRESS_LSB      8
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_WRITE_ADDRESS_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_WRITE_ADDRESS_DEFAULT  0x00000000U
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_READ_ADDRESS_MASK      0x000000ffU
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_READ_ADDRESS_SHIFT     0
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_READ_ADDRESS_MSB       7
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_READ_ADDRESS_LSB       0
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_READ_ADDRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK1_0_ADDRESS_BANK0_READ_ADDRESS_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: pbc_bank3_2_address */
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_WRITE_ADDRESS_MASK     0xff000000U
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_WRITE_ADDRESS_SHIFT    24
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_WRITE_ADDRESS_MSB      31
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_WRITE_ADDRESS_LSB      24
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_WRITE_ADDRESS_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_WRITE_ADDRESS_DEFAULT  0x00000000U
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_READ_ADDRESS_MASK      0x00ff0000U
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_READ_ADDRESS_SHIFT     16
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_READ_ADDRESS_MSB       23
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_READ_ADDRESS_LSB       16
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_READ_ADDRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK3_READ_ADDRESS_DEFAULT   0x00000000U
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_WRITE_ADDRESS_MASK     0x0000ff00U
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_WRITE_ADDRESS_SHIFT    8
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_WRITE_ADDRESS_MSB      15
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_WRITE_ADDRESS_LSB      8
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_WRITE_ADDRESS_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_WRITE_ADDRESS_DEFAULT  0x00000000U
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_READ_ADDRESS_MASK      0x000000ffU
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_READ_ADDRESS_SHIFT     0
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_READ_ADDRESS_MSB       7
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_READ_ADDRESS_LSB       0
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_READ_ADDRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK3_2_ADDRESS_BANK2_READ_ADDRESS_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: pbc_bank5_4_address */
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_WRITE_ADDRESS_MASK     0xff000000U
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_WRITE_ADDRESS_SHIFT    24
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_WRITE_ADDRESS_MSB      31
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_WRITE_ADDRESS_LSB      24
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_WRITE_ADDRESS_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_WRITE_ADDRESS_DEFAULT  0x00000000U
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_READ_ADDRESS_MASK      0x00ff0000U
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_READ_ADDRESS_SHIFT     16
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_READ_ADDRESS_MSB       23
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_READ_ADDRESS_LSB       16
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_READ_ADDRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK5_READ_ADDRESS_DEFAULT   0x00000000U
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_WRITE_ADDRESS_MASK     0x0000ff00U
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_WRITE_ADDRESS_SHIFT    8
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_WRITE_ADDRESS_MSB      15
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_WRITE_ADDRESS_LSB      8
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_WRITE_ADDRESS_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_WRITE_ADDRESS_DEFAULT  0x00000000U
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_READ_ADDRESS_MASK      0x000000ffU
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_READ_ADDRESS_SHIFT     0
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_READ_ADDRESS_MSB       7
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_READ_ADDRESS_LSB       0
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_READ_ADDRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK5_4_ADDRESS_BANK4_READ_ADDRESS_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: pbc_bank7_6_address */
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_WRITE_ADDRESS_MASK     0xff000000U
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_WRITE_ADDRESS_SHIFT    24
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_WRITE_ADDRESS_MSB      31
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_WRITE_ADDRESS_LSB      24
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_WRITE_ADDRESS_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_WRITE_ADDRESS_DEFAULT  0x00000000U
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_READ_ADDRESS_MASK      0x00ff0000U
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_READ_ADDRESS_SHIFT     16
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_READ_ADDRESS_MSB       23
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_READ_ADDRESS_LSB       16
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_READ_ADDRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK7_READ_ADDRESS_DEFAULT   0x00000000U
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_WRITE_ADDRESS_MASK     0x0000ff00U
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_WRITE_ADDRESS_SHIFT    8
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_WRITE_ADDRESS_MSB      15
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_WRITE_ADDRESS_LSB      8
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_WRITE_ADDRESS_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_WRITE_ADDRESS_DEFAULT  0x00000000U
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_READ_ADDRESS_MASK      0x000000ffU
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_READ_ADDRESS_SHIFT     0
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_READ_ADDRESS_MSB       7
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_READ_ADDRESS_LSB       0
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_READ_ADDRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PBC_BANK7_6_ADDRESS_BANK6_READ_ADDRESS_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: pbc_mem_acc_cntl */
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_ACK_MASK                        0x00000004U
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_ACK_SHIFT                       2
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_ACK_MSB                         2
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_ACK_LSB                         2
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_ACK_TYPE                        (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_ACK_DEFAULT                     0x00000000U
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_REQ_MASK                        0x00000002U
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_REQ_SHIFT                       1
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_REQ_MSB                         1
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_REQ_LSB                         1
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_REQ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_REQ_DEFAULT                     0x00000000U
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_R_W_N_MASK                      0x00000001U
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_R_W_N_SHIFT                     0
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_R_W_N_MSB                       0
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_R_W_N_LSB                       0
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_R_W_N_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_MEM_ACC_CNTL_R_W_N_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: pbc_mem_acc_addr */
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_MEM_ADDR_MASK                   0x00ffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_MEM_ADDR_SHIFT                  0
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_MEM_ADDR_MSB                    23
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_MEM_ADDR_LSB                    0
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_MEM_ADDR_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_MEM_ACC_ADDR_MEM_ADDR_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: pbc_mem_acc_data0 */
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_MEM_ACC_DATA0_MASK             0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_MEM_ACC_DATA0_SHIFT            0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_MEM_ACC_DATA0_MSB              31
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_MEM_ACC_DATA0_LSB              0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_MEM_ACC_DATA0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_MEM_ACC_DATA0_MEM_ACC_DATA0_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pbc_mem_acc_data1 */
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_MEM_ACC_DATA1_MASK             0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_MEM_ACC_DATA1_SHIFT            0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_MEM_ACC_DATA1_MSB              31
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_MEM_ACC_DATA1_LSB              0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_MEM_ACC_DATA1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_MEM_ACC_DATA1_MEM_ACC_DATA1_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pbc_mem_acc_data2 */
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_MEM_ACC_DATA2_MASK             0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_MEM_ACC_DATA2_SHIFT            0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_MEM_ACC_DATA2_MSB              31
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_MEM_ACC_DATA2_LSB              0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_MEM_ACC_DATA2_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_MEM_ACC_DATA2_MEM_ACC_DATA2_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pbc_mem_acc_data3 */
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_MEM_ACC_DATA3_MASK             0xffffffffU
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_MEM_ACC_DATA3_SHIFT            0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_MEM_ACC_DATA3_MSB              31
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_MEM_ACC_DATA3_LSB              0
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_MEM_ACC_DATA3_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_MEM_ACC_DATA3_MEM_ACC_DATA3_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pbc_ddr_ctlr_man_init */
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_PARAM_MASK         0x80000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_PARAM_SHIFT        31
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_PARAM_MSB          31
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_PARAM_LSB          31
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_PARAM_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_PARAM_DEFAULT      0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TWL_MASK                   0x70000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TWL_SHIFT                  28
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TWL_MSB                    30
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TWL_LSB                    28
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TWL_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TWL_DEFAULT                0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRC_MASK                   0x0f000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRC_SHIFT                  24
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRC_MSB                    27
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRC_LSB                    24
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRC_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRC_DEFAULT                0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRW_MASK                   0x00f00000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRW_SHIFT                  20
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRW_MSB                    23
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRW_LSB                    20
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRW_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_TRW_DEFAULT                0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_CONFIG_MASK        0x00080000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_CONFIG_SHIFT       19
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_CONFIG_MSB         19
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_CONFIG_LSB         19
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_CONFIG_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_USE_MAN_CONFIG_DEFAULT     0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_ACTIVE_MASK           0x00040000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_ACTIVE_SHIFT          18
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_ACTIVE_MSB            18
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_ACTIVE_LSB            18
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_ACTIVE_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_ACTIVE_DEFAULT        0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_COMMAND_MASK          0x00020000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_COMMAND_SHIFT         17
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_COMMAND_MSB           17
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_COMMAND_LSB           17
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_COMMAND_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_COMMAND_DEFAULT       0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_BANK_MASK             0x0001c000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_BANK_SHIFT            14
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_BANK_MSB              16
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_BANK_LSB              14
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_BANK_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_BANK_DEFAULT          0x00000000U
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_MODE_REG_MASK         0x00003fffU
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_MODE_REG_SHIFT        0
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_MODE_REG_MSB          13
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_MODE_REG_LSB          0
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_MODE_REG_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DDR_CTLR_MAN_INIT_INIT_MODE_REG_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: pbc_debug */
#define SAND_HAL_QE_PBC_DEBUG_TS_OFFSET_MASK                         0x000000ffU
#define SAND_HAL_QE_PBC_DEBUG_TS_OFFSET_SHIFT                        0
#define SAND_HAL_QE_PBC_DEBUG_TS_OFFSET_MSB                          7
#define SAND_HAL_QE_PBC_DEBUG_TS_OFFSET_LSB                          0
#define SAND_HAL_QE_PBC_DEBUG_TS_OFFSET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_PBC_DEBUG_TS_OFFSET_DEFAULT                      0x00000000U

/* field level defines for Device: QE  Register: pci_cii_debug */
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_OVERFLOW_MASK            0x000f0000U
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_OVERFLOW_SHIFT           16
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_OVERFLOW_MSB             19
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_OVERFLOW_LSB             16
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_OVERFLOW_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_OVERFLOW_DEFAULT         0x00000000U
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_UNDERFLOW_MASK           0x0000f000U
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_UNDERFLOW_SHIFT          12
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_UNDERFLOW_MSB            15
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_UNDERFLOW_LSB            12
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_UNDERFLOW_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_CII_DEBUG_TXREGFILE_UNDERFLOW_DEFAULT        0x00000000U
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_OVERFLOW_MASK              0x00000f00U
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_OVERFLOW_SHIFT             8
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_OVERFLOW_MSB               11
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_OVERFLOW_LSB               8
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_OVERFLOW_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_OVERFLOW_DEFAULT           0x00000000U
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_UNDERFLOW_MASK             0x000000f0U
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_UNDERFLOW_SHIFT            4
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_UNDERFLOW_MSB              7
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_UNDERFLOW_LSB              4
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_UNDERFLOW_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_CII_DEBUG_REGFILE_UNDERFLOW_DEFAULT          0x00000000U
#define SAND_HAL_QE_PCI_CII_DEBUG_DATA_TOO_LATE_MASK                 0x0000000fU
#define SAND_HAL_QE_PCI_CII_DEBUG_DATA_TOO_LATE_SHIFT                0
#define SAND_HAL_QE_PCI_CII_DEBUG_DATA_TOO_LATE_MSB                  3
#define SAND_HAL_QE_PCI_CII_DEBUG_DATA_TOO_LATE_LSB                  0
#define SAND_HAL_QE_PCI_CII_DEBUG_DATA_TOO_LATE_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_CII_DEBUG_DATA_TOO_LATE_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: pci_cti_debug */
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_NOSHOW_MASK                0x000000f0U
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_NOSHOW_SHIFT               4
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_NOSHOW_MSB                 7
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_NOSHOW_LSB                 4
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_NOSHOW_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_NOSHOW_DEFAULT             0x00000000U
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_SPURIOUS_MASK              0x0000000fU
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_SPURIOUS_SHIFT             0
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_SPURIOUS_MSB               3
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_SPURIOUS_LSB               0
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_SPURIOUS_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_CTI_DEBUG_READACK_SPURIOUS_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: pci_qstat_debug */
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_UNDERFLOW_MASK        0x00000f00U
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_UNDERFLOW_SHIFT       8
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_UNDERFLOW_MSB         11
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_UNDERFLOW_LSB         8
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_UNDERFLOW_TYPE        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_UNDERFLOW_DEFAULT     0x00000000U
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_OVERFLOW_MASK         0x000000f0U
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_OVERFLOW_SHIFT        4
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_OVERFLOW_MSB          7
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_OVERFLOW_LSB          4
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_OVERFLOW_TYPE         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_QSTAT_FIFO_OVERFLOW_DEFAULT      0x00000000U
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_SPURIOUS_QSTATS_MASK             0x0000000fU
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_SPURIOUS_QSTATS_SHIFT            0
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_SPURIOUS_QSTATS_MSB              3
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_SPURIOUS_QSTATS_LSB              0
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_SPURIOUS_QSTATS_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_QSTAT_DEBUG_SPURIOUS_QSTATS_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: pci_rxpath_debug */
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_EOP_MASK         0x00200000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_EOP_SHIFT        21
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_EOP_MSB          21
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_EOP_LSB          21
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_EOP_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_EOP_DEFAULT      0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_SOP_MASK         0x00100000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_SOP_SHIFT        20
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_SOP_MSB          20
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_SOP_LSB          20
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_SOP_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_MISSING_SOP_DEFAULT      0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_EOP_MASK      0x00080000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_EOP_SHIFT     19
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_EOP_MSB       19
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_EOP_LSB       19
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_EOP_TYPE      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_EOP_DEFAULT   0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_EOP_MASK      0x00040000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_EOP_SHIFT     18
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_EOP_MSB       18
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_EOP_LSB       18
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_EOP_TYPE      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_EOP_DEFAULT   0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_SOP_MASK      0x00020000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_SOP_SHIFT     17
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_SOP_MSB       17
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_SOP_LSB       17
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_SOP_TYPE      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_MISSING_SOP_DEFAULT   0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_SOP_MASK      0x00010000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_SOP_SHIFT     16
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_SOP_MSB       16
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_SOP_LSB       16
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_SOP_TYPE      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_MISSING_SOP_DEFAULT   0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_OVERFLOW_MASK 0x0000f000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_OVERFLOW_SHIFT 12
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_OVERFLOW_MSB 15
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_OVERFLOW_LSB 12
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_OVERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_OVERFLOW_MASK 0x00000f00U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_OVERFLOW_SHIFT 8
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_OVERFLOW_MSB 11
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_OVERFLOW_LSB 8
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_OVERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_UNDERFLOW_MASK 0x000000f0U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_UNDERFLOW_SHIFT 4
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_UNDERFLOW_MSB 7
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_UNDERFLOW_LSB 4
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_UNDERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_LD_PREFETCH_FIFO_UNDERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_UNDERFLOW_MASK 0x0000000fU
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_UNDERFLOW_SHIFT 0
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_UNDERFLOW_MSB 3
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_UNDERFLOW_LSB 0
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_UNDERFLOW_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_RXPATH_DEBUG_RXPATH_EG_PREFETCH_FIFO_UNDERFLOW_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: pci_txpath_debug */
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_IMM_ENTRY_LENGTH_TOO_BIG_MASK   0x00000010U
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_IMM_ENTRY_LENGTH_TOO_BIG_SHIFT  4
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_IMM_ENTRY_LENGTH_TOO_BIG_MSB    4
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_IMM_ENTRY_LENGTH_TOO_BIG_LSB    4
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_IMM_ENTRY_LENGTH_TOO_BIG_TYPE   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_IMM_ENTRY_LENGTH_TOO_BIG_DEFAULT 0x00000000U
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_SPURIOUS_DATA_CNT_MASK          0x0000000fU
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_SPURIOUS_DATA_CNT_SHIFT         0
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_SPURIOUS_DATA_CNT_MSB           3
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_SPURIOUS_DATA_CNT_LSB           0
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_SPURIOUS_DATA_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_PCI_TXPATH_DEBUG_SPURIOUS_DATA_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: pci_rxbuf_fifo_debug */
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_ADDR_HEAD_MASK        0xfffffffcU
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_ADDR_HEAD_SHIFT       2
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_ADDR_HEAD_MSB         31
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_ADDR_HEAD_LSB         2
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_ADDR_HEAD_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_ADDR_HEAD_DEFAULT     0x00000000U
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_EMPTY_MASK            0x00000001U
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_EMPTY_SHIFT           0
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_EMPTY_MSB             0
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_EMPTY_LSB             0
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_EMPTY_TYPE            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_RXBUF_FIFO_DEBUG_RXBUF_EMPTY_DEFAULT         0x00000001U

/* field level defines for Device: QE  Register: pci_state_debug */
#define SAND_HAL_QE_PCI_STATE_DEBUG_QSTAT_STATE_MASK                 0x07000000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_QSTAT_STATE_SHIFT                24
#define SAND_HAL_QE_PCI_STATE_DEBUG_QSTAT_STATE_MSB                  26
#define SAND_HAL_QE_PCI_STATE_DEBUG_QSTAT_STATE_LSB                  24
#define SAND_HAL_QE_PCI_STATE_DEBUG_QSTAT_STATE_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_STATE_DEBUG_QSTAT_STATE_DEFAULT              0x00000000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXCAPT_STATE_MASK                0x00700000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXCAPT_STATE_SHIFT               20
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXCAPT_STATE_MSB                 22
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXCAPT_STATE_LSB                 20
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXCAPT_STATE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXCAPT_STATE_DEFAULT             0x00000000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXPIPE_STATE_MASK                0x00070000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXPIPE_STATE_SHIFT               16
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXPIPE_STATE_MSB                 18
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXPIPE_STATE_LSB                 16
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXPIPE_STATE_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_STATE_DEBUG_TXPIPE_STATE_DEFAULT             0x00000000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_TX_STATE_MASK                    0x0000f000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_TX_STATE_SHIFT                   12
#define SAND_HAL_QE_PCI_STATE_DEBUG_TX_STATE_MSB                     15
#define SAND_HAL_QE_PCI_STATE_DEBUG_TX_STATE_LSB                     12
#define SAND_HAL_QE_PCI_STATE_DEBUG_TX_STATE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_STATE_DEBUG_TX_STATE_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_STATE_MASK                    0x00000f00U
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_STATE_SHIFT                   8
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_STATE_MSB                     11
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_STATE_LSB                     8
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_STATE_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_STATE_DEFAULT                 0x00000000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_SERVICING_STATE_MASK          0x000000c0U
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_SERVICING_STATE_SHIFT         6
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_SERVICING_STATE_MSB           7
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_SERVICING_STATE_LSB           6
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_SERVICING_STATE_TYPE          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_STATE_DEBUG_RX_SERVICING_STATE_DEFAULT       0x00000000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_CII_STATE_MASK                   0x00000030U
#define SAND_HAL_QE_PCI_STATE_DEBUG_CII_STATE_SHIFT                  4
#define SAND_HAL_QE_PCI_STATE_DEBUG_CII_STATE_MSB                    5
#define SAND_HAL_QE_PCI_STATE_DEBUG_CII_STATE_LSB                    4
#define SAND_HAL_QE_PCI_STATE_DEBUG_CII_STATE_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_STATE_DEBUG_CII_STATE_DEFAULT                0x00000000U
#define SAND_HAL_QE_PCI_STATE_DEBUG_ARBITER_STATE_MASK               0x0000000fU
#define SAND_HAL_QE_PCI_STATE_DEBUG_ARBITER_STATE_SHIFT              0
#define SAND_HAL_QE_PCI_STATE_DEBUG_ARBITER_STATE_MSB                3
#define SAND_HAL_QE_PCI_STATE_DEBUG_ARBITER_STATE_LSB                0
#define SAND_HAL_QE_PCI_STATE_DEBUG_ARBITER_STATE_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_PCI_STATE_DEBUG_ARBITER_STATE_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: qmgr_ldma_dequeue_context0 */
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_VALID_MASK       0x01000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_VALID_SHIFT      24
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_VALID_MSB        24
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_VALID_LSB        24
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_VALID_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_VALID_DEFAULT    0x00000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_QUEUE_NUMBER_MASK 0x00ffc000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_QUEUE_NUMBER_SHIFT 14
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_QUEUE_NUMBER_MSB 23
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_QUEUE_NUMBER_LSB 14
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_QUEUE_NUMBER_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_QUEUE_NUMBER_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_EGRESS_MASK      0x00003ff8U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_EGRESS_SHIFT     3
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_EGRESS_MSB       13
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_EGRESS_LSB       3
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_EGRESS_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_EGRESS_DEFAULT   0x00000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_COS_MASK         0x00000007U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_COS_SHIFT        0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_COS_MSB          2
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_COS_LSB          0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_COS_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT0_LDMA_COS_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: qmgr_ldma_dequeue_context1 */
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_COMPLETE_MASK 0x00000100U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_COMPLETE_SHIFT 8
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_COMPLETE_MSB 8
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_COMPLETE_LSB 8
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_COMPLETE_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_COMPLETE_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_LEN_IN_TS_MASK 0x000000f0U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_LEN_IN_TS_SHIFT 4
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_LEN_IN_TS_MSB 7
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_LEN_IN_TS_LSB 4
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_LEN_IN_TS_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_LEN_IN_TS_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_AGE_MASK 0x0000000fU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_AGE_SHIFT 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_AGE_MSB  3
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_AGE_LSB  0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_AGE_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT1_LDMA_NEW_PKT_AGE_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_ldma_dequeue_context2 */
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_LDMA_HEAD_PAGE_MASK   0x00000fffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_LDMA_HEAD_PAGE_SHIFT  0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_LDMA_HEAD_PAGE_MSB    11
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_LDMA_HEAD_PAGE_LSB    0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_LDMA_HEAD_PAGE_TYPE   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT2_LDMA_HEAD_PAGE_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_ldma_dequeue_context3 */
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_LDMA_LINES_IN_Q_MASK  0x00ffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_LDMA_LINES_IN_Q_SHIFT 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_LDMA_LINES_IN_Q_MSB   23
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_LDMA_LINES_IN_Q_LSB   0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_LDMA_LINES_IN_Q_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT3_LDMA_LINES_IN_Q_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_ldma_dequeue_context4 */
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_LDMA_PKTS_IN_Q_MASK   0x00ffffffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_LDMA_PKTS_IN_Q_SHIFT  0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_LDMA_PKTS_IN_Q_MSB    23
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_LDMA_PKTS_IN_Q_LSB    0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_LDMA_PKTS_IN_Q_TYPE   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT4_LDMA_PKTS_IN_Q_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_ldma_dequeue_context5 */
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_PAGES_MASK       0x0fff0000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_PAGES_SHIFT      16
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_PAGES_MSB        27
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_PAGES_LSB        16
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_PAGES_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_PAGES_DEFAULT    0x00000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_NEXT_PAGE_MASK   0x0000fff0U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_NEXT_PAGE_SHIFT  4
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_NEXT_PAGE_MSB    15
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_NEXT_PAGE_LSB    4
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_NEXT_PAGE_TYPE   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_NEXT_PAGE_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_FIRST_PKT_LEN_IN_TS_MASK 0x0000000fU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_FIRST_PKT_LEN_IN_TS_SHIFT 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_FIRST_PKT_LEN_IN_TS_MSB 3
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_FIRST_PKT_LEN_IN_TS_LSB 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_FIRST_PKT_LEN_IN_TS_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT5_LDMA_FIRST_PKT_LEN_IN_TS_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_ldma_dequeue_context6 */
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_PKTS_IN_PAGE_MASK 0x00fff000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_PKTS_IN_PAGE_SHIFT 12
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_PKTS_IN_PAGE_MSB 23
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_PKTS_IN_PAGE_LSB 12
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_PKTS_IN_PAGE_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_PKTS_IN_PAGE_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_LINES_IN_PAGE_MASK 0x00000fffU
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_LINES_IN_PAGE_SHIFT 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_LINES_IN_PAGE_MSB 11
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_LINES_IN_PAGE_LSB 0
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_LINES_IN_PAGE_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_LDMA_DEQUEUE_CONTEXT6_LDMA_LINES_IN_PAGE_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_mem_acc_ctrl */
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_COR_MASK                   0x00000008U
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_COR_SHIFT                  3
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_COR_MSB                    3
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_COR_LSB                    3
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_COR_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_COR_DEFAULT                0x00000000U
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_ACK_MASK                   0x00000004U
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_ACK_SHIFT                  2
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_ACK_MSB                    2
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_ACK_LSB                    2
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_ACK_TYPE                   (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_ACK_DEFAULT                0x00000000U
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_REQ_MASK                   0x00000002U
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_REQ_SHIFT                  1
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_REQ_MSB                    1
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_REQ_LSB                    1
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_REQ_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_ACC_REQ_DEFAULT                0x00000000U
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_R_W_N_MASK                     0x00000001U
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_R_W_N_SHIFT                    0
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_R_W_N_MSB                      0
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_R_W_N_LSB                      0
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_R_W_N_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_CTRL_R_W_N_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: qmgr_mem_acc_sel */
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_FIELD_MASK_MASK                 0x000000f0U
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_FIELD_MASK_SHIFT                4
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_FIELD_MASK_MSB                  7
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_FIELD_MASK_LSB                  4
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_FIELD_MASK_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_FIELD_MASK_DEFAULT              0x00000000U
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_SEL_MASK                        0x0000000fU
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_SEL_SHIFT                       0
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_SEL_MSB                         3
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_SEL_LSB                         0
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_SEL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_SEL_SEL_DEFAULT                     0x00000000U

/* field level defines for Device: QE  Register: qmgr_mem_acc_addr */
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_ADDR_MASK                      0x00003fffU
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_ADDR_SHIFT                     0
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_ADDR_MSB                       13
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_ADDR_LSB                       0
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_ADDR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_ADDR_ADDR_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: qmgr_mem_acc_data0 */
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_DATA_26_0_MASK                0x07ffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_DATA_26_0_SHIFT               0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_DATA_26_0_MSB                 26
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_DATA_26_0_LSB                 0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_DATA_26_0_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA0_DATA_26_0_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: qmgr_mem_acc_data1 */
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_DATA_58_27_MASK               0xffffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_DATA_58_27_SHIFT              0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_DATA_58_27_MSB                31
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_DATA_58_27_LSB                0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_DATA_58_27_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA1_DATA_58_27_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: qmgr_mem_acc_data2 */
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_DATA_82_59_MASK               0x00ffffffU
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_DATA_82_59_SHIFT              0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_DATA_82_59_MSB                23
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_DATA_82_59_LSB                0
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_DATA_82_59_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_MEM_ACC_DATA2_DATA_82_59_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: qmgr_qos_dequeue_context0 */
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_VALID_MASK         0x01000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_VALID_SHIFT        24
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_VALID_MSB          24
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_VALID_LSB          24
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_VALID_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_VALID_DEFAULT      0x00000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_QUEUE_NUMBER_MASK  0x00ffc000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_QUEUE_NUMBER_SHIFT 14
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_QUEUE_NUMBER_MSB   23
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_QUEUE_NUMBER_LSB   14
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_QUEUE_NUMBER_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_QUEUE_NUMBER_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_EGRESS_MASK        0x00003ff8U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_EGRESS_SHIFT       3
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_EGRESS_MSB         13
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_EGRESS_LSB         3
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_EGRESS_TYPE        (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_EGRESS_DEFAULT     0x00000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_COS_MASK           0x00000007U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_COS_SHIFT          0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_COS_MSB            2
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_COS_LSB            0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_COS_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT0_QOS_COS_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: qmgr_qos_dequeue_context1 */
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_COMPLETE_MASK 0x00000100U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_COMPLETE_SHIFT 8
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_COMPLETE_MSB 8
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_COMPLETE_LSB 8
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_COMPLETE_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_COMPLETE_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_LEN_IN_TS_MASK 0x000000f0U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_LEN_IN_TS_SHIFT 4
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_LEN_IN_TS_MSB 7
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_LEN_IN_TS_LSB 4
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_LEN_IN_TS_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_LEN_IN_TS_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_AGE_MASK   0x0000000fU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_AGE_SHIFT  0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_AGE_MSB    3
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_AGE_LSB    0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_AGE_TYPE   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT1_QOS_NEW_PKT_AGE_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_qos_dequeue_context2 */
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_QOS_HEAD_PAGE_MASK     0x00000fffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_QOS_HEAD_PAGE_SHIFT    0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_QOS_HEAD_PAGE_MSB      11
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_QOS_HEAD_PAGE_LSB      0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_QOS_HEAD_PAGE_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT2_QOS_HEAD_PAGE_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: qmgr_qos_dequeue_context3 */
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_QOS_LINES_IN_Q_MASK    0x00ffffffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_QOS_LINES_IN_Q_SHIFT   0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_QOS_LINES_IN_Q_MSB     23
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_QOS_LINES_IN_Q_LSB     0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_QOS_LINES_IN_Q_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT3_QOS_LINES_IN_Q_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_qos_dequeue_context4 */
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_QOS_PKTS_IN_Q_MASK     0x00ffffffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_QOS_PKTS_IN_Q_SHIFT    0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_QOS_PKTS_IN_Q_MSB      23
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_QOS_PKTS_IN_Q_LSB      0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_QOS_PKTS_IN_Q_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT4_QOS_PKTS_IN_Q_DEFAULT  0x00000000U

/* field level defines for Device: QE  Register: qmgr_qos_dequeue_context5 */
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_PAGES_MASK         0x0fff0000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_PAGES_SHIFT        16
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_PAGES_MSB          27
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_PAGES_LSB          16
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_PAGES_TYPE         (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_PAGES_DEFAULT      0x00000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_NEXT_PAGE_MASK     0x0000fff0U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_NEXT_PAGE_SHIFT    4
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_NEXT_PAGE_MSB      15
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_NEXT_PAGE_LSB      4
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_NEXT_PAGE_TYPE     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_NEXT_PAGE_DEFAULT  0x00000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_FIRST_PKT_LEN_IN_TS_MASK 0x0000000fU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_FIRST_PKT_LEN_IN_TS_SHIFT 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_FIRST_PKT_LEN_IN_TS_MSB 3
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_FIRST_PKT_LEN_IN_TS_LSB 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_FIRST_PKT_LEN_IN_TS_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT5_QOS_FIRST_PKT_LEN_IN_TS_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_qos_dequeue_context6 */
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_PKTS_IN_PAGE_MASK  0x00fff000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_PKTS_IN_PAGE_SHIFT 12
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_PKTS_IN_PAGE_MSB   23
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_PKTS_IN_PAGE_LSB   12
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_PKTS_IN_PAGE_TYPE  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_PKTS_IN_PAGE_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_LINES_IN_PAGE_MASK 0x00000fffU
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_LINES_IN_PAGE_SHIFT 0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_LINES_IN_PAGE_MSB  11
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_LINES_IN_PAGE_LSB  0
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_LINES_IN_PAGE_TYPE (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_QOS_DEQUEUE_CONTEXT6_QOS_LINES_IN_PAGE_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_rand_debug */
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_ACK_MASK                    0x80000000U
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_ACK_SHIFT                   31
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_ACK_MSB                     31
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_ACK_LSB                     31
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_ACK_TYPE                    (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_ACK_DEFAULT                 0x00000000U
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_REQ_MASK                    0x40000000U
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_REQ_SHIFT                   30
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_REQ_MSB                     30
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_REQ_LSB                     30
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_REQ_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_REQ_DEFAULT                 0x00000000U
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_NUM_MASK                    0x007fffffU
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_NUM_SHIFT                   0
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_NUM_MSB                     22
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_NUM_LSB                     0
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_NUM_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_RAND_DEBUG_RAND_NUM_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: qmgr_wred_mult_result */
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_MULT_RESULT_MASK           0x00ffffffU
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_MULT_RESULT_SHIFT          0
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_MULT_RESULT_MSB            23
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_MULT_RESULT_LSB            0
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_MULT_RESULT_TYPE           (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_QMGR_WRED_MULT_RESULT_MULT_RESULT_DEFAULT        0x00000000U

/* field level defines for Device: QE  Register: qmgr_empty_queue_grant */
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_EMPTY_QUEUE_GRANT_MASK    0x0000ffffU
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_EMPTY_QUEUE_GRANT_SHIFT   0
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_EMPTY_QUEUE_GRANT_MSB     15
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_EMPTY_QUEUE_GRANT_LSB     0
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_EMPTY_QUEUE_GRANT_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_QMGR_EMPTY_QUEUE_GRANT_EMPTY_QUEUE_GRANT_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_qlen_transmit_max */
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_QNUM_MAX_MASK             0x000003ffU
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_QNUM_MAX_SHIFT            0
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_QNUM_MAX_MSB              9
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_QNUM_MAX_LSB              0
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_QNUM_MAX_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_QLEN_TRANSMIT_MAX_QNUM_MAX_DEFAULT          0x000003ffU

/* field level defines for Device: QE  Register: qmgr_deq_timeout_logic_debug */
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_INC_EVENT_Q_MASK    0x00000ffcU
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_INC_EVENT_Q_SHIFT   2
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_INC_EVENT_Q_MSB     11
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_INC_EVENT_Q_LSB     2
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_INC_EVENT_Q_TYPE    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_INC_EVENT_Q_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_FORCE_INC_EVENT_Q_MASK 0x00000002U
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_FORCE_INC_EVENT_Q_SHIFT 1
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_FORCE_INC_EVENT_Q_MSB 1
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_FORCE_INC_EVENT_Q_LSB 1
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_FORCE_INC_EVENT_Q_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_FORCE_INC_EVENT_Q_DEFAULT 0x00000000U
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_DISABLE_SETPRIONE_MASK 0x00000001U
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_DISABLE_SETPRIONE_SHIFT 0
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_DISABLE_SETPRIONE_MSB 0
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_DISABLE_SETPRIONE_LSB 0
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_DISABLE_SETPRIONE_TYPE (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_QMGR_DEQ_TIMEOUT_LOGIC_DEBUG_DISABLE_SETPRIONE_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: qmgr_bypass_debug */
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QTAIL_BYPASS_MASK              0x00000040U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QTAIL_BYPASS_SHIFT             6
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QTAIL_BYPASS_MSB               6
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QTAIL_BYPASS_LSB               6
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QTAIL_BYPASS_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QTAIL_BYPASS_DEFAULT           0x00000000U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_PAGES_BYPASS_MASK              0x00000020U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_PAGES_BYPASS_SHIFT             5
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_PAGES_BYPASS_MSB               5
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_PAGES_BYPASS_LSB               5
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_PAGES_BYPASS_TYPE              (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_PAGES_BYPASS_DEFAULT           0x00000000U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QDEPTH_BYPASS_MASK             0x00000010U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QDEPTH_BYPASS_SHIFT            4
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QDEPTH_BYPASS_MSB              4
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QDEPTH_BYPASS_LSB              4
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QDEPTH_BYPASS_TYPE             (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_QDEPTH_BYPASS_DEFAULT          0x00000000U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_RCV_DROP_CNT_BYPASS_MASK       0x00000008U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_RCV_DROP_CNT_BYPASS_SHIFT      3
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_RCV_DROP_CNT_BYPASS_MSB        3
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_RCV_DROP_CNT_BYPASS_LSB        3
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_RCV_DROP_CNT_BYPASS_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_RCV_DROP_CNT_BYPASS_DEFAULT    0x00000000U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS2_MASK       0x00000004U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS2_SHIFT      2
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS2_MSB        2
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS2_LSB        2
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS2_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS2_DEFAULT    0x00000000U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS1_MASK       0x00000002U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS1_SHIFT      1
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS1_MSB        1
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS1_LSB        1
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS1_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS1_DEFAULT    0x00000000U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS0_MASK       0x00000001U
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS0_SHIFT      0
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS0_MSB        0
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS0_LSB        0
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS0_TYPE       (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_QMGR_BYPASS_DEBUG_DEQ_TIMEOUT_BYPASS0_DEFAULT    0x00000000U

/* field level defines for Device: QE  Register: rxdma_debug1 */
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_RD_POINTER_MASK   0xff800000U
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_RD_POINTER_SHIFT  23
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_RD_POINTER_MSB    31
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_RD_POINTER_LSB    23
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_RD_POINTER_TYPE   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_RD_POINTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_WR_POINTER_MASK   0x007fc000U
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_WR_POINTER_SHIFT  14
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_WR_POINTER_MSB    22
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_WR_POINTER_LSB    14
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_WR_POINTER_TYPE   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQ_FIFO_WR_POINTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_CMD_ENQUEUE_FIFO_OVERFLOW_MASK  0x00000010U
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_CMD_ENQUEUE_FIFO_OVERFLOW_SHIFT 4
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_CMD_ENQUEUE_FIFO_OVERFLOW_MSB   4
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_CMD_ENQUEUE_FIFO_OVERFLOW_LSB   4
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_CMD_ENQUEUE_FIFO_OVERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_CMD_ENQUEUE_FIFO_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_CMD_ENQUEUE_FIFO_OVERFLOW_MASK  0x00000008U
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_CMD_ENQUEUE_FIFO_OVERFLOW_SHIFT 3
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_CMD_ENQUEUE_FIFO_OVERFLOW_MSB   3
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_CMD_ENQUEUE_FIFO_OVERFLOW_LSB   3
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_CMD_ENQUEUE_FIFO_OVERFLOW_TYPE  (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_CMD_ENQUEUE_FIFO_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQUEUE_FIFO_OVERFLOW_MASK 0x00000004U
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQUEUE_FIFO_OVERFLOW_SHIFT 2
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQUEUE_FIFO_OVERFLOW_MSB  2
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQUEUE_FIFO_OVERFLOW_LSB  2
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQUEUE_FIFO_OVERFLOW_TYPE (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_DEBUG1_SPI4_CMD_ENQUEUE_FIFO_OVERFLOW_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_DATA_FIFO_OVERFLOW_MASK         0x00000002U
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_DATA_FIFO_OVERFLOW_SHIFT        1
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_DATA_FIFO_OVERFLOW_MSB          1
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_DATA_FIFO_OVERFLOW_LSB          1
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_DATA_FIFO_OVERFLOW_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_DEBUG1_PCI_DATA_FIFO_OVERFLOW_DEFAULT      0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_DATA_FIFO_OVERFLOW_MASK         0x00000001U
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_DATA_FIFO_OVERFLOW_SHIFT        0
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_DATA_FIFO_OVERFLOW_MSB          0
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_DATA_FIFO_OVERFLOW_LSB          0
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_DATA_FIFO_OVERFLOW_TYPE         (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_RXDMA_DEBUG1_PL3_DATA_FIFO_OVERFLOW_DEFAULT      0x00000000U

/* field level defines for Device: QE  Register: rxdma_debug2 */
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_RD_POINTER_MASK       0x03800000U
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_RD_POINTER_SHIFT      23
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_RD_POINTER_MSB        25
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_RD_POINTER_LSB        23
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_RD_POINTER_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_RD_POINTER_DEFAULT    0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_WR_POINTER_MASK       0x00700000U
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_WR_POINTER_SHIFT      20
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_WR_POINTER_MSB        22
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_WR_POINTER_LSB        20
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_WR_POINTER_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG2_CMD_RESP_FIFO_WR_POINTER_DEFAULT    0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_RD_POINTER_MASK      0x000ffc00U
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_RD_POINTER_SHIFT     10
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_RD_POINTER_MSB       19
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_RD_POINTER_LSB       10
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_RD_POINTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_RD_POINTER_DEFAULT   0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_WR_POINTER_MASK      0x000003ffU
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_WR_POINTER_SHIFT     0
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_WR_POINTER_MSB       9
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_WR_POINTER_LSB       0
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_WR_POINTER_TYPE      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG2_SPI4_DATA_FIFO_WR_POINTER_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: rxdma_debug3 */
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_RD_POINTER_MASK       0xfe000000U
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_RD_POINTER_SHIFT      25
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_RD_POINTER_MSB        31
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_RD_POINTER_LSB        25
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_RD_POINTER_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_RD_POINTER_DEFAULT    0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_WR_POINTER_MASK       0x01fc0000U
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_WR_POINTER_SHIFT      18
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_WR_POINTER_MSB        24
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_WR_POINTER_LSB        18
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_WR_POINTER_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_DATA_FIFO_WR_POINTER_DEFAULT    0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_RD_POINTER_MASK    0x00000fc0U
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_RD_POINTER_SHIFT   6
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_RD_POINTER_MSB     11
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_RD_POINTER_LSB     6
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_RD_POINTER_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_RD_POINTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_WR_POINTER_MASK    0x0000003fU
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_WR_POINTER_SHIFT   0
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_WR_POINTER_MSB     5
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_WR_POINTER_LSB     0
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_WR_POINTER_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG3_PL3_CMD_ENQ_FIFO_WR_POINTER_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: rxdma_debug4 */
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_RD_POINTER_MASK       0xfe000000U
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_RD_POINTER_SHIFT      25
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_RD_POINTER_MSB        31
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_RD_POINTER_LSB        25
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_RD_POINTER_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_RD_POINTER_DEFAULT    0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_WR_POINTER_MASK       0x01fc0000U
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_WR_POINTER_SHIFT      18
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_WR_POINTER_MSB        24
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_WR_POINTER_LSB        18
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_WR_POINTER_TYPE       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_DATA_FIFO_WR_POINTER_DEFAULT    0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_RD_POINTER_MASK    0x00000fc0U
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_RD_POINTER_SHIFT   6
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_RD_POINTER_MSB     11
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_RD_POINTER_LSB     6
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_RD_POINTER_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_RD_POINTER_DEFAULT 0x00000000U
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_WR_POINTER_MASK    0x0000003fU
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_WR_POINTER_SHIFT   0
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_WR_POINTER_MSB     5
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_WR_POINTER_LSB     0
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_WR_POINTER_TYPE    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_RXDMA_DEBUG4_PCI_CMD_ENQ_FIFO_WR_POINTER_DEFAULT 0x00000000U

/* field level defines for Device: QE  Register: sci_cmd_debug_1 */
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_GRANT_MASK                  0xff000000U
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_GRANT_SHIFT                 24
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_GRANT_MSB                   31
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_GRANT_LSB                   24
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_GRANT_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_GRANT_DEFAULT               0x000000aaU
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_RATE_MASK                   0x00ff0000U
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_RATE_SHIFT                  16
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_RATE_MSB                    23
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_RATE_LSB                    16
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_RATE_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_RATE_DEFAULT                0x00000055U
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_PB_MASK                     0x0000ff00U
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_PB_SHIFT                    8
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_PB_MSB                      15
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_PB_LSB                      8
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_PB_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_PB_DEFAULT                  0x000000ffU
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_CRITICAL_PRIORITY_MASK      0x000000ffU
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_CRITICAL_PRIORITY_SHIFT     0
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_CRITICAL_PRIORITY_MSB       7
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_CRITICAL_PRIORITY_LSB       0
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_CRITICAL_PRIORITY_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CMD_DEBUG_1_PACK_CRITICAL_PRIORITY_DEFAULT   0x00000000U

/* field level defines for Device: QE  Register: sci_cmd_debug_2 */
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_1_MASK      0xff000000U
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_1_SHIFT     24
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_1_MSB       31
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_1_LSB       24
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_1_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_1_DEFAULT   0x0000000fU
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_2_MASK      0x00ff0000U
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_2_SHIFT     16
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_2_MSB       23
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_2_LSB       16
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_2_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_2_DEFAULT   0x0000005aU
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_3_MASK      0x0000ff00U
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_3_SHIFT     8
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_3_MSB       15
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_3_LSB       8
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_3_TYPE      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_PRIORITY_UPDATE_3_DEFAULT   0x000000a5U
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_QUEUE_LENGTH_MASK           0x000000ffU
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_QUEUE_LENGTH_SHIFT          0
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_QUEUE_LENGTH_MSB            7
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_QUEUE_LENGTH_LSB            0
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_QUEUE_LENGTH_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_CMD_DEBUG_2_PACK_QUEUE_LENGTH_DEFAULT        0x000000f0U

/* field level defines for Device: QE  Register: sci_debug */
#define SAND_HAL_QE_SCI_DEBUG_ENABLE_BM64_MASK                       0x00000001U
#define SAND_HAL_QE_SCI_DEBUG_ENABLE_BM64_SHIFT                      0
#define SAND_HAL_QE_SCI_DEBUG_ENABLE_BM64_MSB                        0
#define SAND_HAL_QE_SCI_DEBUG_ENABLE_BM64_LSB                        0
#define SAND_HAL_QE_SCI_DEBUG_ENABLE_BM64_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SCI_DEBUG_ENABLE_BM64_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: sfi_debug */
#define SAND_HAL_QE_SFI_DEBUG_TIME_SLOT_OFFSET_MASK                  0x000000ffU
#define SAND_HAL_QE_SFI_DEBUG_TIME_SLOT_OFFSET_SHIFT                 0
#define SAND_HAL_QE_SFI_DEBUG_TIME_SLOT_OFFSET_MSB                   7
#define SAND_HAL_QE_SFI_DEBUG_TIME_SLOT_OFFSET_LSB                   0
#define SAND_HAL_QE_SFI_DEBUG_TIME_SLOT_OFFSET_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SFI_DEBUG_TIME_SLOT_OFFSET_DEFAULT               0x00000040U

/* field level defines for Device: QE  Register: si0_debug_01 */
#define SAND_HAL_QE_SI0_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI0_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI0_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI0_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI0_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI0_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI0_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI0_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI0_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI0_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI0_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI0_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI0_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI0_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI0_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI0_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI0_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI0_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI0_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI0_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI0_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI0_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI0_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI0_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI0_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI0_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI0_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI0_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI0_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI0_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI0_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI0_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI0_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI0_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI0_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI0_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI0_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI0_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI0_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI0_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI0_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI0_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI0_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI0_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI0_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI0_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI0_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI0_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI0_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI0_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI0_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI0_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI0_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI0_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI0_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI0_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI0_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI0_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI0_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI0_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI0_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI0_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI0_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI0_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI0_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI0_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI0_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI0_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI0_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI0_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI0_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI0_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI0_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI0_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI0_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI0_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI0_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI0_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI0_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI0_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si1_debug_01 */
#define SAND_HAL_QE_SI1_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI1_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI1_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI1_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI1_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI1_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI1_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI1_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI1_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI1_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI1_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI1_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI1_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI1_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI1_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI1_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI1_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI1_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI1_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI1_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI1_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI1_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI1_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI1_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI1_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI1_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI1_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI1_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI1_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI1_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI1_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI1_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI1_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI1_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI1_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI1_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI1_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI1_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI1_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI1_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI1_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI1_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI1_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI1_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI1_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI1_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI1_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI1_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI1_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI1_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI1_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI1_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI1_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI1_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI1_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI1_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI1_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI1_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI1_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI1_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI1_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI1_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI1_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI1_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI1_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI1_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI1_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI1_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI1_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI1_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI1_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI1_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI1_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI1_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI1_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI1_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI1_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI1_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI1_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI1_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si2_debug_01 */
#define SAND_HAL_QE_SI2_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI2_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI2_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI2_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI2_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI2_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI2_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI2_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI2_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI2_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI2_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI2_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI2_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI2_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI2_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI2_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI2_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI2_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI2_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI2_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI2_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI2_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI2_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI2_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI2_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI2_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI2_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI2_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI2_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI2_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI2_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI2_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI2_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI2_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI2_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI2_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI2_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI2_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI2_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI2_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI2_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI2_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI2_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI2_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI2_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI2_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI2_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI2_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI2_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI2_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI2_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI2_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI2_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI2_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI2_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI2_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI2_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI2_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI2_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI2_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI2_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI2_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI2_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI2_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI2_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI2_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI2_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI2_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI2_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI2_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI2_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI2_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI2_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI2_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI2_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI2_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI2_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI2_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI2_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI2_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si3_debug_01 */
#define SAND_HAL_QE_SI3_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI3_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI3_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI3_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI3_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI3_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI3_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI3_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI3_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI3_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI3_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI3_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI3_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI3_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI3_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI3_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI3_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI3_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI3_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI3_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI3_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI3_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI3_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI3_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI3_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI3_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI3_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI3_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI3_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI3_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI3_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI3_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI3_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI3_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI3_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI3_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI3_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI3_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI3_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI3_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI3_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI3_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI3_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI3_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI3_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI3_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI3_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI3_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI3_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI3_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI3_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI3_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI3_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI3_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI3_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI3_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI3_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI3_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI3_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI3_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI3_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI3_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI3_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI3_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI3_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI3_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI3_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI3_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI3_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI3_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI3_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI3_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI3_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI3_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI3_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI3_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI3_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI3_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI3_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI3_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si4_debug_01 */
#define SAND_HAL_QE_SI4_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI4_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI4_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI4_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI4_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI4_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI4_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI4_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI4_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI4_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI4_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI4_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI4_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI4_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI4_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI4_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI4_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI4_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI4_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI4_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI4_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI4_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI4_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI4_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI4_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI4_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI4_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI4_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI4_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI4_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI4_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI4_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI4_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI4_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI4_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI4_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI4_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI4_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI4_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI4_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI4_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI4_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI4_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI4_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI4_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI4_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI4_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI4_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI4_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI4_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI4_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI4_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI4_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI4_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI4_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI4_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI4_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI4_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI4_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI4_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI4_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI4_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI4_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI4_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI4_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI4_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI4_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI4_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI4_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI4_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI4_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI4_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI4_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI4_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI4_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI4_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI4_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI4_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI4_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI4_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si5_debug_01 */
#define SAND_HAL_QE_SI5_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI5_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI5_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI5_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI5_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI5_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI5_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI5_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI5_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI5_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI5_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI5_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI5_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI5_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI5_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI5_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI5_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI5_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI5_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI5_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI5_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI5_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI5_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI5_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI5_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI5_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI5_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI5_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI5_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI5_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI5_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI5_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI5_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI5_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI5_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI5_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI5_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI5_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI5_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI5_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI5_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI5_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI5_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI5_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI5_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI5_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI5_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI5_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI5_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI5_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI5_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI5_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI5_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI5_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI5_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI5_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI5_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI5_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI5_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI5_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI5_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI5_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI5_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI5_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI5_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI5_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI5_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI5_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI5_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI5_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI5_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI5_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI5_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI5_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI5_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI5_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI5_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI5_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI5_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI5_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si6_debug_01 */
#define SAND_HAL_QE_SI6_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI6_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI6_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI6_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI6_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI6_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI6_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI6_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI6_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI6_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI6_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI6_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI6_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI6_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI6_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI6_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI6_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI6_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI6_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI6_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI6_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI6_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI6_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI6_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI6_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI6_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI6_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI6_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI6_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI6_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI6_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI6_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI6_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI6_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI6_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI6_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI6_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI6_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI6_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI6_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI6_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI6_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI6_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI6_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI6_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI6_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI6_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI6_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI6_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI6_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI6_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI6_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI6_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI6_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI6_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI6_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI6_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI6_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI6_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI6_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI6_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI6_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI6_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI6_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI6_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI6_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI6_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI6_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI6_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI6_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI6_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI6_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI6_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI6_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI6_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI6_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI6_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI6_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI6_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI6_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si7_debug_01 */
#define SAND_HAL_QE_SI7_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI7_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI7_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI7_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI7_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI7_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI7_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI7_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI7_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI7_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI7_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI7_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI7_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI7_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI7_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI7_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI7_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI7_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI7_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI7_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI7_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI7_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI7_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI7_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI7_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI7_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI7_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI7_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI7_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI7_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI7_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI7_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI7_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI7_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI7_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI7_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI7_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI7_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI7_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI7_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI7_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI7_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI7_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI7_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI7_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI7_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI7_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI7_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI7_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI7_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI7_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI7_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI7_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI7_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI7_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI7_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI7_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI7_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI7_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI7_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI7_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI7_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI7_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI7_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI7_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI7_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI7_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI7_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI7_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI7_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI7_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI7_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI7_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI7_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI7_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI7_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI7_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI7_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI7_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI7_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si8_debug_01 */
#define SAND_HAL_QE_SI8_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI8_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI8_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI8_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI8_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI8_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI8_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI8_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI8_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI8_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI8_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI8_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI8_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI8_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI8_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI8_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI8_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI8_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI8_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI8_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI8_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI8_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI8_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI8_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI8_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI8_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI8_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI8_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI8_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI8_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI8_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI8_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI8_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI8_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI8_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI8_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI8_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI8_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI8_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI8_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI8_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI8_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI8_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI8_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI8_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI8_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI8_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI8_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI8_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI8_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI8_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI8_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI8_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI8_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI8_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI8_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI8_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI8_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI8_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI8_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI8_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI8_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI8_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI8_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI8_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI8_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI8_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI8_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI8_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI8_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI8_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI8_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI8_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI8_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI8_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI8_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI8_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI8_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI8_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI8_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si9_debug_01 */
#define SAND_HAL_QE_SI9_DEBUG_01_WRAPBACKN_MASK                      0x80000000U
#define SAND_HAL_QE_SI9_DEBUG_01_WRAPBACKN_SHIFT                     31
#define SAND_HAL_QE_SI9_DEBUG_01_WRAPBACKN_MSB                       31
#define SAND_HAL_QE_SI9_DEBUG_01_WRAPBACKN_LSB                       31
#define SAND_HAL_QE_SI9_DEBUG_01_WRAPBACKN_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_WRAPBACKN_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_01_VTXLO_MASK                          0x70000000U
#define SAND_HAL_QE_SI9_DEBUG_01_VTXLO_SHIFT                         28
#define SAND_HAL_QE_SI9_DEBUG_01_VTXLO_MSB                           30
#define SAND_HAL_QE_SI9_DEBUG_01_VTXLO_LSB                           28
#define SAND_HAL_QE_SI9_DEBUG_01_VTXLO_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_VTXLO_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_TZ_MASK                             0x0c000000U
#define SAND_HAL_QE_SI9_DEBUG_01_TZ_SHIFT                            26
#define SAND_HAL_QE_SI9_DEBUG_01_TZ_MSB                              27
#define SAND_HAL_QE_SI9_DEBUG_01_TZ_LSB                              26
#define SAND_HAL_QE_SI9_DEBUG_01_TZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_TZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI9_DEBUG_01_TP_MASK                             0x03000000U
#define SAND_HAL_QE_SI9_DEBUG_01_TP_SHIFT                            24
#define SAND_HAL_QE_SI9_DEBUG_01_TP_MSB                              25
#define SAND_HAL_QE_SI9_DEBUG_01_TP_LSB                              24
#define SAND_HAL_QE_SI9_DEBUG_01_TP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_TP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_TERMT_MASK                          0x00c00000U
#define SAND_HAL_QE_SI9_DEBUG_01_TERMT_SHIFT                         22
#define SAND_HAL_QE_SI9_DEBUG_01_TERMT_MSB                           23
#define SAND_HAL_QE_SI9_DEBUG_01_TERMT_LSB                           22
#define SAND_HAL_QE_SI9_DEBUG_01_TERMT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_TERMT_DEFAULT                       0x00000002U
#define SAND_HAL_QE_SI9_DEBUG_01_SELFTEST_MASK                       0x00380000U
#define SAND_HAL_QE_SI9_DEBUG_01_SELFTEST_SHIFT                      19
#define SAND_HAL_QE_SI9_DEBUG_01_SELFTEST_MSB                        21
#define SAND_HAL_QE_SI9_DEBUG_01_SELFTEST_LSB                        19
#define SAND_HAL_QE_SI9_DEBUG_01_SELFTEST_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_SELFTEST_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_RZ_MASK                             0x00060000U
#define SAND_HAL_QE_SI9_DEBUG_01_RZ_SHIFT                            17
#define SAND_HAL_QE_SI9_DEBUG_01_RZ_MSB                              18
#define SAND_HAL_QE_SI9_DEBUG_01_RZ_LSB                              17
#define SAND_HAL_QE_SI9_DEBUG_01_RZ_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_RZ_DEFAULT                          0x00000003U
#define SAND_HAL_QE_SI9_DEBUG_01_RP_MASK                             0x00018000U
#define SAND_HAL_QE_SI9_DEBUG_01_RP_SHIFT                            15
#define SAND_HAL_QE_SI9_DEBUG_01_RP_MSB                              16
#define SAND_HAL_QE_SI9_DEBUG_01_RP_LSB                              15
#define SAND_HAL_QE_SI9_DEBUG_01_RP_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_RP_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_REVLOOPBACKN_MASK                   0x00004000U
#define SAND_HAL_QE_SI9_DEBUG_01_REVLOOPBACKN_SHIFT                  14
#define SAND_HAL_QE_SI9_DEBUG_01_REVLOOPBACKN_MSB                    14
#define SAND_HAL_QE_SI9_DEBUG_01_REVLOOPBACKN_LSB                    14
#define SAND_HAL_QE_SI9_DEBUG_01_REVLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_REVLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_01_RESET_MASK                          0x00002000U
#define SAND_HAL_QE_SI9_DEBUG_01_RESET_SHIFT                         13
#define SAND_HAL_QE_SI9_DEBUG_01_RESET_MSB                           13
#define SAND_HAL_QE_SI9_DEBUG_01_RESET_LSB                           13
#define SAND_HAL_QE_SI9_DEBUG_01_RESET_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_RESET_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_01_REF50C_MASK                         0x00001000U
#define SAND_HAL_QE_SI9_DEBUG_01_REF50C_SHIFT                        12
#define SAND_HAL_QE_SI9_DEBUG_01_REF50C_MSB                          12
#define SAND_HAL_QE_SI9_DEBUG_01_REF50C_LSB                          12
#define SAND_HAL_QE_SI9_DEBUG_01_REF50C_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_REF50C_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_01_RDWS_MASK                           0x00000800U
#define SAND_HAL_QE_SI9_DEBUG_01_RDWS_SHIFT                          11
#define SAND_HAL_QE_SI9_DEBUG_01_RDWS_MSB                            11
#define SAND_HAL_QE_SI9_DEBUG_01_RDWS_LSB                            11
#define SAND_HAL_QE_SI9_DEBUG_01_RDWS_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_RDWS_DEFAULT                        0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_01_RBCRESET_MASK                       0x00000400U
#define SAND_HAL_QE_SI9_DEBUG_01_RBCRESET_SHIFT                      10
#define SAND_HAL_QE_SI9_DEBUG_01_RBCRESET_MSB                        10
#define SAND_HAL_QE_SI9_DEBUG_01_RBCRESET_LSB                        10
#define SAND_HAL_QE_SI9_DEBUG_01_RBCRESET_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_RBCRESET_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_01_PDRX_MASK                           0x00000100U
#define SAND_HAL_QE_SI9_DEBUG_01_PDRX_SHIFT                          8
#define SAND_HAL_QE_SI9_DEBUG_01_PDRX_MSB                            8
#define SAND_HAL_QE_SI9_DEBUG_01_PDRX_LSB                            8
#define SAND_HAL_QE_SI9_DEBUG_01_PDRX_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_PDRX_DEFAULT                        0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNT_MASK                         0x00000080U
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNT_SHIFT                        7
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNT_MSB                          7
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNT_LSB                          7
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNT_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNR_MASK                         0x00000040U
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNR_SHIFT                        6
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNR_MSB                          6
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNR_LSB                          6
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNR_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_PDOWNR_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_PADLOOPBACKN_MASK                   0x00000020U
#define SAND_HAL_QE_SI9_DEBUG_01_PADLOOPBACKN_SHIFT                  5
#define SAND_HAL_QE_SI9_DEBUG_01_PADLOOPBACKN_MSB                    5
#define SAND_HAL_QE_SI9_DEBUG_01_PADLOOPBACKN_LSB                    5
#define SAND_HAL_QE_SI9_DEBUG_01_PADLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_PADLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_01_LOCKREF_MASK                        0x00000010U
#define SAND_HAL_QE_SI9_DEBUG_01_LOCKREF_SHIFT                       4
#define SAND_HAL_QE_SI9_DEBUG_01_LOCKREF_MSB                         4
#define SAND_HAL_QE_SI9_DEBUG_01_LOCKREF_LSB                         4
#define SAND_HAL_QE_SI9_DEBUG_01_LOCKREF_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_LOCKREF_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_INTLOOPBACKN_MASK                   0x00000008U
#define SAND_HAL_QE_SI9_DEBUG_01_INTLOOPBACKN_SHIFT                  3
#define SAND_HAL_QE_SI9_DEBUG_01_INTLOOPBACKN_MSB                    3
#define SAND_HAL_QE_SI9_DEBUG_01_INTLOOPBACKN_LSB                    3
#define SAND_HAL_QE_SI9_DEBUG_01_INTLOOPBACKN_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_INTLOOPBACKN_DEFAULT                0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_01_ENSYNCDET_MASK                      0x00000004U
#define SAND_HAL_QE_SI9_DEBUG_01_ENSYNCDET_SHIFT                     2
#define SAND_HAL_QE_SI9_DEBUG_01_ENSYNCDET_MSB                       2
#define SAND_HAL_QE_SI9_DEBUG_01_ENSYNCDET_LSB                       2
#define SAND_HAL_QE_SI9_DEBUG_01_ENSYNCDET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_ENSYNCDET_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_01_EMPH_MASK                           0x00000003U
#define SAND_HAL_QE_SI9_DEBUG_01_EMPH_SHIFT                          0
#define SAND_HAL_QE_SI9_DEBUG_01_EMPH_MSB                            1
#define SAND_HAL_QE_SI9_DEBUG_01_EMPH_LSB                            0
#define SAND_HAL_QE_SI9_DEBUG_01_EMPH_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_01_EMPH_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si10_debug_01 */
#define SAND_HAL_QE_SI10_DEBUG_01_WRAPBACKN_MASK                     0x80000000U
#define SAND_HAL_QE_SI10_DEBUG_01_WRAPBACKN_SHIFT                    31
#define SAND_HAL_QE_SI10_DEBUG_01_WRAPBACKN_MSB                      31
#define SAND_HAL_QE_SI10_DEBUG_01_WRAPBACKN_LSB                      31
#define SAND_HAL_QE_SI10_DEBUG_01_WRAPBACKN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_WRAPBACKN_DEFAULT                  0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_01_VTXLO_MASK                         0x70000000U
#define SAND_HAL_QE_SI10_DEBUG_01_VTXLO_SHIFT                        28
#define SAND_HAL_QE_SI10_DEBUG_01_VTXLO_MSB                          30
#define SAND_HAL_QE_SI10_DEBUG_01_VTXLO_LSB                          28
#define SAND_HAL_QE_SI10_DEBUG_01_VTXLO_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_VTXLO_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_TZ_MASK                            0x0c000000U
#define SAND_HAL_QE_SI10_DEBUG_01_TZ_SHIFT                           26
#define SAND_HAL_QE_SI10_DEBUG_01_TZ_MSB                             27
#define SAND_HAL_QE_SI10_DEBUG_01_TZ_LSB                             26
#define SAND_HAL_QE_SI10_DEBUG_01_TZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_TZ_DEFAULT                         0x00000003U
#define SAND_HAL_QE_SI10_DEBUG_01_TP_MASK                            0x03000000U
#define SAND_HAL_QE_SI10_DEBUG_01_TP_SHIFT                           24
#define SAND_HAL_QE_SI10_DEBUG_01_TP_MSB                             25
#define SAND_HAL_QE_SI10_DEBUG_01_TP_LSB                             24
#define SAND_HAL_QE_SI10_DEBUG_01_TP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_TP_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_TERMT_MASK                         0x00c00000U
#define SAND_HAL_QE_SI10_DEBUG_01_TERMT_SHIFT                        22
#define SAND_HAL_QE_SI10_DEBUG_01_TERMT_MSB                          23
#define SAND_HAL_QE_SI10_DEBUG_01_TERMT_LSB                          22
#define SAND_HAL_QE_SI10_DEBUG_01_TERMT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_TERMT_DEFAULT                      0x00000002U
#define SAND_HAL_QE_SI10_DEBUG_01_SELFTEST_MASK                      0x00380000U
#define SAND_HAL_QE_SI10_DEBUG_01_SELFTEST_SHIFT                     19
#define SAND_HAL_QE_SI10_DEBUG_01_SELFTEST_MSB                       21
#define SAND_HAL_QE_SI10_DEBUG_01_SELFTEST_LSB                       19
#define SAND_HAL_QE_SI10_DEBUG_01_SELFTEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_SELFTEST_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_RZ_MASK                            0x00060000U
#define SAND_HAL_QE_SI10_DEBUG_01_RZ_SHIFT                           17
#define SAND_HAL_QE_SI10_DEBUG_01_RZ_MSB                             18
#define SAND_HAL_QE_SI10_DEBUG_01_RZ_LSB                             17
#define SAND_HAL_QE_SI10_DEBUG_01_RZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_RZ_DEFAULT                         0x00000003U
#define SAND_HAL_QE_SI10_DEBUG_01_RP_MASK                            0x00018000U
#define SAND_HAL_QE_SI10_DEBUG_01_RP_SHIFT                           15
#define SAND_HAL_QE_SI10_DEBUG_01_RP_MSB                             16
#define SAND_HAL_QE_SI10_DEBUG_01_RP_LSB                             15
#define SAND_HAL_QE_SI10_DEBUG_01_RP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_RP_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_REVLOOPBACKN_MASK                  0x00004000U
#define SAND_HAL_QE_SI10_DEBUG_01_REVLOOPBACKN_SHIFT                 14
#define SAND_HAL_QE_SI10_DEBUG_01_REVLOOPBACKN_MSB                   14
#define SAND_HAL_QE_SI10_DEBUG_01_REVLOOPBACKN_LSB                   14
#define SAND_HAL_QE_SI10_DEBUG_01_REVLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_REVLOOPBACKN_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_01_RESET_MASK                         0x00002000U
#define SAND_HAL_QE_SI10_DEBUG_01_RESET_SHIFT                        13
#define SAND_HAL_QE_SI10_DEBUG_01_RESET_MSB                          13
#define SAND_HAL_QE_SI10_DEBUG_01_RESET_LSB                          13
#define SAND_HAL_QE_SI10_DEBUG_01_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_RESET_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_01_REF50C_MASK                        0x00001000U
#define SAND_HAL_QE_SI10_DEBUG_01_REF50C_SHIFT                       12
#define SAND_HAL_QE_SI10_DEBUG_01_REF50C_MSB                         12
#define SAND_HAL_QE_SI10_DEBUG_01_REF50C_LSB                         12
#define SAND_HAL_QE_SI10_DEBUG_01_REF50C_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_REF50C_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_01_RDWS_MASK                          0x00000800U
#define SAND_HAL_QE_SI10_DEBUG_01_RDWS_SHIFT                         11
#define SAND_HAL_QE_SI10_DEBUG_01_RDWS_MSB                           11
#define SAND_HAL_QE_SI10_DEBUG_01_RDWS_LSB                           11
#define SAND_HAL_QE_SI10_DEBUG_01_RDWS_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_RDWS_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_01_RBCRESET_MASK                      0x00000400U
#define SAND_HAL_QE_SI10_DEBUG_01_RBCRESET_SHIFT                     10
#define SAND_HAL_QE_SI10_DEBUG_01_RBCRESET_MSB                       10
#define SAND_HAL_QE_SI10_DEBUG_01_RBCRESET_LSB                       10
#define SAND_HAL_QE_SI10_DEBUG_01_RBCRESET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_RBCRESET_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_01_PDRX_MASK                          0x00000100U
#define SAND_HAL_QE_SI10_DEBUG_01_PDRX_SHIFT                         8
#define SAND_HAL_QE_SI10_DEBUG_01_PDRX_MSB                           8
#define SAND_HAL_QE_SI10_DEBUG_01_PDRX_LSB                           8
#define SAND_HAL_QE_SI10_DEBUG_01_PDRX_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_PDRX_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNT_MASK                        0x00000080U
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNT_SHIFT                       7
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNT_MSB                         7
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNT_LSB                         7
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNR_MASK                        0x00000040U
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNR_SHIFT                       6
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNR_MSB                         6
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNR_LSB                         6
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNR_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_PDOWNR_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_PADLOOPBACKN_MASK                  0x00000020U
#define SAND_HAL_QE_SI10_DEBUG_01_PADLOOPBACKN_SHIFT                 5
#define SAND_HAL_QE_SI10_DEBUG_01_PADLOOPBACKN_MSB                   5
#define SAND_HAL_QE_SI10_DEBUG_01_PADLOOPBACKN_LSB                   5
#define SAND_HAL_QE_SI10_DEBUG_01_PADLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_PADLOOPBACKN_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_01_LOCKREF_MASK                       0x00000010U
#define SAND_HAL_QE_SI10_DEBUG_01_LOCKREF_SHIFT                      4
#define SAND_HAL_QE_SI10_DEBUG_01_LOCKREF_MSB                        4
#define SAND_HAL_QE_SI10_DEBUG_01_LOCKREF_LSB                        4
#define SAND_HAL_QE_SI10_DEBUG_01_LOCKREF_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_LOCKREF_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_INTLOOPBACKN_MASK                  0x00000008U
#define SAND_HAL_QE_SI10_DEBUG_01_INTLOOPBACKN_SHIFT                 3
#define SAND_HAL_QE_SI10_DEBUG_01_INTLOOPBACKN_MSB                   3
#define SAND_HAL_QE_SI10_DEBUG_01_INTLOOPBACKN_LSB                   3
#define SAND_HAL_QE_SI10_DEBUG_01_INTLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_INTLOOPBACKN_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_01_ENSYNCDET_MASK                     0x00000004U
#define SAND_HAL_QE_SI10_DEBUG_01_ENSYNCDET_SHIFT                    2
#define SAND_HAL_QE_SI10_DEBUG_01_ENSYNCDET_MSB                      2
#define SAND_HAL_QE_SI10_DEBUG_01_ENSYNCDET_LSB                      2
#define SAND_HAL_QE_SI10_DEBUG_01_ENSYNCDET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_ENSYNCDET_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_01_EMPH_MASK                          0x00000003U
#define SAND_HAL_QE_SI10_DEBUG_01_EMPH_SHIFT                         0
#define SAND_HAL_QE_SI10_DEBUG_01_EMPH_MSB                           1
#define SAND_HAL_QE_SI10_DEBUG_01_EMPH_LSB                           0
#define SAND_HAL_QE_SI10_DEBUG_01_EMPH_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_01_EMPH_DEFAULT                       0x00000000U

/* field level defines for Device: QE  Register: si11_debug_01 */
#define SAND_HAL_QE_SI11_DEBUG_01_WRAPBACKN_MASK                     0x80000000U
#define SAND_HAL_QE_SI11_DEBUG_01_WRAPBACKN_SHIFT                    31
#define SAND_HAL_QE_SI11_DEBUG_01_WRAPBACKN_MSB                      31
#define SAND_HAL_QE_SI11_DEBUG_01_WRAPBACKN_LSB                      31
#define SAND_HAL_QE_SI11_DEBUG_01_WRAPBACKN_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_WRAPBACKN_DEFAULT                  0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_01_VTXLO_MASK                         0x70000000U
#define SAND_HAL_QE_SI11_DEBUG_01_VTXLO_SHIFT                        28
#define SAND_HAL_QE_SI11_DEBUG_01_VTXLO_MSB                          30
#define SAND_HAL_QE_SI11_DEBUG_01_VTXLO_LSB                          28
#define SAND_HAL_QE_SI11_DEBUG_01_VTXLO_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_VTXLO_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_TZ_MASK                            0x0c000000U
#define SAND_HAL_QE_SI11_DEBUG_01_TZ_SHIFT                           26
#define SAND_HAL_QE_SI11_DEBUG_01_TZ_MSB                             27
#define SAND_HAL_QE_SI11_DEBUG_01_TZ_LSB                             26
#define SAND_HAL_QE_SI11_DEBUG_01_TZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_TZ_DEFAULT                         0x00000003U
#define SAND_HAL_QE_SI11_DEBUG_01_TP_MASK                            0x03000000U
#define SAND_HAL_QE_SI11_DEBUG_01_TP_SHIFT                           24
#define SAND_HAL_QE_SI11_DEBUG_01_TP_MSB                             25
#define SAND_HAL_QE_SI11_DEBUG_01_TP_LSB                             24
#define SAND_HAL_QE_SI11_DEBUG_01_TP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_TP_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_TERMT_MASK                         0x00c00000U
#define SAND_HAL_QE_SI11_DEBUG_01_TERMT_SHIFT                        22
#define SAND_HAL_QE_SI11_DEBUG_01_TERMT_MSB                          23
#define SAND_HAL_QE_SI11_DEBUG_01_TERMT_LSB                          22
#define SAND_HAL_QE_SI11_DEBUG_01_TERMT_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_TERMT_DEFAULT                      0x00000002U
#define SAND_HAL_QE_SI11_DEBUG_01_SELFTEST_MASK                      0x00380000U
#define SAND_HAL_QE_SI11_DEBUG_01_SELFTEST_SHIFT                     19
#define SAND_HAL_QE_SI11_DEBUG_01_SELFTEST_MSB                       21
#define SAND_HAL_QE_SI11_DEBUG_01_SELFTEST_LSB                       19
#define SAND_HAL_QE_SI11_DEBUG_01_SELFTEST_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_SELFTEST_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_RZ_MASK                            0x00060000U
#define SAND_HAL_QE_SI11_DEBUG_01_RZ_SHIFT                           17
#define SAND_HAL_QE_SI11_DEBUG_01_RZ_MSB                             18
#define SAND_HAL_QE_SI11_DEBUG_01_RZ_LSB                             17
#define SAND_HAL_QE_SI11_DEBUG_01_RZ_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_RZ_DEFAULT                         0x00000003U
#define SAND_HAL_QE_SI11_DEBUG_01_RP_MASK                            0x00018000U
#define SAND_HAL_QE_SI11_DEBUG_01_RP_SHIFT                           15
#define SAND_HAL_QE_SI11_DEBUG_01_RP_MSB                             16
#define SAND_HAL_QE_SI11_DEBUG_01_RP_LSB                             15
#define SAND_HAL_QE_SI11_DEBUG_01_RP_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_RP_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_REVLOOPBACKN_MASK                  0x00004000U
#define SAND_HAL_QE_SI11_DEBUG_01_REVLOOPBACKN_SHIFT                 14
#define SAND_HAL_QE_SI11_DEBUG_01_REVLOOPBACKN_MSB                   14
#define SAND_HAL_QE_SI11_DEBUG_01_REVLOOPBACKN_LSB                   14
#define SAND_HAL_QE_SI11_DEBUG_01_REVLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_REVLOOPBACKN_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_01_RESET_MASK                         0x00002000U
#define SAND_HAL_QE_SI11_DEBUG_01_RESET_SHIFT                        13
#define SAND_HAL_QE_SI11_DEBUG_01_RESET_MSB                          13
#define SAND_HAL_QE_SI11_DEBUG_01_RESET_LSB                          13
#define SAND_HAL_QE_SI11_DEBUG_01_RESET_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_RESET_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_01_REF50C_MASK                        0x00001000U
#define SAND_HAL_QE_SI11_DEBUG_01_REF50C_SHIFT                       12
#define SAND_HAL_QE_SI11_DEBUG_01_REF50C_MSB                         12
#define SAND_HAL_QE_SI11_DEBUG_01_REF50C_LSB                         12
#define SAND_HAL_QE_SI11_DEBUG_01_REF50C_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_REF50C_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_01_RDWS_MASK                          0x00000800U
#define SAND_HAL_QE_SI11_DEBUG_01_RDWS_SHIFT                         11
#define SAND_HAL_QE_SI11_DEBUG_01_RDWS_MSB                           11
#define SAND_HAL_QE_SI11_DEBUG_01_RDWS_LSB                           11
#define SAND_HAL_QE_SI11_DEBUG_01_RDWS_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_RDWS_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_01_RBCRESET_MASK                      0x00000400U
#define SAND_HAL_QE_SI11_DEBUG_01_RBCRESET_SHIFT                     10
#define SAND_HAL_QE_SI11_DEBUG_01_RBCRESET_MSB                       10
#define SAND_HAL_QE_SI11_DEBUG_01_RBCRESET_LSB                       10
#define SAND_HAL_QE_SI11_DEBUG_01_RBCRESET_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_RBCRESET_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_01_PDRX_MASK                          0x00000100U
#define SAND_HAL_QE_SI11_DEBUG_01_PDRX_SHIFT                         8
#define SAND_HAL_QE_SI11_DEBUG_01_PDRX_MSB                           8
#define SAND_HAL_QE_SI11_DEBUG_01_PDRX_LSB                           8
#define SAND_HAL_QE_SI11_DEBUG_01_PDRX_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_PDRX_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNT_MASK                        0x00000080U
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNT_SHIFT                       7
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNT_MSB                         7
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNT_LSB                         7
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNT_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNT_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNR_MASK                        0x00000040U
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNR_SHIFT                       6
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNR_MSB                         6
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNR_LSB                         6
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNR_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_PDOWNR_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_PADLOOPBACKN_MASK                  0x00000020U
#define SAND_HAL_QE_SI11_DEBUG_01_PADLOOPBACKN_SHIFT                 5
#define SAND_HAL_QE_SI11_DEBUG_01_PADLOOPBACKN_MSB                   5
#define SAND_HAL_QE_SI11_DEBUG_01_PADLOOPBACKN_LSB                   5
#define SAND_HAL_QE_SI11_DEBUG_01_PADLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_PADLOOPBACKN_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_01_LOCKREF_MASK                       0x00000010U
#define SAND_HAL_QE_SI11_DEBUG_01_LOCKREF_SHIFT                      4
#define SAND_HAL_QE_SI11_DEBUG_01_LOCKREF_MSB                        4
#define SAND_HAL_QE_SI11_DEBUG_01_LOCKREF_LSB                        4
#define SAND_HAL_QE_SI11_DEBUG_01_LOCKREF_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_LOCKREF_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_INTLOOPBACKN_MASK                  0x00000008U
#define SAND_HAL_QE_SI11_DEBUG_01_INTLOOPBACKN_SHIFT                 3
#define SAND_HAL_QE_SI11_DEBUG_01_INTLOOPBACKN_MSB                   3
#define SAND_HAL_QE_SI11_DEBUG_01_INTLOOPBACKN_LSB                   3
#define SAND_HAL_QE_SI11_DEBUG_01_INTLOOPBACKN_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_INTLOOPBACKN_DEFAULT               0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_01_ENSYNCDET_MASK                     0x00000004U
#define SAND_HAL_QE_SI11_DEBUG_01_ENSYNCDET_SHIFT                    2
#define SAND_HAL_QE_SI11_DEBUG_01_ENSYNCDET_MSB                      2
#define SAND_HAL_QE_SI11_DEBUG_01_ENSYNCDET_LSB                      2
#define SAND_HAL_QE_SI11_DEBUG_01_ENSYNCDET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_ENSYNCDET_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_01_EMPH_MASK                          0x00000003U
#define SAND_HAL_QE_SI11_DEBUG_01_EMPH_SHIFT                         0
#define SAND_HAL_QE_SI11_DEBUG_01_EMPH_MSB                           1
#define SAND_HAL_QE_SI11_DEBUG_01_EMPH_LSB                           0
#define SAND_HAL_QE_SI11_DEBUG_01_EMPH_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_01_EMPH_DEFAULT                       0x00000000U

/* field level defines for Device: QE  Register: si0_debug_02 */
#define SAND_HAL_QE_SI0_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI0_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI0_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI0_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI0_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI0_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI0_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI0_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI0_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI0_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI0_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI0_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI0_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI0_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI0_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI0_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI0_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI0_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI0_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI0_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI0_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI0_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI0_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI0_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI0_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI0_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI0_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI0_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI0_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si1_debug_02 */
#define SAND_HAL_QE_SI1_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI1_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI1_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI1_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI1_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI1_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI1_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI1_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI1_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI1_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI1_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI1_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI1_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI1_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI1_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI1_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI1_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI1_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI1_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI1_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI1_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI1_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI1_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI1_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI1_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI1_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI1_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI1_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI1_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si2_debug_02 */
#define SAND_HAL_QE_SI2_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI2_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI2_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI2_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI2_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI2_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI2_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI2_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI2_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI2_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI2_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI2_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI2_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI2_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI2_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI2_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI2_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI2_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI2_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI2_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI2_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI2_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI2_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI2_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI2_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI2_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI2_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI2_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI2_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si3_debug_02 */
#define SAND_HAL_QE_SI3_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI3_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI3_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI3_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI3_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI3_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI3_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI3_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI3_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI3_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI3_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI3_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI3_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI3_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI3_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI3_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI3_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI3_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI3_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI3_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI3_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI3_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI3_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI3_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI3_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI3_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI3_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI3_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI3_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si4_debug_02 */
#define SAND_HAL_QE_SI4_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI4_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI4_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI4_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI4_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI4_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI4_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI4_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI4_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI4_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI4_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI4_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI4_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI4_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI4_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI4_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI4_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI4_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI4_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI4_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI4_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI4_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI4_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI4_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI4_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI4_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI4_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI4_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI4_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si5_debug_02 */
#define SAND_HAL_QE_SI5_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI5_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI5_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI5_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI5_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI5_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI5_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI5_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI5_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI5_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI5_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI5_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI5_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI5_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI5_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI5_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI5_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI5_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI5_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI5_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI5_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI5_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI5_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI5_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI5_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI5_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI5_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI5_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI5_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si6_debug_02 */
#define SAND_HAL_QE_SI6_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI6_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI6_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI6_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI6_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI6_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI6_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI6_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI6_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI6_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI6_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI6_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI6_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI6_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI6_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI6_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI6_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI6_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI6_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI6_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI6_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI6_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI6_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI6_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI6_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI6_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI6_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI6_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI6_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si7_debug_02 */
#define SAND_HAL_QE_SI7_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI7_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI7_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI7_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI7_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI7_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI7_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI7_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI7_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI7_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI7_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI7_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI7_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI7_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI7_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI7_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI7_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI7_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI7_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI7_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI7_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI7_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI7_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI7_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI7_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI7_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI7_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI7_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI7_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si8_debug_02 */
#define SAND_HAL_QE_SI8_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI8_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI8_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI8_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI8_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI8_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI8_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI8_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI8_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI8_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI8_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI8_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI8_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI8_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI8_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI8_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI8_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI8_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI8_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI8_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI8_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI8_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI8_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI8_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI8_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI8_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI8_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI8_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI8_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si9_debug_02 */
#define SAND_HAL_QE_SI9_DEBUG_02_PD_MASK                             0x20000000U
#define SAND_HAL_QE_SI9_DEBUG_02_PD_SHIFT                            29
#define SAND_HAL_QE_SI9_DEBUG_02_PD_MSB                              29
#define SAND_HAL_QE_SI9_DEBUG_02_PD_LSB                              29
#define SAND_HAL_QE_SI9_DEBUG_02_PD_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_PD_DEFAULT                          0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_02_TERMEN_MASK                         0x10000000U
#define SAND_HAL_QE_SI9_DEBUG_02_TERMEN_SHIFT                        28
#define SAND_HAL_QE_SI9_DEBUG_02_TERMEN_MSB                          28
#define SAND_HAL_QE_SI9_DEBUG_02_TERMEN_LSB                          28
#define SAND_HAL_QE_SI9_DEBUG_02_TERMEN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_TERMEN_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_02_MUXLPN_MASK                         0x08000000U
#define SAND_HAL_QE_SI9_DEBUG_02_MUXLPN_SHIFT                        27
#define SAND_HAL_QE_SI9_DEBUG_02_MUXLPN_MSB                          27
#define SAND_HAL_QE_SI9_DEBUG_02_MUXLPN_LSB                          27
#define SAND_HAL_QE_SI9_DEBUG_02_MUXLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_MUXLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_02_PADLPN_MASK                         0x04000000U
#define SAND_HAL_QE_SI9_DEBUG_02_PADLPN_SHIFT                        26
#define SAND_HAL_QE_SI9_DEBUG_02_PADLPN_MSB                          26
#define SAND_HAL_QE_SI9_DEBUG_02_PADLPN_LSB                          26
#define SAND_HAL_QE_SI9_DEBUG_02_PADLPN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_PADLPN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_02_TERM1_MASK                          0x02000000U
#define SAND_HAL_QE_SI9_DEBUG_02_TERM1_SHIFT                         25
#define SAND_HAL_QE_SI9_DEBUG_02_TERM1_MSB                           25
#define SAND_HAL_QE_SI9_DEBUG_02_TERM1_LSB                           25
#define SAND_HAL_QE_SI9_DEBUG_02_TERM1_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_TERM1_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_02_TERM0_MASK                          0x01000000U
#define SAND_HAL_QE_SI9_DEBUG_02_TERM0_SHIFT                         24
#define SAND_HAL_QE_SI9_DEBUG_02_TERM0_MSB                           24
#define SAND_HAL_QE_SI9_DEBUG_02_TERM0_LSB                           24
#define SAND_HAL_QE_SI9_DEBUG_02_TERM0_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_TERM0_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_02_REF50R_MASK                         0x00800000U
#define SAND_HAL_QE_SI9_DEBUG_02_REF50R_SHIFT                        23
#define SAND_HAL_QE_SI9_DEBUG_02_REF50R_MSB                          23
#define SAND_HAL_QE_SI9_DEBUG_02_REF50R_LSB                          23
#define SAND_HAL_QE_SI9_DEBUG_02_REF50R_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_REF50R_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK            0x00400000U
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT           22
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB             22
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB             22
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK            0x00200000U
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT           21
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB             21
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB             21
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT         0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCPOL_MASK                        0x00100000U
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCPOL_SHIFT                       20
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCPOL_MSB                         20
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCPOL_LSB                         20
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCPOL_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCPOL_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCMASK_MASK                       0x000ffc00U
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCMASK_SHIFT                      10
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCMASK_MSB                        19
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCMASK_LSB                        10
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCMASK_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCMASK_DEFAULT                    0x000003ffU
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCCHAR_MASK                       0x000003ffU
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCCHAR_SHIFT                      0
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCCHAR_MSB                        9
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCCHAR_LSB                        0
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCCHAR_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_02_SYNCCHAR_DEFAULT                    0x00000305U

/* field level defines for Device: QE  Register: si10_debug_02 */
#define SAND_HAL_QE_SI10_DEBUG_02_PD_MASK                            0x20000000U
#define SAND_HAL_QE_SI10_DEBUG_02_PD_SHIFT                           29
#define SAND_HAL_QE_SI10_DEBUG_02_PD_MSB                             29
#define SAND_HAL_QE_SI10_DEBUG_02_PD_LSB                             29
#define SAND_HAL_QE_SI10_DEBUG_02_PD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_PD_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_02_TERMEN_MASK                        0x10000000U
#define SAND_HAL_QE_SI10_DEBUG_02_TERMEN_SHIFT                       28
#define SAND_HAL_QE_SI10_DEBUG_02_TERMEN_MSB                         28
#define SAND_HAL_QE_SI10_DEBUG_02_TERMEN_LSB                         28
#define SAND_HAL_QE_SI10_DEBUG_02_TERMEN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_TERMEN_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_02_MUXLPN_MASK                        0x08000000U
#define SAND_HAL_QE_SI10_DEBUG_02_MUXLPN_SHIFT                       27
#define SAND_HAL_QE_SI10_DEBUG_02_MUXLPN_MSB                         27
#define SAND_HAL_QE_SI10_DEBUG_02_MUXLPN_LSB                         27
#define SAND_HAL_QE_SI10_DEBUG_02_MUXLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_MUXLPN_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_02_PADLPN_MASK                        0x04000000U
#define SAND_HAL_QE_SI10_DEBUG_02_PADLPN_SHIFT                       26
#define SAND_HAL_QE_SI10_DEBUG_02_PADLPN_MSB                         26
#define SAND_HAL_QE_SI10_DEBUG_02_PADLPN_LSB                         26
#define SAND_HAL_QE_SI10_DEBUG_02_PADLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_PADLPN_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_02_TERM1_MASK                         0x02000000U
#define SAND_HAL_QE_SI10_DEBUG_02_TERM1_SHIFT                        25
#define SAND_HAL_QE_SI10_DEBUG_02_TERM1_MSB                          25
#define SAND_HAL_QE_SI10_DEBUG_02_TERM1_LSB                          25
#define SAND_HAL_QE_SI10_DEBUG_02_TERM1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_TERM1_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_02_TERM0_MASK                         0x01000000U
#define SAND_HAL_QE_SI10_DEBUG_02_TERM0_SHIFT                        24
#define SAND_HAL_QE_SI10_DEBUG_02_TERM0_MSB                          24
#define SAND_HAL_QE_SI10_DEBUG_02_TERM0_LSB                          24
#define SAND_HAL_QE_SI10_DEBUG_02_TERM0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_TERM0_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_02_REF50R_MASK                        0x00800000U
#define SAND_HAL_QE_SI10_DEBUG_02_REF50R_SHIFT                       23
#define SAND_HAL_QE_SI10_DEBUG_02_REF50R_MSB                         23
#define SAND_HAL_QE_SI10_DEBUG_02_REF50R_LSB                         23
#define SAND_HAL_QE_SI10_DEBUG_02_REF50R_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_REF50R_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK           0x00400000U
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT          22
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB            22
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB            22
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK           0x00200000U
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT          21
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB            21
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB            21
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCPOL_MASK                       0x00100000U
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCPOL_SHIFT                      20
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCPOL_MSB                        20
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCPOL_LSB                        20
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCPOL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCPOL_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCMASK_MASK                      0x000ffc00U
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCMASK_SHIFT                     10
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCMASK_MSB                       19
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCMASK_LSB                       10
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCMASK_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCMASK_DEFAULT                   0x000003ffU
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCCHAR_MASK                      0x000003ffU
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCCHAR_SHIFT                     0
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCCHAR_MSB                       9
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCCHAR_LSB                       0
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCCHAR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_02_SYNCCHAR_DEFAULT                   0x00000305U

/* field level defines for Device: QE  Register: si11_debug_02 */
#define SAND_HAL_QE_SI11_DEBUG_02_PD_MASK                            0x20000000U
#define SAND_HAL_QE_SI11_DEBUG_02_PD_SHIFT                           29
#define SAND_HAL_QE_SI11_DEBUG_02_PD_MSB                             29
#define SAND_HAL_QE_SI11_DEBUG_02_PD_LSB                             29
#define SAND_HAL_QE_SI11_DEBUG_02_PD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_PD_DEFAULT                         0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_02_TERMEN_MASK                        0x10000000U
#define SAND_HAL_QE_SI11_DEBUG_02_TERMEN_SHIFT                       28
#define SAND_HAL_QE_SI11_DEBUG_02_TERMEN_MSB                         28
#define SAND_HAL_QE_SI11_DEBUG_02_TERMEN_LSB                         28
#define SAND_HAL_QE_SI11_DEBUG_02_TERMEN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_TERMEN_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_02_MUXLPN_MASK                        0x08000000U
#define SAND_HAL_QE_SI11_DEBUG_02_MUXLPN_SHIFT                       27
#define SAND_HAL_QE_SI11_DEBUG_02_MUXLPN_MSB                         27
#define SAND_HAL_QE_SI11_DEBUG_02_MUXLPN_LSB                         27
#define SAND_HAL_QE_SI11_DEBUG_02_MUXLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_MUXLPN_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_02_PADLPN_MASK                        0x04000000U
#define SAND_HAL_QE_SI11_DEBUG_02_PADLPN_SHIFT                       26
#define SAND_HAL_QE_SI11_DEBUG_02_PADLPN_MSB                         26
#define SAND_HAL_QE_SI11_DEBUG_02_PADLPN_LSB                         26
#define SAND_HAL_QE_SI11_DEBUG_02_PADLPN_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_PADLPN_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_02_TERM1_MASK                         0x02000000U
#define SAND_HAL_QE_SI11_DEBUG_02_TERM1_SHIFT                        25
#define SAND_HAL_QE_SI11_DEBUG_02_TERM1_MSB                          25
#define SAND_HAL_QE_SI11_DEBUG_02_TERM1_LSB                          25
#define SAND_HAL_QE_SI11_DEBUG_02_TERM1_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_TERM1_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_02_TERM0_MASK                         0x01000000U
#define SAND_HAL_QE_SI11_DEBUG_02_TERM0_SHIFT                        24
#define SAND_HAL_QE_SI11_DEBUG_02_TERM0_MSB                          24
#define SAND_HAL_QE_SI11_DEBUG_02_TERM0_LSB                          24
#define SAND_HAL_QE_SI11_DEBUG_02_TERM0_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_TERM0_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_02_REF50R_MASK                        0x00800000U
#define SAND_HAL_QE_SI11_DEBUG_02_REF50R_SHIFT                       23
#define SAND_HAL_QE_SI11_DEBUG_02_REF50R_MSB                         23
#define SAND_HAL_QE_SI11_DEBUG_02_REF50R_LSB                         23
#define SAND_HAL_QE_SI11_DEBUG_02_REF50R_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_REF50R_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_MASK           0x00400000U
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_SHIFT          22
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_MSB            22
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_LSB            22
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDET_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_MASK           0x00200000U
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_SHIFT          21
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_MSB            21
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_LSB            21
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_TYPE           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_AUTO_TRIM_OVERRIDER_DEFAULT        0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCPOL_MASK                       0x00100000U
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCPOL_SHIFT                      20
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCPOL_MSB                        20
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCPOL_LSB                        20
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCPOL_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCPOL_DEFAULT                    0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCMASK_MASK                      0x000ffc00U
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCMASK_SHIFT                     10
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCMASK_MSB                       19
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCMASK_LSB                       10
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCMASK_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCMASK_DEFAULT                   0x000003ffU
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCCHAR_MASK                      0x000003ffU
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCCHAR_SHIFT                     0
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCCHAR_MSB                       9
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCCHAR_LSB                       0
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCCHAR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_02_SYNCCHAR_DEFAULT                   0x00000305U

/* field level defines for Device: QE  Register: si0_debug_03 */
#define SAND_HAL_QE_SI0_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI0_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI0_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI0_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI0_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI0_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI0_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI0_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI0_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI0_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI0_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI0_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI0_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI0_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI0_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI0_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI0_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI0_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si1_debug_03 */
#define SAND_HAL_QE_SI1_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI1_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI1_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI1_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI1_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI1_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI1_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI1_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI1_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI1_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI1_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI1_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI1_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI1_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI1_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI1_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI1_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI1_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si2_debug_03 */
#define SAND_HAL_QE_SI2_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI2_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI2_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI2_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI2_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI2_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI2_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI2_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI2_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI2_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI2_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI2_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI2_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI2_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI2_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI2_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI2_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI2_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si3_debug_03 */
#define SAND_HAL_QE_SI3_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI3_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI3_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI3_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI3_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI3_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI3_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI3_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI3_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI3_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI3_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI3_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI3_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI3_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI3_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI3_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI3_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI3_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si4_debug_03 */
#define SAND_HAL_QE_SI4_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI4_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI4_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI4_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI4_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI4_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI4_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI4_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI4_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI4_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI4_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI4_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI4_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI4_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI4_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI4_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI4_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI4_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si5_debug_03 */
#define SAND_HAL_QE_SI5_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI5_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI5_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI5_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI5_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI5_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI5_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI5_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI5_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI5_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI5_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI5_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI5_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI5_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI5_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI5_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI5_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI5_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si6_debug_03 */
#define SAND_HAL_QE_SI6_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI6_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI6_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI6_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI6_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI6_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI6_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI6_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI6_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI6_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI6_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI6_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI6_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI6_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI6_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI6_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI6_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI6_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si7_debug_03 */
#define SAND_HAL_QE_SI7_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI7_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI7_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI7_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI7_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI7_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI7_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI7_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI7_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI7_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI7_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI7_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI7_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI7_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI7_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI7_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI7_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI7_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si8_debug_03 */
#define SAND_HAL_QE_SI8_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI8_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI8_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI8_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI8_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI8_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI8_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI8_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI8_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI8_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI8_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI8_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI8_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI8_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI8_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI8_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI8_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI8_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si9_debug_03 */
#define SAND_HAL_QE_SI9_DEBUG_03_VTXLOSH_MASK                        0x00000020U
#define SAND_HAL_QE_SI9_DEBUG_03_VTXLOSH_SHIFT                       5
#define SAND_HAL_QE_SI9_DEBUG_03_VTXLOSH_MSB                         5
#define SAND_HAL_QE_SI9_DEBUG_03_VTXLOSH_LSB                         5
#define SAND_HAL_QE_SI9_DEBUG_03_VTXLOSH_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_03_VTXLOSH_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_03_COMVDD_MASK                         0x00000010U
#define SAND_HAL_QE_SI9_DEBUG_03_COMVDD_SHIFT                        4
#define SAND_HAL_QE_SI9_DEBUG_03_COMVDD_MSB                          4
#define SAND_HAL_QE_SI9_DEBUG_03_COMVDD_LSB                          4
#define SAND_HAL_QE_SI9_DEBUG_03_COMVDD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_03_COMVDD_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_03_LOSADJ_MASK                         0x0000000eU
#define SAND_HAL_QE_SI9_DEBUG_03_LOSADJ_SHIFT                        1
#define SAND_HAL_QE_SI9_DEBUG_03_LOSADJ_MSB                          3
#define SAND_HAL_QE_SI9_DEBUG_03_LOSADJ_LSB                          1
#define SAND_HAL_QE_SI9_DEBUG_03_LOSADJ_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_03_LOSADJ_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SI9_DEBUG_03_IDLE_MASK                           0x00000001U
#define SAND_HAL_QE_SI9_DEBUG_03_IDLE_SHIFT                          0
#define SAND_HAL_QE_SI9_DEBUG_03_IDLE_MSB                            0
#define SAND_HAL_QE_SI9_DEBUG_03_IDLE_LSB                            0
#define SAND_HAL_QE_SI9_DEBUG_03_IDLE_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_03_IDLE_DEFAULT                        0x00000000U

/* field level defines for Device: QE  Register: si10_debug_03 */
#define SAND_HAL_QE_SI10_DEBUG_03_VTXLOSH_MASK                       0x00000020U
#define SAND_HAL_QE_SI10_DEBUG_03_VTXLOSH_SHIFT                      5
#define SAND_HAL_QE_SI10_DEBUG_03_VTXLOSH_MSB                        5
#define SAND_HAL_QE_SI10_DEBUG_03_VTXLOSH_LSB                        5
#define SAND_HAL_QE_SI10_DEBUG_03_VTXLOSH_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_03_VTXLOSH_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_03_COMVDD_MASK                        0x00000010U
#define SAND_HAL_QE_SI10_DEBUG_03_COMVDD_SHIFT                       4
#define SAND_HAL_QE_SI10_DEBUG_03_COMVDD_MSB                         4
#define SAND_HAL_QE_SI10_DEBUG_03_COMVDD_LSB                         4
#define SAND_HAL_QE_SI10_DEBUG_03_COMVDD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_03_COMVDD_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_03_LOSADJ_MASK                        0x0000000eU
#define SAND_HAL_QE_SI10_DEBUG_03_LOSADJ_SHIFT                       1
#define SAND_HAL_QE_SI10_DEBUG_03_LOSADJ_MSB                         3
#define SAND_HAL_QE_SI10_DEBUG_03_LOSADJ_LSB                         1
#define SAND_HAL_QE_SI10_DEBUG_03_LOSADJ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_03_LOSADJ_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI10_DEBUG_03_IDLE_MASK                          0x00000001U
#define SAND_HAL_QE_SI10_DEBUG_03_IDLE_SHIFT                         0
#define SAND_HAL_QE_SI10_DEBUG_03_IDLE_MSB                           0
#define SAND_HAL_QE_SI10_DEBUG_03_IDLE_LSB                           0
#define SAND_HAL_QE_SI10_DEBUG_03_IDLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_03_IDLE_DEFAULT                       0x00000000U

/* field level defines for Device: QE  Register: si11_debug_03 */
#define SAND_HAL_QE_SI11_DEBUG_03_VTXLOSH_MASK                       0x00000020U
#define SAND_HAL_QE_SI11_DEBUG_03_VTXLOSH_SHIFT                      5
#define SAND_HAL_QE_SI11_DEBUG_03_VTXLOSH_MSB                        5
#define SAND_HAL_QE_SI11_DEBUG_03_VTXLOSH_LSB                        5
#define SAND_HAL_QE_SI11_DEBUG_03_VTXLOSH_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_03_VTXLOSH_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_03_COMVDD_MASK                        0x00000010U
#define SAND_HAL_QE_SI11_DEBUG_03_COMVDD_SHIFT                       4
#define SAND_HAL_QE_SI11_DEBUG_03_COMVDD_MSB                         4
#define SAND_HAL_QE_SI11_DEBUG_03_COMVDD_LSB                         4
#define SAND_HAL_QE_SI11_DEBUG_03_COMVDD_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_03_COMVDD_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_03_LOSADJ_MASK                        0x0000000eU
#define SAND_HAL_QE_SI11_DEBUG_03_LOSADJ_SHIFT                       1
#define SAND_HAL_QE_SI11_DEBUG_03_LOSADJ_MSB                         3
#define SAND_HAL_QE_SI11_DEBUG_03_LOSADJ_LSB                         1
#define SAND_HAL_QE_SI11_DEBUG_03_LOSADJ_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_03_LOSADJ_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SI11_DEBUG_03_IDLE_MASK                          0x00000001U
#define SAND_HAL_QE_SI11_DEBUG_03_IDLE_SHIFT                         0
#define SAND_HAL_QE_SI11_DEBUG_03_IDLE_MSB                           0
#define SAND_HAL_QE_SI11_DEBUG_03_IDLE_LSB                           0
#define SAND_HAL_QE_SI11_DEBUG_03_IDLE_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_03_IDLE_DEFAULT                       0x00000000U

/* field level defines for Device: QE  Register: si0_debug_mux */
#define SAND_HAL_QE_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI0_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si1_debug_mux */
#define SAND_HAL_QE_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI1_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si2_debug_mux */
#define SAND_HAL_QE_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI2_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si3_debug_mux */
#define SAND_HAL_QE_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI3_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si4_debug_mux */
#define SAND_HAL_QE_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI4_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si5_debug_mux */
#define SAND_HAL_QE_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI5_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si6_debug_mux */
#define SAND_HAL_QE_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI6_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si7_debug_mux */
#define SAND_HAL_QE_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI7_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si8_debug_mux */
#define SAND_HAL_QE_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI8_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si9_debug_mux */
#define SAND_HAL_QE_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK              0xffffffffU
#define SAND_HAL_QE_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT             0
#define SAND_HAL_QE_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB               31
#define SAND_HAL_QE_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB               0
#define SAND_HAL_QE_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE              (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI9_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: si10_debug_mux */
#define SAND_HAL_QE_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK             0xffffffffU
#define SAND_HAL_QE_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_QE_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_QE_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_QE_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI10_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: si11_debug_mux */
#define SAND_HAL_QE_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_MASK             0xffffffffU
#define SAND_HAL_QE_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_SHIFT            0
#define SAND_HAL_QE_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_MSB              31
#define SAND_HAL_QE_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_LSB              0
#define SAND_HAL_QE_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_TYPE             (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SI11_DEBUG_MUX_SI_DM_DEBUG_DATA_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: si0_debug_mux_sel */
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI0_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si1_debug_mux_sel */
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI1_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si2_debug_mux_sel */
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI2_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si3_debug_mux_sel */
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI3_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si4_debug_mux_sel */
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI4_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si5_debug_mux_sel */
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI5_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si6_debug_mux_sel */
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI6_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si7_debug_mux_sel */
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI7_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si8_debug_mux_sel */
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI8_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si9_debug_mux_sel */
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_SELECT_MASK                    0x0000000fU
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_SELECT_SHIFT                   0
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_SELECT_MSB                     3
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_SELECT_LSB                     0
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_SELECT_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI9_DEBUG_MUX_SEL_SELECT_DEFAULT                 0x00000000U

/* field level defines for Device: QE  Register: si10_debug_mux_sel */
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_SELECT_MASK                   0x0000000fU
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_SELECT_SHIFT                  0
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_SELECT_MSB                    3
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_SELECT_LSB                    0
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_SELECT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI10_DEBUG_MUX_SEL_SELECT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: si11_debug_mux_sel */
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_SELECT_MASK                   0x0000000fU
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_SELECT_SHIFT                  0
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_SELECT_MSB                    3
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_SELECT_LSB                    0
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_SELECT_TYPE                   (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SI11_DEBUG_MUX_SEL_SELECT_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: sr_fifo_rd_ctrl */
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_MASK                0x80000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_SHIFT               31
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_MSB                 31
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_LSB                 31
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_DIP4_CHK_DIS_DEFAULT             0x00000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_MASK                 0x40000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_SHIFT                30
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_MSB                  30
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_LSB                  30
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_FR_DIP2_ERR_DEFAULT              0x00000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_MASK            0x20000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_SHIFT           29
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_MSB             29
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_LSB             29
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_LOS_SYNC_RST_DIS_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_CLR_MASK                      0x00000008U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_CLR_SHIFT                     3
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_CLR_MSB                       3
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_CLR_LSB                       3
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_CLR_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_CLR_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_ACK_MASK                      0x00000004U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_ACK_SHIFT                     2
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_ACK_MSB                       2
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_ACK_LSB                       2
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_ACK_TYPE                      (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_ACK_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_REQ_MASK                      0x00000002U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_REQ_SHIFT                     1
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_REQ_MSB                       1
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_REQ_LSB                       1
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_REQ_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_REQ_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_MASK                 0x00000001U
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_SHIFT                0
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_MSB                  0
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_LSB                  0
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_TYPE                 (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_FIFO_RD_CTRL_RD_DEBUG_EN_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: sr_fifo_rd_data0 */
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_DATA_31_0_MASK                  0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_DATA_31_0_SHIFT                 0
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_DATA_31_0_MSB                   31
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_DATA_31_0_LSB                   0
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_DATA_31_0_TYPE                  (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_FIFO_RD_DATA0_DATA_31_0_DEFAULT               0x00000000U

/* field level defines for Device: QE  Register: sr_fifo_rd_data1 */
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_DATA_63_32_MASK                 0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_DATA_63_32_SHIFT                0
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_DATA_63_32_MSB                  31
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_DATA_63_32_LSB                  0
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_DATA_63_32_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_FIFO_RD_DATA1_DATA_63_32_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: sr_fifo_rd_data2 */
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_DATA_95_64_MASK                 0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_DATA_95_64_SHIFT                0
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_DATA_95_64_MSB                  31
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_DATA_95_64_LSB                  0
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_DATA_95_64_TYPE                 (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_FIFO_RD_DATA2_DATA_95_64_DEFAULT              0x00000000U

/* field level defines for Device: QE  Register: sr_fifo_rd_data3 */
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_DATA_127_96_MASK                0xffffffffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_DATA_127_96_SHIFT               0
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_DATA_127_96_MSB                 31
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_DATA_127_96_LSB                 0
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_DATA_127_96_TYPE                (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_FIFO_RD_DATA3_DATA_127_96_DEFAULT             0x00000000U

/* field level defines for Device: QE  Register: sr_fifo_rd_data4 */
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_DATA_136_128_MASK               0x000000ffU
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_DATA_136_128_SHIFT              0
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_DATA_136_128_MSB                7
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_DATA_136_128_LSB                0
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_DATA_136_128_TYPE               (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_FIFO_RD_DATA4_DATA_136_128_DEFAULT            0x00000000U

/* field level defines for Device: QE  Register: sr_pc_debug */
#define SAND_HAL_QE_SR_PC_DEBUG_PC_ALIGN_DIS_MASK                    0x00000010U
#define SAND_HAL_QE_SR_PC_DEBUG_PC_ALIGN_DIS_SHIFT                   4
#define SAND_HAL_QE_SR_PC_DEBUG_PC_ALIGN_DIS_MSB                     4
#define SAND_HAL_QE_SR_PC_DEBUG_PC_ALIGN_DIS_LSB                     4
#define SAND_HAL_QE_SR_PC_DEBUG_PC_ALIGN_DIS_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_DEBUG_PC_ALIGN_DIS_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SR_PC_DEBUG_SKEW_MASK                            0x0000000fU
#define SAND_HAL_QE_SR_PC_DEBUG_SKEW_SHIFT                           0
#define SAND_HAL_QE_SR_PC_DEBUG_SKEW_MSB                             3
#define SAND_HAL_QE_SR_PC_DEBUG_SKEW_LSB                             0
#define SAND_HAL_QE_SR_PC_DEBUG_SKEW_TYPE                            (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_DEBUG_SKEW_DEFAULT                         0x00000000U

/* field level defines for Device: QE  Register: sr_pc_align1 */
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH7_MASK                     0x00e00000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH7_SHIFT                    21
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH7_MSB                      23
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH7_LSB                      21
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH7_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH7_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH6_MASK                     0x001c0000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH6_SHIFT                    18
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH6_MSB                      20
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH6_LSB                      18
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH6_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH6_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH5_MASK                     0x00038000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH5_SHIFT                    15
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH5_MSB                      17
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH5_LSB                      15
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH5_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH5_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH4_MASK                     0x00007000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH4_SHIFT                    12
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH4_MSB                      14
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH4_LSB                      12
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH4_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH4_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH3_MASK                     0x00000e00U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH3_SHIFT                    9
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH3_MSB                      11
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH3_LSB                      9
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH3_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH3_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH2_MASK                     0x000001c0U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH2_SHIFT                    6
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH2_MSB                      8
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH2_LSB                      6
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH2_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH2_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH1_MASK                     0x00000038U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH1_SHIFT                    3
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH1_MSB                      5
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH1_LSB                      3
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH1_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH1_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH0_MASK                     0x00000007U
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH0_SHIFT                    0
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH0_MSB                      2
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH0_LSB                      0
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH0_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN1_BA_SEL_CH0_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: sr_pc_align2 */
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CTL_MASK                     0x07000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CTL_SHIFT                    24
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CTL_MSB                      26
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CTL_LSB                      24
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CTL_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CTL_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH15_MASK                    0x00e00000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH15_SHIFT                   21
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH15_MSB                     23
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH15_LSB                     21
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH15_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH15_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH14_MASK                    0x001c0000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH14_SHIFT                   18
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH14_MSB                     20
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH14_LSB                     18
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH14_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH14_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH13_MASK                    0x00038000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH13_SHIFT                   15
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH13_MSB                     17
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH13_LSB                     15
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH13_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH13_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH12_MASK                    0x00007000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH12_SHIFT                   12
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH12_MSB                     14
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH12_LSB                     12
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH12_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH12_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH11_MASK                    0x00000e00U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH11_SHIFT                   9
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH11_MSB                     11
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH11_LSB                     9
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH11_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH11_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH10_MASK                    0x000001c0U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH10_SHIFT                   6
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH10_MSB                     8
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH10_LSB                     6
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH10_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH10_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH9_MASK                     0x00000038U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH9_SHIFT                    3
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH9_MSB                      5
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH9_LSB                      3
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH9_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH9_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH8_MASK                     0x00000007U
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH8_SHIFT                    0
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH8_MSB                      2
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH8_LSB                      0
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH8_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_PC_ALIGN2_BA_SEL_CH8_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: sr_pc_man_align1 */
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_MASK             0x00e00000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_SHIFT            21
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_MSB              23
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_LSB              21
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH7_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_MASK             0x001c0000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_SHIFT            18
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_MSB              20
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_LSB              18
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH6_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_MASK             0x00038000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_SHIFT            15
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_MSB              17
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_LSB              15
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH5_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_MASK             0x00007000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_SHIFT            12
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_MSB              14
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_LSB              12
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH4_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_MASK             0x00000e00U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_SHIFT            9
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_MSB              11
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_LSB              9
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH3_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_MASK             0x000001c0U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_SHIFT            6
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_MSB              8
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_LSB              6
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH2_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_MASK             0x00000038U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_SHIFT            3
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_MSB              5
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_LSB              3
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH1_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_MASK             0x00000007U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_SHIFT            0
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_MSB              2
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_LSB              0
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN1_MAN_BA_SEL_CH0_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: sr_pc_man_align2 */
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_MASK             0x07000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_SHIFT            24
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_MSB              26
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_LSB              24
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CTL_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_MASK            0x00e00000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_SHIFT           21
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_MSB             23
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_LSB             21
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH15_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_MASK            0x001c0000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_SHIFT           18
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_MSB             20
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_LSB             18
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH14_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_MASK            0x00038000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_SHIFT           15
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_MSB             17
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_LSB             15
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH13_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_MASK            0x00007000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_SHIFT           12
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_MSB             14
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_LSB             12
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH12_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_MASK            0x00000e00U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_SHIFT           9
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_MSB             11
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_LSB             9
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH11_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_MASK            0x000001c0U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_SHIFT           6
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_MSB             8
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_LSB             6
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH10_DEFAULT         0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_MASK             0x00000038U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_SHIFT            3
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_MSB              5
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_LSB              3
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH9_DEFAULT          0x00000000U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_MASK             0x00000007U
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_SHIFT            0
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_MSB              2
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_LSB              0
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_PC_MAN_ALIGN2_MAN_BA_SEL_CH8_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: txdma_debug1 */
#define SAND_HAL_QE_TXDMA_DEBUG1_TIME_SLOT_OFFSET_MASK               0xff000000U
#define SAND_HAL_QE_TXDMA_DEBUG1_TIME_SLOT_OFFSET_SHIFT              24
#define SAND_HAL_QE_TXDMA_DEBUG1_TIME_SLOT_OFFSET_MSB                31
#define SAND_HAL_QE_TXDMA_DEBUG1_TIME_SLOT_OFFSET_LSB                24
#define SAND_HAL_QE_TXDMA_DEBUG1_TIME_SLOT_OFFSET_TYPE               (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_DEBUG1_TIME_SLOT_OFFSET_DEFAULT            0x0000002fU
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_EGRESS_MASK                   0x00007ff0U
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_EGRESS_SHIFT                  4
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_EGRESS_MSB                    14
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_EGRESS_LSB                    4
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_EGRESS_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_EGRESS_DEFAULT                0x00000000U
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_COS_MASK                      0x00000007U
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_COS_SHIFT                     0
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_COS_MSB                       2
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_COS_LSB                       0
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_COS_TYPE                      (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_DEBUG1_TXDMA_COS_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: txdma_debug2 */
#define SAND_HAL_QE_TXDMA_DEBUG2_UNEXPECTED_DATA_MASK                0x08000000U
#define SAND_HAL_QE_TXDMA_DEBUG2_UNEXPECTED_DATA_SHIFT               27
#define SAND_HAL_QE_TXDMA_DEBUG2_UNEXPECTED_DATA_MSB                 27
#define SAND_HAL_QE_TXDMA_DEBUG2_UNEXPECTED_DATA_LSB                 27
#define SAND_HAL_QE_TXDMA_DEBUG2_UNEXPECTED_DATA_TYPE                (SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_1_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_DEBUG2_UNEXPECTED_DATA_DEFAULT             0x00000000U
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_HEC_VERIFICATION_MASK       0x04000000U
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_HEC_VERIFICATION_SHIFT      26
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_HEC_VERIFICATION_MSB        26
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_HEC_VERIFICATION_LSB        26
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_HEC_VERIFICATION_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_HEC_VERIFICATION_DEFAULT    0x00000000U
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_CRC_VERIFICATION_MASK       0x02000000U
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_CRC_VERIFICATION_SHIFT      25
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_CRC_VERIFICATION_MSB        25
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_CRC_VERIFICATION_LSB        25
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_CRC_VERIFICATION_TYPE       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_TXDMA_DEBUG2_DISABLE_CRC_VERIFICATION_DEFAULT    0x00000000U

/* field level defines for Device: QE  Register: txdma_crc_debug */
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_CAPT_MASK                    0xffff0000U
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_CAPT_SHIFT                   16
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_CAPT_MSB                     31
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_CAPT_LSB                     16
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_CAPT_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_CAPT_DEFAULT                 0x00000000U
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_BAD_MASK                     0x0000ffffU
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_BAD_SHIFT                    0
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_BAD_MSB                      15
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_BAD_LSB                      0
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_BAD_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_CRC_DEBUG_CRC_BAD_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: txdma_hec_debug */
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CAPT_MASK                    0x00ff0000U
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CAPT_SHIFT                   16
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CAPT_MSB                     23
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CAPT_LSB                     16
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CAPT_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CAPT_DEFAULT                 0x00000000U
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CORR_MASK                    0x0000ff00U
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CORR_SHIFT                   8
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CORR_MSB                     15
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CORR_LSB                     8
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CORR_TYPE                    (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_CORR_DEFAULT                 0x00000000U
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_BAD_MASK                     0x000000ffU
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_BAD_SHIFT                    0
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_BAD_MSB                      7
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_BAD_LSB                      0
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_BAD_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_TXDMA_HEC_DEBUG_HEC_BAD_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: sr_rx_hphy_tst_pat */
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_MASK             0x000000ffU
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_SHIFT            0
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_MSB              7
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_LSB              0
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_RX_HPHY_TST_PAT_RX_REFPAT_CH_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: sr_tx_hphy_tst_pat */
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_MASK             0x000000ffU
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_SHIFT            0
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_MSB              7
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_LSB              0
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_TYPE             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_TX_HPHY_TST_PAT_TX_REFPAT_CH_DEFAULT          0x00000000U

/* field level defines for Device: QE  Register: sr_hphy_ctl1 */
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTRX_MASK                     0x80000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTRX_SHIFT                    31
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTRX_MSB                      31
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTRX_LSB                      31
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTRX_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTRX_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTTX_MASK                     0x40000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTTX_SHIFT                    30
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTTX_MSB                      30
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTTX_LSB                      30
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTTX_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_PLL_TESTTX_DEFAULT                  0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_SUPDATE_ENA_MASK                    0x20000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_SUPDATE_ENA_SHIFT                   29
#define SAND_HAL_QE_SR_HPHY_CTL1_SUPDATE_ENA_MSB                     29
#define SAND_HAL_QE_SR_HPHY_CTL1_SUPDATE_ENA_LSB                     29
#define SAND_HAL_QE_SR_HPHY_CTL1_SUPDATE_ENA_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_SUPDATE_ENA_DEFAULT                 0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL1_SW_DET_NEW_MASK                     0x10000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_SW_DET_NEW_SHIFT                    28
#define SAND_HAL_QE_SR_HPHY_CTL1_SW_DET_NEW_MSB                      28
#define SAND_HAL_QE_SR_HPHY_CTL1_SW_DET_NEW_LSB                      28
#define SAND_HAL_QE_SR_HPHY_CTL1_SW_DET_NEW_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_SW_DET_NEW_DEFAULT                  0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL1_AUTORST_MASK                        0x08000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_AUTORST_SHIFT                       27
#define SAND_HAL_QE_SR_HPHY_CTL1_AUTORST_MSB                         27
#define SAND_HAL_QE_SR_HPHY_CTL1_AUTORST_LSB                         27
#define SAND_HAL_QE_SR_HPHY_CTL1_AUTORST_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_AUTORST_DEFAULT                     0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL1_TESTN_MASK                          0x04000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_TESTN_SHIFT                         26
#define SAND_HAL_QE_SR_HPHY_CTL1_TESTN_MSB                           26
#define SAND_HAL_QE_SR_HPHY_CTL1_TESTN_LSB                           26
#define SAND_HAL_QE_SR_HPHY_CTL1_TESTN_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_TESTN_DEFAULT                       0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL1_LOOPBK_MASK                         0x02000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_LOOPBK_SHIFT                        25
#define SAND_HAL_QE_SR_HPHY_CTL1_LOOPBK_MSB                          25
#define SAND_HAL_QE_SR_HPHY_CTL1_LOOPBK_LSB                          25
#define SAND_HAL_QE_SR_HPHY_CTL1_LOOPBK_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_LOOPBK_DEFAULT                      0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_RX_CLKGEN_RESET_MASK                0x01000000U
#define SAND_HAL_QE_SR_HPHY_CTL1_RX_CLKGEN_RESET_SHIFT               24
#define SAND_HAL_QE_SR_HPHY_CTL1_RX_CLKGEN_RESET_MSB                 24
#define SAND_HAL_QE_SR_HPHY_CTL1_RX_CLKGEN_RESET_LSB                 24
#define SAND_HAL_QE_SR_HPHY_CTL1_RX_CLKGEN_RESET_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_RX_CLKGEN_RESET_DEFAULT             0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL1_HPHY_RESET_MASK                     0x00800000U
#define SAND_HAL_QE_SR_HPHY_CTL1_HPHY_RESET_SHIFT                    23
#define SAND_HAL_QE_SR_HPHY_CTL1_HPHY_RESET_MSB                      23
#define SAND_HAL_QE_SR_HPHY_CTL1_HPHY_RESET_LSB                      23
#define SAND_HAL_QE_SR_HPHY_CTL1_HPHY_RESET_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_HPHY_RESET_DEFAULT                  0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL1_BW_MASK                             0x00700000U
#define SAND_HAL_QE_SR_HPHY_CTL1_BW_SHIFT                            20
#define SAND_HAL_QE_SR_HPHY_CTL1_BW_MSB                              22
#define SAND_HAL_QE_SR_HPHY_CTL1_BW_LSB                              20
#define SAND_HAL_QE_SR_HPHY_CTL1_BW_TYPE                             (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_BW_DEFAULT                          0x00000007U
#define SAND_HAL_QE_SR_HPHY_CTL1_RXPD_MASK                           0x000fffffU
#define SAND_HAL_QE_SR_HPHY_CTL1_RXPD_SHIFT                          0
#define SAND_HAL_QE_SR_HPHY_CTL1_RXPD_MSB                            19
#define SAND_HAL_QE_SR_HPHY_CTL1_RXPD_LSB                            0
#define SAND_HAL_QE_SR_HPHY_CTL1_RXPD_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL1_RXPD_DEFAULT                        0x00080003U

/* field level defines for Device: QE  Register: sr_hphy_ctl2 */
#define SAND_HAL_QE_SR_HPHY_CTL2_RX_BYPASS_ENA_MASK                  0x20000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_RX_BYPASS_ENA_SHIFT                 29
#define SAND_HAL_QE_SR_HPHY_CTL2_RX_BYPASS_ENA_MSB                   29
#define SAND_HAL_QE_SR_HPHY_CTL2_RX_BYPASS_ENA_LSB                   29
#define SAND_HAL_QE_SR_HPHY_CTL2_RX_BYPASS_ENA_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_RX_BYPASS_ENA_DEFAULT               0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_SMRSTN_MASK                         0x10000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_SMRSTN_SHIFT                        28
#define SAND_HAL_QE_SR_HPHY_CTL2_SMRSTN_MSB                          28
#define SAND_HAL_QE_SR_HPHY_CTL2_SMRSTN_LSB                          28
#define SAND_HAL_QE_SR_HPHY_CTL2_SMRSTN_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_SMRSTN_DEFAULT                      0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERMEN_MASK                    0x08000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERMEN_SHIFT                   27
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERMEN_MSB                     27
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERMEN_LSB                     27
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERMEN_TYPE                    (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERMEN_DEFAULT                 0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERM_MASK                      0x06000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERM_SHIFT                     25
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERM_MSB                       26
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERM_LSB                       25
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERM_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_TERM_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_VSW_MASK                       0x01800000U
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_VSW_SHIFT                      23
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_VSW_MSB                        24
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_VSW_LSB                        23
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_VSW_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_LVDS_VSW_DEFAULT                    0x00000002U
#define SAND_HAL_QE_SR_HPHY_CTL2_TX_CK1_ENA_MASK                     0x00400000U
#define SAND_HAL_QE_SR_HPHY_CTL2_TX_CK1_ENA_SHIFT                    22
#define SAND_HAL_QE_SR_HPHY_CTL2_TX_CK1_ENA_MSB                      22
#define SAND_HAL_QE_SR_HPHY_CTL2_TX_CK1_ENA_LSB                      22
#define SAND_HAL_QE_SR_HPHY_CTL2_TX_CK1_ENA_TYPE                     (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_TX_CK1_ENA_DEFAULT                  0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_CKSEL_MASK                          0x00200000U
#define SAND_HAL_QE_SR_HPHY_CTL2_CKSEL_SHIFT                         21
#define SAND_HAL_QE_SR_HPHY_CTL2_CKSEL_MSB                           21
#define SAND_HAL_QE_SR_HPHY_CTL2_CKSEL_LSB                           21
#define SAND_HAL_QE_SR_HPHY_CTL2_CKSEL_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_CKSEL_DEFAULT                       0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_CLKSELRX_MASK                       0x00100000U
#define SAND_HAL_QE_SR_HPHY_CTL2_CLKSELRX_SHIFT                      20
#define SAND_HAL_QE_SR_HPHY_CTL2_CLKSELRX_MSB                        20
#define SAND_HAL_QE_SR_HPHY_CTL2_CLKSELRX_LSB                        20
#define SAND_HAL_QE_SR_HPHY_CTL2_CLKSELRX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_CLKSELRX_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLATX_MASK                  0x00080000U
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLATX_SHIFT                 19
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLATX_MSB                   19
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLATX_LSB                   19
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLATX_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLATX_DEFAULT               0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLARX_MASK                  0x00040000U
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLARX_SHIFT                 18
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLARX_MSB                   18
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLARX_LSB                   18
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLARX_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_ENARST_PLLARX_DEFAULT               0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1TX_MASK                      0x00020000U
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1TX_SHIFT                     17
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1TX_MSB                       17
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1TX_LSB                       17
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1TX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0TX_MASK                      0x00010000U
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0TX_SHIFT                     16
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0TX_MSB                       16
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0TX_LSB                       16
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0TX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1RX_MASK                      0x00008000U
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1RX_SHIFT                     15
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1RX_MSB                       15
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1RX_LSB                       15
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA1RX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0RX_MASK                      0x00004000U
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0RX_SHIFT                     14
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0RX_MSB                       14
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0RX_LSB                       14
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_P0PLLA0RX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1TX_MASK                      0x00002000U
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1TX_SHIFT                     13
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1TX_MSB                       13
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1TX_LSB                       13
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1TX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0TX_MASK                      0x00001000U
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0TX_SHIFT                     12
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0TX_MSB                       12
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0TX_LSB                       12
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0TX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1RX_MASK                      0x00000800U
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1RX_SHIFT                     11
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1RX_MSB                       11
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1RX_LSB                       11
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA1RX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0RX_MASK                      0x00000400U
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0RX_SHIFT                     10
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0RX_MSB                       10
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0RX_LSB                       10
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_Z0PLLA0RX_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVTX_MASK                        0x00000200U
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVTX_SHIFT                       9
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVTX_MSB                         9
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVTX_LSB                         9
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVTX_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVTX_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVRX_MASK                        0x00000100U
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVRX_SHIFT                       8
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVRX_MSB                         8
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVRX_LSB                         8
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVRX_TYPE                        (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_NODIVRX_DEFAULT                     0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1TX_MASK                      0x00000080U
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1TX_SHIFT                     7
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1TX_MSB                       7
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1TX_LSB                       7
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1TX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0TX_MASK                      0x00000040U
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0TX_SHIFT                     6
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0TX_MSB                       6
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0TX_LSB                       6
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0TX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0TX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1RX_MASK                      0x00000020U
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1RX_SHIFT                     5
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1RX_MSB                       5
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1RX_LSB                       5
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT1RX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0RX_MASK                      0x00000010U
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0RX_SHIFT                     4
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0RX_MSB                       4
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0RX_LSB                       4
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0RX_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_CNTLMT0RX_DEFAULT                   0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1TX_MASK                       0x00000008U
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1TX_SHIFT                      3
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1TX_MSB                        3
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1TX_LSB                        3
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1TX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1TX_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0TX_MASK                       0x00000004U
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0TX_SHIFT                      2
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0TX_MSB                        2
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0TX_LSB                        2
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0TX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0TX_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1RX_MASK                       0x00000002U
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1RX_SHIFT                      1
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1RX_MSB                        1
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1RX_LSB                        1
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1RX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH1RX_DEFAULT                    0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0RX_MASK                       0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0RX_SHIFT                      0
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0RX_MSB                        0
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0RX_LSB                        0
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0RX_TYPE                       (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL2_JITTH0RX_DEFAULT                    0x00000000U

/* field level defines for Device: QE  Register: sr_hphy_ctl3 */
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_BYPASS_ENA_MASK                  0x00200000U
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_BYPASS_ENA_SHIFT                 21
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_BYPASS_ENA_MSB                   21
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_BYPASS_ENA_LSB                   21
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_BYPASS_ENA_TYPE                  (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_BYPASS_ENA_DEFAULT               0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_CLKGEN_RESET_MASK                0x00100000U
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_CLKGEN_RESET_SHIFT               20
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_CLKGEN_RESET_MSB                 20
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_CLKGEN_RESET_LSB                 20
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_CLKGEN_RESET_TYPE                (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL3_TX_CLKGEN_RESET_DEFAULT             0x00000001U
#define SAND_HAL_QE_SR_HPHY_CTL3_TXPD_MASK                           0x000fffffU
#define SAND_HAL_QE_SR_HPHY_CTL3_TXPD_SHIFT                          0
#define SAND_HAL_QE_SR_HPHY_CTL3_TXPD_MSB                            19
#define SAND_HAL_QE_SR_HPHY_CTL3_TXPD_LSB                            0
#define SAND_HAL_QE_SR_HPHY_CTL3_TXPD_TYPE                           (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL3_TXPD_DEFAULT                        0x00080001U

/* field level defines for Device: QE  Register: sr_hphy_ctl4 */
#define SAND_HAL_QE_SR_HPHY_CTL4_CRRBYPASS_MASK                      0x00100000U
#define SAND_HAL_QE_SR_HPHY_CTL4_CRRBYPASS_SHIFT                     20
#define SAND_HAL_QE_SR_HPHY_CTL4_CRRBYPASS_MSB                       20
#define SAND_HAL_QE_SR_HPHY_CTL4_CRRBYPASS_LSB                       20
#define SAND_HAL_QE_SR_HPHY_CTL4_CRRBYPASS_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL4_CRRBYPASS_DEFAULT                   0x00000000U
#define SAND_HAL_QE_SR_HPHY_CTL4_CRR_PD_MASK                         0x000fffffU
#define SAND_HAL_QE_SR_HPHY_CTL4_CRR_PD_SHIFT                        0
#define SAND_HAL_QE_SR_HPHY_CTL4_CRR_PD_MSB                          19
#define SAND_HAL_QE_SR_HPHY_CTL4_CRR_PD_LSB                          0
#define SAND_HAL_QE_SR_HPHY_CTL4_CRR_PD_TYPE                         (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL4_CRR_PD_DEFAULT                      0x00080003U

/* field level defines for Device: QE  Register: sr_hphy_ctl5 */
#define SAND_HAL_QE_SR_HPHY_CTL5_PPD_MASK                            0x000fffffU
#define SAND_HAL_QE_SR_HPHY_CTL5_PPD_SHIFT                           0
#define SAND_HAL_QE_SR_HPHY_CTL5_PPD_MSB                             19
#define SAND_HAL_QE_SR_HPHY_CTL5_PPD_LSB                             0
#define SAND_HAL_QE_SR_HPHY_CTL5_PPD_TYPE                            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL5_PPD_DEFAULT                         0x00000000U

/* field level defines for Device: QE  Register: sr_hphy_ctl6 */
#define SAND_HAL_QE_SR_HPHY_CTL6_SHIFT_MASK                          0x000fffffU
#define SAND_HAL_QE_SR_HPHY_CTL6_SHIFT_SHIFT                         0
#define SAND_HAL_QE_SR_HPHY_CTL6_SHIFT_MSB                           19
#define SAND_HAL_QE_SR_HPHY_CTL6_SHIFT_LSB                           0
#define SAND_HAL_QE_SR_HPHY_CTL6_SHIFT_TYPE                          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL6_SHIFT_DEFAULT                       0x00000000U

/* field level defines for Device: QE  Register: sr_hphy_ctl7 */
#define SAND_HAL_QE_SR_HPHY_CTL7_SHIFT_ENA_MASK                      0x000fffffU
#define SAND_HAL_QE_SR_HPHY_CTL7_SHIFT_ENA_SHIFT                     0
#define SAND_HAL_QE_SR_HPHY_CTL7_SHIFT_ENA_MSB                       19
#define SAND_HAL_QE_SR_HPHY_CTL7_SHIFT_ENA_LSB                       0
#define SAND_HAL_QE_SR_HPHY_CTL7_SHIFT_ENA_TYPE                      (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_WRITE|SAND_HAL_TYPE_WRITE_0_TO_CLEAR)
#define SAND_HAL_QE_SR_HPHY_CTL7_SHIFT_ENA_DEFAULT                   0x00000000U

/* field level defines for Device: QE  Register: sr_hphy_status1 */
#define SAND_HAL_QE_SR_HPHY_STATUS1_DATAVALID_MASK                   0x000fffffU
#define SAND_HAL_QE_SR_HPHY_STATUS1_DATAVALID_SHIFT                  0
#define SAND_HAL_QE_SR_HPHY_STATUS1_DATAVALID_MSB                    19
#define SAND_HAL_QE_SR_HPHY_STATUS1_DATAVALID_LSB                    0
#define SAND_HAL_QE_SR_HPHY_STATUS1_DATAVALID_TYPE                   (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_HPHY_STATUS1_DATAVALID_DEFAULT                0x00000000U

/* field level defines for Device: QE  Register: sr_hphy_status2 */
#define SAND_HAL_QE_SR_HPHY_STATUS2_OK_MASK                          0x000fffffU
#define SAND_HAL_QE_SR_HPHY_STATUS2_OK_SHIFT                         0
#define SAND_HAL_QE_SR_HPHY_STATUS2_OK_MSB                           19
#define SAND_HAL_QE_SR_HPHY_STATUS2_OK_LSB                           0
#define SAND_HAL_QE_SR_HPHY_STATUS2_OK_TYPE                          (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_HPHY_STATUS2_OK_DEFAULT                       0x00000000U

/* field level defines for Device: QE  Register: sr_hphy_status3 */
#define SAND_HAL_QE_SR_HPHY_STATUS3_CRRWARN_MASK                     0x000fffffU
#define SAND_HAL_QE_SR_HPHY_STATUS3_CRRWARN_SHIFT                    0
#define SAND_HAL_QE_SR_HPHY_STATUS3_CRRWARN_MSB                      19
#define SAND_HAL_QE_SR_HPHY_STATUS3_CRRWARN_LSB                      0
#define SAND_HAL_QE_SR_HPHY_STATUS3_CRRWARN_TYPE                     (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_HPHY_STATUS3_CRRWARN_DEFAULT                  0x00000000U

/* field level defines for Device: QE  Register: sr_hphy_status4 */
#define SAND_HAL_QE_SR_HPHY_STATUS4_PATHB_MASK                       0x000fffffU
#define SAND_HAL_QE_SR_HPHY_STATUS4_PATHB_SHIFT                      0
#define SAND_HAL_QE_SR_HPHY_STATUS4_PATHB_MSB                        19
#define SAND_HAL_QE_SR_HPHY_STATUS4_PATHB_LSB                        0
#define SAND_HAL_QE_SR_HPHY_STATUS4_PATHB_TYPE                       (SAND_HAL_TYPE_READ)
#define SAND_HAL_QE_SR_HPHY_STATUS4_PATHB_DEFAULT                    0x000fffffU

/* field level defines for Device: QE  Register: sr_p0_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P0_RX_PKT_CNT_P0_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p1_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P1_RX_PKT_CNT_P1_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p2_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P2_RX_PKT_CNT_P2_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p3_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P3_RX_PKT_CNT_P3_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p4_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P4_RX_PKT_CNT_P4_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p5_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P5_RX_PKT_CNT_P5_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p6_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P6_RX_PKT_CNT_P6_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p7_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P7_RX_PKT_CNT_P7_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p8_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P8_RX_PKT_CNT_P8_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p9_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_MASK              0xffffffffU
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_SHIFT             0
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_MSB               31
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_LSB               0
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_TYPE              (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P9_RX_PKT_CNT_P9_RX_PKT_CNT_DEFAULT           0x00000000U

/* field level defines for Device: QE  Register: sr_p10_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_MSB             31
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_LSB             0
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P10_RX_PKT_CNT_P10_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p11_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_MSB             31
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_LSB             0
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P11_RX_PKT_CNT_P11_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p12_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_MSB             31
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_LSB             0
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P12_RX_PKT_CNT_P12_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p13_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_MSB             31
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_LSB             0
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P13_RX_PKT_CNT_P13_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p14_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_MSB             31
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_LSB             0
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P14_RX_PKT_CNT_P14_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p15_rx_pkt_cnt */
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_MSB             31
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_LSB             0
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P15_RX_PKT_CNT_P15_RX_PKT_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p0_rx_byte_cnt */
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P0_RX_BYTE_CNT_P0_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p1_rx_byte_cnt */
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P1_RX_BYTE_CNT_P1_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p2_rx_byte_cnt */
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P2_RX_BYTE_CNT_P2_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p3_rx_byte_cnt */
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P3_RX_BYTE_CNT_P3_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p4_rx_byte_cnt */
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P4_RX_BYTE_CNT_P4_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p5_rx_byte_cnt */
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P5_RX_BYTE_CNT_P5_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p6_rx_byte_cnt */
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P6_RX_BYTE_CNT_P6_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p7_rx_byte_cnt */
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P7_RX_BYTE_CNT_P7_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p8_rx_byte_cnt */
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P8_RX_BYTE_CNT_P8_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p9_rx_byte_cnt */
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_MASK            0xffffffffU
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_SHIFT           0
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_MSB             31
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_LSB             0
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_TYPE            (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P9_RX_BYTE_CNT_P9_RX_BYTE_CNT_DEFAULT         0x00000000U

/* field level defines for Device: QE  Register: sr_p10_rx_byte_cnt */
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P10_RX_BYTE_CNT_P10_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: sr_p11_rx_byte_cnt */
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P11_RX_BYTE_CNT_P11_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: sr_p12_rx_byte_cnt */
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P12_RX_BYTE_CNT_P12_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: sr_p13_rx_byte_cnt */
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P13_RX_BYTE_CNT_P13_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: sr_p14_rx_byte_cnt */
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P14_RX_BYTE_CNT_P14_RX_BYTE_CNT_DEFAULT       0x00000000U

/* field level defines for Device: QE  Register: sr_p15_rx_byte_cnt */
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_MASK          0xffffffffU
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_SHIFT         0
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_MSB           31
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_LSB           0
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_TYPE          (SAND_HAL_TYPE_READ|SAND_HAL_TYPE_READ_TO_CLEAR)
#define SAND_HAL_QE_SR_P15_RX_BYTE_CNT_P15_RX_BYTE_CNT_DEFAULT       0x00000000U

#include "hal_qe_auto_ex.h"

#endif /* matches #ifndef HAL_QE_AUTO_H */
