{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 19:43:59 2013 " "Info: Processing started: Tue Jun 04 19:43:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generador_seniales -c Generador_seniales " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Generador_seniales -c Generador_seniales" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Generador_seniales.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Generador_seniales.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generador_seniales-arquitectura_Generador_seniales " "Info: Found design unit 1: Generador_seniales-arquitectura_Generador_seniales" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Generador_seniales " "Info: Found entity 1: Generador_seniales" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_Seno.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ROM_Seno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_seno-SYN " "Info: Found design unit 1: rom_seno-SYN" {  } { { "ROM_Seno.vhd" "" { Text "E:/Generador de señales - MIF/ROM_Seno.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Seno " "Info: Found entity 1: ROM_Seno" {  } { { "ROM_Seno.vhd" "" { Text "E:/Generador de señales - MIF/ROM_Seno.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/Generador de señales - MIF/Memoria.vhd " "Warning: Can't analyze file -- file E:/Generador de señales - MIF/Memoria.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Generador_seniales " "Info: Elaborating entity \"Generador_seniales\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "valorAmplitud Generador_seniales.vhd(129) " "Warning (10631): VHDL Process Statement warning at Generador_seniales.vhd(129): inferring latch(es) for signal or variable \"valorAmplitud\", which holds its previous value in one or more paths through the process" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reloj Generador_seniales.vhd(175) " "Warning (10492): VHDL Process Statement warning at Generador_seniales.vhd(175): signal \"reloj\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "maximoPulsos Generador_seniales.vhd(153) " "Warning (10631): VHDL Process Statement warning at Generador_seniales.vhd(153): inferring latch(es) for signal or variable \"maximoPulsos\", which holds its previous value in one or more paths through the process" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 153 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[0\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[0\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[1\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[1\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[2\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[2\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[3\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[3\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[4\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[4\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[5\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[5\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[6\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[6\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[7\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[7\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[8\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[8\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[9\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[9\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[10\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[10\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[11\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[11\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[12\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[12\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[13\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[13\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[14\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[14\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[15\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[15\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[16\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[16\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[17\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[17\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seleccionFrecuencia:maximoPulsos\[18\] Generador_seniales.vhd(170) " "Info (10041): Inferred latch for \"seleccionFrecuencia:maximoPulsos\[18\]\" at Generador_seniales.vhd(170)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 170 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorAmplitud\[0\] Generador_seniales.vhd(129) " "Info (10041): Inferred latch for \"valorAmplitud\[0\]\" at Generador_seniales.vhd(129)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorAmplitud\[1\] Generador_seniales.vhd(129) " "Info (10041): Inferred latch for \"valorAmplitud\[1\]\" at Generador_seniales.vhd(129)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorAmplitud\[2\] Generador_seniales.vhd(129) " "Info (10041): Inferred latch for \"valorAmplitud\[2\]\" at Generador_seniales.vhd(129)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorAmplitud\[3\] Generador_seniales.vhd(129) " "Info (10041): Inferred latch for \"valorAmplitud\[3\]\" at Generador_seniales.vhd(129)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorAmplitud\[4\] Generador_seniales.vhd(129) " "Info (10041): Inferred latch for \"valorAmplitud\[4\]\" at Generador_seniales.vhd(129)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorAmplitud\[5\] Generador_seniales.vhd(129) " "Info (10041): Inferred latch for \"valorAmplitud\[5\]\" at Generador_seniales.vhd(129)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorAmplitud\[6\] Generador_seniales.vhd(129) " "Info (10041): Inferred latch for \"valorAmplitud\[6\]\" at Generador_seniales.vhd(129)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valorAmplitud\[7\] Generador_seniales.vhd(129) " "Info (10041): Inferred latch for \"valorAmplitud\[7\]\" at Generador_seniales.vhd(129)" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_Seno ROM_Seno:Memoria_Seno " "Info: Elaborating entity \"ROM_Seno\" for hierarchy \"ROM_Seno:Memoria_Seno\"" {  } { { "Generador_seniales.vhd" "Memoria_Seno" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 54 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\"" {  } { { "ROM_Seno.vhd" "lpm_rom_component" { Text "E:/Generador de señales - MIF/ROM_Seno.vhd" 78 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\"" {  } { { "ROM_Seno.vhd" "" { Text "E:/Generador de señales - MIF/ROM_Seno.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family FLEX10K " "Info: Parameter \"intended_device_family\" = \"FLEX10K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file seno.mif " "Info: Parameter \"lpm_file\" = \"seno.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 8 " "Info: Parameter \"lpm_widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ROM_Seno.vhd" "" { Text "E:/Generador de señales - MIF/ROM_Seno.vhd" 78 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|altrom:srom ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "ROM_Seno.vhd" "" { Text "E:/Generador de señales - MIF/ROM_Seno.vhd" 78 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "\\seleccionFrecuencia:pulsos\[0\]~0 19 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=19) from the following logic: \"\\seleccionFrecuencia:pulsos\[0\]~0\"" {  } {  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "posicionMemoria\[0\]~0 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"posicionMemoria\[0\]~0\"" {  } { { "Generador_seniales.vhd" "posicionMemoria\[0\]~0" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 82 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add1\"" {  } { { "Generador_seniales.vhd" "Add1" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 98 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add2\"" {  } { { "Generador_seniales.vhd" "Add2" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 104 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add3\"" {  } { { "Generador_seniales.vhd" "Add3" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 117 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:\\seleccionFrecuencia:pulsos\[0\]_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:\\seleccionFrecuencia:pulsos\[0\]_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:\\seleccionFrecuencia:pulsos\[0\]_rtl_0 " "Info: Instantiated megafunction \"lpm_counter:\\seleccionFrecuencia:pulsos\[0\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Info: Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:\\seleccionFrecuencia:pulsos\[0\]_rtl_0\|alt_counter_f10ke:wysi_counter lpm_counter:\\seleccionFrecuencia:pulsos\[0\]_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_counter:\\seleccionFrecuencia:pulsos\[0\]_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:\\seleccionFrecuencia:pulsos\[0\]_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter:posicionMemoria_rtl_1 " "Info: Elaborated megafunction instantiation \"lpm_counter:posicionMemoria_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter:posicionMemoria_rtl_1 " "Info: Instantiated megafunction \"lpm_counter:posicionMemoria_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_counter:posicionMemoria_rtl_1\|alt_counter_f10ke:wysi_counter lpm_counter:posicionMemoria_rtl_1 " "Info: Elaborated megafunction instantiation \"lpm_counter:posicionMemoria_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"lpm_counter:posicionMemoria_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add1 " "Info: Instantiated megafunction \"lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 98 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|altshift:result_ext_latency_ffs lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 98 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add2 " "Info: Instantiated megafunction \"lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Info: Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add3 " "Info: Instantiated megafunction \"lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 117 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "addcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add3\|altshift:result_ext_latency_ffs lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 117 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[2\] valorFormaOnda " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"valorFormaOnda\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[0\] valorFormaOnda " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"valorFormaOnda\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[1\] valorFormaOnda " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"valorFormaOnda\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[3\] valorFormaOnda " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"valorFormaOnda\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[4\] valorFormaOnda " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"valorFormaOnda\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[5\] valorFormaOnda " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"valorFormaOnda\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[6\] valorFormaOnda " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"valorFormaOnda\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[7\] valorFormaOnda " "Warning: Converted the fanout from the always-enabled tri-state buffer \"ROM_Seno:Memoria_Seno\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"valorFormaOnda\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "valorAmplitud\[0\] " "Warning: Latch valorAmplitud\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA amplitud\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal amplitud\[0\]" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "valorAmplitud\[1\] " "Warning: Latch valorAmplitud\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA amplitud\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal amplitud\[0\]" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "valorAmplitud\[2\] " "Warning: Latch valorAmplitud\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA amplitud\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal amplitud\[0\]" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "valorAmplitud\[3\] " "Warning: Latch valorAmplitud\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA amplitud\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal amplitud\[0\]" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "valorAmplitud\[4\] " "Warning: Latch valorAmplitud\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA amplitud\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal amplitud\[0\]" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "valorAmplitud\[5\] " "Warning: Latch valorAmplitud\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA amplitud\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal amplitud\[0\]" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "valorAmplitud\[6\] " "Warning: Latch valorAmplitud\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR amplitud\[1\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal amplitud\[1\]" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "valorAmplitud\[7\] " "Warning: Latch valorAmplitud\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR amplitud\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal amplitud\[0\]" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 129 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "AB GND " "Warning (13410): Pin \"AB\" is stuck at GND" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "CLR VCC " "Warning (13410): Pin \"CLR\" is stuck at VCC" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LDAC GND " "Warning (13410): Pin \"LDAC\" is stuck at GND" {  } { { "Generador_seniales.vhd" "" { Text "E:/Generador de señales - MIF/Generador_seniales.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Info: Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "150 " "Info: Implemented 150 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 19:45:00 2013 " "Info: Processing ended: Tue Jun 04 19:45:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Info: Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
