/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_mfd_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/27/11 11:51p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:24:13 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_mfd_0.h $
 * 
 * Hydra_Software_Devel/1   10/27/11 11:51p vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_MFD_0_H__
#define BCHP_MFD_0_H__

/***************************************************************************
 *MFD_0 - MPEG Feeder 0 (with MRE3D) Registers
 ***************************************************************************/
#define BCHP_MFD_0_REVISION_ID                   0x00600000 /* MPEG/Video Feeder Revision Register */
#define BCHP_MFD_0_FEEDER_CNTL                   0x00600004 /* MPEG/Video Feeder Control Register */
#define BCHP_MFD_0_FIXED_COLOUR                  0x00600008 /* MPEG/Video Feeder Fixed Colour Value Register */
#define BCHP_MFD_0_LAC_CNTL                      0x0060000c /* MPEG/Video Feeder LAC Control Register */
#define BCHP_MFD_0_STRIDE                        0x00600010 /* MPEG/Video Feeder Stride Register */
#define BCHP_MFD_0_DISP_HSIZE                    0x00600014 /* MPEG/Video Feeder Horizontal Display Size Register */
#define BCHP_MFD_0_DISP_VSIZE                    0x00600018 /* MPEG/Video Feeder Vertical Display Size Register */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0          0x0060001c /* MPEG/Video Feeder Line Address0 Register */
#define BCHP_MFD_0_US_422_TO_444_DERING          0x00600020 /* MPEG/Video Feeder 4:2:2 to 4:4:4 Conversion Register */
#define BCHP_MFD_0_DATA_MODE                     0x00600024 /* MPEG/Video Feeder Data Mode Register */
#define BCHP_MFD_0_PIC_OFFSET                    0x00600028 /* MPEG/Video Feeder Picture Offset Register */
#define BCHP_MFD_0_BYTE_ORDER                    0x0060002c /* 8bit YCbCr PACKED_NEW Format byte order control */
#define BCHP_MFD_0_PIC_FEED_CMD                  0x00600030 /* MPEG/Video Feeder Picture Feed Command Register */
#define BCHP_MFD_0_FEED_STATUS                   0x00600058 /* MPEG/Video Feeder Feed Status Register */
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0      0x0060005c /* MPEG/Video Feeder Line Address Computer Line Address0 Register */
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL            0x00600068 /* MPEG/Video Feeder Line Address Computer Line Feed Control Register */
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL 0x0060006c /* MPEG/Video Feeder Timeout and Repeat Picture Control Register */
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL     0x00600070 /* MPEG/Video Feeder BVB Receiver Stall Timeout Control Register */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS 0x00600074 /* MPEG/Video Feeder Error Interrupt Status Register */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR 0x00600078 /* MPEG/Video Feeder Error Interrupt Status Clear Register */
#define BCHP_MFD_0_FEEDER_BVB_STATUS             0x0060007c /* MPEG/Video Feeder BVB Status Register */
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR         0x00600080 /* MPEG/Video Feeder BVB Status Clear Register */
#define BCHP_MFD_0_TEST_MODE_CNTL                0x00600084 /* MPEG/Video Feeder Test Mode Control Register */
#define BCHP_MFD_0_BVB_SAMPLE_DATA               0x00600088 /* MPEG/Video Feeder BVB Output Sample Data Register */
#define BCHP_MFD_0_TEST_PORT_CNTL                0x0060008c /* MPEG/Video Feeder Test port Control Register */
#define BCHP_MFD_0_TEST_PORT_DATA                0x00600090 /* MPEG/Video Feeder Test port Data Register */
#define BCHP_MFD_0_CFG_STATUS                    0x00600094 /* MPEG/Video Feeder Hardware Configuration Register */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R        0x00600150 /* MPEG/Video Feeder Line Address0 Register */
#define BCHP_MFD_0_SCRATCH_REGISTER_1            0x006001fc /* MPEG/Video Feeder Scratch 1 Register */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1          0x00600034 /* MPEG/Video Feeder Line Address1 Register */
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL          0x00600038 /* MPEG Feeder Chroma Sampling Control Register */
#define BCHP_MFD_0_LUMA_NMBY                     0x0060003c /* MPEG Feeder Luma NMBY Size Register */
#define BCHP_MFD_0_CHROMA_NMBY                   0x00600040 /* MPEG Feeder Chroma NMBY Size Register */
#define BCHP_MFD_0_CRC_CTRL                      0x00600044 /* MPEG/Video Feeder CRC Control Register */
#define BCHP_MFD_0_CRC_SEED                      0x00600048 /* MPEG/Video Feeder CRC Seed Register */
#define BCHP_MFD_0_LUMA_CRC                      0x0060004c /* MPEG/Video Feeder Luma CRC Register */
#define BCHP_MFD_0_CHROMA_CRC                    0x00600050 /* MPEG/Video Feeder Chroma CRC Register */
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL          0x00600054 /* MPEG/Video Feeder Range Expansion / Remapping Control Register */
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_1      0x00600060 /* MPEG/Video Feeder Line Address Computer Line Address1 Register */
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG 0x00600064 /* MPEG/Video Feeder Line Address Computer Chroma Vertical Filter Configuration Register */
#define BCHP_MFD_0_CHROMA_REPOSITION_DERING_ENABLE 0x00600098 /* Dering enable for the chroma reposition filter. */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R        0x00600154 /* MPEG/Video Feeder Line Address1 Register */
#define BCHP_MFD_0_LUMA_CRC_R                    0x00600158 /* MPEG/Video Feeder Luma CRC Register */
#define BCHP_MFD_0_CHROMA_CRC_R                  0x0060015c /* MPEG/Video Feeder Chroma CRC Register */
#define BCHP_MFD_0_SCRATCH_REGISTER_0            0x006001f8 /* MPEG/Video Feeder Scratch 0 Register */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_HP          0x00600200 /* MPEG Feeder MRE-3D Left View High-Pass Luma Start Address Register */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_HP          0x00600204 /* MPEG Feeder MRE-3D Left View High-Pass Chroma Start Address Register */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_R_HP        0x00600208 /* MPEG Feeder MRE-3D Right View High-Pass Luma Start Address Register */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_R_HP        0x0060020c /* MPEG Feeder MRE-3D Right View High-Pass Chroma Start Address Register */
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL           0x00600210 /* MPEG Feeder MRE-3D Synthesis Filter Control Register */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1        0x00600214 /* MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficients 0 and 1 Register */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3        0x00600218 /* MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficients 2 and 3 Register */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5        0x0060021c /* MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficients 4 and 5 Register */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7        0x00600220 /* MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficients 6 and 7 Register */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_8          0x00600224 /* MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficient 8 Register */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1        0x00600228 /* MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficients 0 and 1 Register */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3        0x0060022c /* MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficients 2 and 3 Register */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5        0x00600230 /* MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficients 4 and 5 Register */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7        0x00600234 /* MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficients 6 and 7 Register */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_8          0x00600238 /* MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficient 8 Register */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1        0x0060023c /* MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficients 0 and 1 Register */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3        0x00600240 /* MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficients 2 and 3 Register */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5        0x00600244 /* MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficients 4 and 5 Register */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7        0x00600248 /* MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficients 6 and 7 Register */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_8          0x0060024c /* MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficient 8 Register */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1        0x00600250 /* MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficients 0 and 1 Register */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3        0x00600254 /* MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficients 2 and 3 Register */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5        0x00600258 /* MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficients 4 and 5 Register */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7        0x0060025c /* MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficients 6 and 7 Register */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_8          0x00600260 /* MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficient 8 Register */
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL           0x00600264 /* MPEG Feeder MRE-3D Averaging Filter Control Register */

/***************************************************************************
 *REVISION_ID - MPEG/Video Feeder Revision Register
 ***************************************************************************/
/* MFD_0 :: REVISION_ID :: reserved0 [31:16] */
#define BCHP_MFD_0_REVISION_ID_reserved0_MASK                      0xffff0000
#define BCHP_MFD_0_REVISION_ID_reserved0_SHIFT                     16

/* MFD_0 :: REVISION_ID :: MAJOR [15:08] */
#define BCHP_MFD_0_REVISION_ID_MAJOR_MASK                          0x0000ff00
#define BCHP_MFD_0_REVISION_ID_MAJOR_SHIFT                         8
#define BCHP_MFD_0_REVISION_ID_MAJOR_DEFAULT                       1

/* MFD_0 :: REVISION_ID :: MINOR [07:00] */
#define BCHP_MFD_0_REVISION_ID_MINOR_MASK                          0x000000ff
#define BCHP_MFD_0_REVISION_ID_MINOR_SHIFT                         0
#define BCHP_MFD_0_REVISION_ID_MINOR_DEFAULT                       0

/***************************************************************************
 *FEEDER_CNTL - MPEG/Video Feeder Control Register
 ***************************************************************************/
/* MFD_0 :: FEEDER_CNTL :: reserved0 [31:31] */
#define BCHP_MFD_0_FEEDER_CNTL_reserved0_MASK                      0x80000000
#define BCHP_MFD_0_FEEDER_CNTL_reserved0_SHIFT                     31

/* MFD_0 :: FEEDER_CNTL :: BOT_INIT_PHASE [30:24] */
#define BCHP_MFD_0_FEEDER_CNTL_BOT_INIT_PHASE_MASK                 0x7f000000
#define BCHP_MFD_0_FEEDER_CNTL_BOT_INIT_PHASE_SHIFT                24
#define BCHP_MFD_0_FEEDER_CNTL_BOT_INIT_PHASE_DEFAULT              0

/* MFD_0 :: FEEDER_CNTL :: reserved1 [23:23] */
#define BCHP_MFD_0_FEEDER_CNTL_reserved1_MASK                      0x00800000
#define BCHP_MFD_0_FEEDER_CNTL_reserved1_SHIFT                     23

/* MFD_0 :: FEEDER_CNTL :: TOP_INIT_PHASE [22:16] */
#define BCHP_MFD_0_FEEDER_CNTL_TOP_INIT_PHASE_MASK                 0x007f0000
#define BCHP_MFD_0_FEEDER_CNTL_TOP_INIT_PHASE_SHIFT                16
#define BCHP_MFD_0_FEEDER_CNTL_TOP_INIT_PHASE_DEFAULT              0

/* MFD_0 :: FEEDER_CNTL :: BOT_SKIP_FIRST_LINE [15:15] */
#define BCHP_MFD_0_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_MASK            0x00008000
#define BCHP_MFD_0_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_SHIFT           15
#define BCHP_MFD_0_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_DEFAULT         0
#define BCHP_MFD_0_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_DONT_SKIP       0
#define BCHP_MFD_0_FEEDER_CNTL_BOT_SKIP_FIRST_LINE_SKIP            1

/* MFD_0 :: FEEDER_CNTL :: TOP_SKIP_FIRST_LINE [14:14] */
#define BCHP_MFD_0_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_MASK            0x00004000
#define BCHP_MFD_0_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_SHIFT           14
#define BCHP_MFD_0_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_DEFAULT         0
#define BCHP_MFD_0_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_DONT_SKIP       0
#define BCHP_MFD_0_FEEDER_CNTL_TOP_SKIP_FIRST_LINE_SKIP            1

/* MFD_0 :: FEEDER_CNTL :: MEM_VIDEO [13:11] */
#define BCHP_MFD_0_FEEDER_CNTL_MEM_VIDEO_MASK                      0x00003800
#define BCHP_MFD_0_FEEDER_CNTL_MEM_VIDEO_SHIFT                     11
#define BCHP_MFD_0_FEEDER_CNTL_MEM_VIDEO_DEFAULT                   0
#define BCHP_MFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_2D                   0
#define BCHP_MFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_3D_LEFT_RIGHT        1
#define BCHP_MFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_3D_OVER_UNDER        2
#define BCHP_MFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_3D_DUAL_POINTER      3
#define BCHP_MFD_0_FEEDER_CNTL_MEM_VIDEO_MODE_3D_MR                4

/* MFD_0 :: FEEDER_CNTL :: BVB_VIDEO [10:08] */
#define BCHP_MFD_0_FEEDER_CNTL_BVB_VIDEO_MASK                      0x00000700
#define BCHP_MFD_0_FEEDER_CNTL_BVB_VIDEO_SHIFT                     8
#define BCHP_MFD_0_FEEDER_CNTL_BVB_VIDEO_DEFAULT                   0
#define BCHP_MFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_2D                   0
#define BCHP_MFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_3D_LEFT_RIGHT        1
#define BCHP_MFD_0_FEEDER_CNTL_BVB_VIDEO_MODE_3D_OVER_UNDER        2

/* MFD_0 :: FEEDER_CNTL :: SCB_CLIENT_SEL [07:07] */
#define BCHP_MFD_0_FEEDER_CNTL_SCB_CLIENT_SEL_MASK                 0x00000080
#define BCHP_MFD_0_FEEDER_CNTL_SCB_CLIENT_SEL_SHIFT                7
#define BCHP_MFD_0_FEEDER_CNTL_SCB_CLIENT_SEL_DEFAULT              0
#define BCHP_MFD_0_FEEDER_CNTL_SCB_CLIENT_SEL_CLIENT_A             0
#define BCHP_MFD_0_FEEDER_CNTL_SCB_CLIENT_SEL_CLIENT_B             1

/* MFD_0 :: FEEDER_CNTL :: LINE_REPEAT [06:06] */
#define BCHP_MFD_0_FEEDER_CNTL_LINE_REPEAT_MASK                    0x00000040
#define BCHP_MFD_0_FEEDER_CNTL_LINE_REPEAT_SHIFT                   6
#define BCHP_MFD_0_FEEDER_CNTL_LINE_REPEAT_DEFAULT                 0

/* MFD_0 :: FEEDER_CNTL :: PIXEL_SATURATION_ENABLE [05:05] */
#define BCHP_MFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_MASK        0x00000020
#define BCHP_MFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_SHIFT       5
#define BCHP_MFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_DEFAULT     0
#define BCHP_MFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_OFF         0
#define BCHP_MFD_0_FEEDER_CNTL_PIXEL_SATURATION_ENABLE_ON          1

/* MFD_0 :: FEEDER_CNTL :: FIXED_COLOUR_ENABLE [04:04] */
#define BCHP_MFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_MASK            0x00000010
#define BCHP_MFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_SHIFT           4
#define BCHP_MFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_DEFAULT         0
#define BCHP_MFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_OFF             0
#define BCHP_MFD_0_FEEDER_CNTL_FIXED_COLOUR_ENABLE_ON              1

/* MFD_0 :: FEEDER_CNTL :: reserved2 [03:02] */
#define BCHP_MFD_0_FEEDER_CNTL_reserved2_MASK                      0x0000000c
#define BCHP_MFD_0_FEEDER_CNTL_reserved2_SHIFT                     2

/* MFD_0 :: FEEDER_CNTL :: IMAGE_FORMAT [01:00] */
#define BCHP_MFD_0_FEEDER_CNTL_IMAGE_FORMAT_MASK                   0x00000003
#define BCHP_MFD_0_FEEDER_CNTL_IMAGE_FORMAT_SHIFT                  0
#define BCHP_MFD_0_FEEDER_CNTL_IMAGE_FORMAT_DEFAULT                0
#define BCHP_MFD_0_FEEDER_CNTL_IMAGE_FORMAT_AVC_MPEG               0
#define BCHP_MFD_0_FEEDER_CNTL_IMAGE_FORMAT_PACKED                 1
#define BCHP_MFD_0_FEEDER_CNTL_IMAGE_FORMAT_YUV444                 2

/***************************************************************************
 *FIXED_COLOUR - MPEG/Video Feeder Fixed Colour Value Register
 ***************************************************************************/
/* MFD_0 :: FIXED_COLOUR :: reserved0 [31:24] */
#define BCHP_MFD_0_FIXED_COLOUR_reserved0_MASK                     0xff000000
#define BCHP_MFD_0_FIXED_COLOUR_reserved0_SHIFT                    24

/* MFD_0 :: FIXED_COLOUR :: LUMA [23:16] */
#define BCHP_MFD_0_FIXED_COLOUR_LUMA_MASK                          0x00ff0000
#define BCHP_MFD_0_FIXED_COLOUR_LUMA_SHIFT                         16
#define BCHP_MFD_0_FIXED_COLOUR_LUMA_DEFAULT                       16

/* MFD_0 :: FIXED_COLOUR :: CB [15:08] */
#define BCHP_MFD_0_FIXED_COLOUR_CB_MASK                            0x0000ff00
#define BCHP_MFD_0_FIXED_COLOUR_CB_SHIFT                           8
#define BCHP_MFD_0_FIXED_COLOUR_CB_DEFAULT                         128

/* MFD_0 :: FIXED_COLOUR :: CR [07:00] */
#define BCHP_MFD_0_FIXED_COLOUR_CR_MASK                            0x000000ff
#define BCHP_MFD_0_FIXED_COLOUR_CR_SHIFT                           0
#define BCHP_MFD_0_FIXED_COLOUR_CR_DEFAULT                         128

/***************************************************************************
 *LAC_CNTL - MPEG/Video Feeder LAC Control Register
 ***************************************************************************/
/* MFD_0 :: LAC_CNTL :: reserved0 [31:06] */
#define BCHP_MFD_0_LAC_CNTL_reserved0_MASK                         0xffffffc0
#define BCHP_MFD_0_LAC_CNTL_reserved0_SHIFT                        6

/* MFD_0 :: LAC_CNTL :: STRIPE_WIDTH_SEL [05:05] */
#define BCHP_MFD_0_LAC_CNTL_STRIPE_WIDTH_SEL_MASK                  0x00000020
#define BCHP_MFD_0_LAC_CNTL_STRIPE_WIDTH_SEL_SHIFT                 5
#define BCHP_MFD_0_LAC_CNTL_STRIPE_WIDTH_SEL_DEFAULT               0
#define BCHP_MFD_0_LAC_CNTL_STRIPE_WIDTH_SEL_BYTES_64              0
#define BCHP_MFD_0_LAC_CNTL_STRIPE_WIDTH_SEL_BYTES_128             1

/* MFD_0 :: LAC_CNTL :: reserved1 [04:04] */
#define BCHP_MFD_0_LAC_CNTL_reserved1_MASK                         0x00000010
#define BCHP_MFD_0_LAC_CNTL_reserved1_SHIFT                        4

/* MFD_0 :: LAC_CNTL :: CHROMA_INTERPOLATION [03:03] */
#define BCHP_MFD_0_LAC_CNTL_CHROMA_INTERPOLATION_MASK              0x00000008
#define BCHP_MFD_0_LAC_CNTL_CHROMA_INTERPOLATION_SHIFT             3
#define BCHP_MFD_0_LAC_CNTL_CHROMA_INTERPOLATION_DEFAULT           0
#define BCHP_MFD_0_LAC_CNTL_CHROMA_INTERPOLATION_FIELD             0
#define BCHP_MFD_0_LAC_CNTL_CHROMA_INTERPOLATION_FRAME             1

/* MFD_0 :: LAC_CNTL :: OUTPUT_FIELD_POLARITY [02:02] */
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_MASK             0x00000004
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_SHIFT            2
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_DEFAULT          0
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_TOP              0
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_FIELD_POLARITY_BOTTOM           1

/* MFD_0 :: LAC_CNTL :: OUTPUT_TYPE [01:01] */
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_TYPE_MASK                       0x00000002
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_TYPE_SHIFT                      1
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_TYPE_DEFAULT                    0
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_TYPE_INTERLACED                 0
#define BCHP_MFD_0_LAC_CNTL_OUTPUT_TYPE_PROGRESSIVE                1

/* MFD_0 :: LAC_CNTL :: CHROMA_TYPE [00:00] */
#define BCHP_MFD_0_LAC_CNTL_CHROMA_TYPE_MASK                       0x00000001
#define BCHP_MFD_0_LAC_CNTL_CHROMA_TYPE_SHIFT                      0
#define BCHP_MFD_0_LAC_CNTL_CHROMA_TYPE_DEFAULT                    0
#define BCHP_MFD_0_LAC_CNTL_CHROMA_TYPE_CHROMA_420                 0
#define BCHP_MFD_0_LAC_CNTL_CHROMA_TYPE_CHROMA_422                 1

/***************************************************************************
 *STRIDE - MPEG/Video Feeder Stride Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: STRIDE :: AVC_MPEG :: CHROMA_LINE_STRIDE [31:16] */
#define BCHP_MFD_0_STRIDE_AVC_MPEG_CHROMA_LINE_STRIDE_MASK         0xffff0000
#define BCHP_MFD_0_STRIDE_AVC_MPEG_CHROMA_LINE_STRIDE_SHIFT        16
#define BCHP_MFD_0_STRIDE_AVC_MPEG_CHROMA_LINE_STRIDE_DEFAULT      0

/* MFD_0 :: STRIDE :: AVC_MPEG :: LUMA_LINE_STRIDE [15:00] */
#define BCHP_MFD_0_STRIDE_AVC_MPEG_LUMA_LINE_STRIDE_MASK           0x0000ffff
#define BCHP_MFD_0_STRIDE_AVC_MPEG_LUMA_LINE_STRIDE_SHIFT          0
#define BCHP_MFD_0_STRIDE_AVC_MPEG_LUMA_LINE_STRIDE_DEFAULT        0

/* union - case PACKED [31:00] */
/* MFD_0 :: STRIDE :: PACKED :: reserved0 [31:16] */
#define BCHP_MFD_0_STRIDE_PACKED_reserved0_MASK                    0xffff0000
#define BCHP_MFD_0_STRIDE_PACKED_reserved0_SHIFT                   16

/* MFD_0 :: STRIDE :: PACKED :: LINE_STRIDE [15:00] */
#define BCHP_MFD_0_STRIDE_PACKED_LINE_STRIDE_MASK                  0x0000ffff
#define BCHP_MFD_0_STRIDE_PACKED_LINE_STRIDE_SHIFT                 0

/* union - case YUV444 [31:00] */
/* MFD_0 :: STRIDE :: YUV444 :: reserved0 [31:16] */
#define BCHP_MFD_0_STRIDE_YUV444_reserved0_MASK                    0xffff0000
#define BCHP_MFD_0_STRIDE_YUV444_reserved0_SHIFT                   16

/* MFD_0 :: STRIDE :: YUV444 :: LINE_STRIDE [15:00] */
#define BCHP_MFD_0_STRIDE_YUV444_LINE_STRIDE_MASK                  0x0000ffff
#define BCHP_MFD_0_STRIDE_YUV444_LINE_STRIDE_SHIFT                 0

/***************************************************************************
 *DISP_HSIZE - MPEG/Video Feeder Horizontal Display Size Register
 ***************************************************************************/
/* MFD_0 :: DISP_HSIZE :: reserved0 [31:13] */
#define BCHP_MFD_0_DISP_HSIZE_reserved0_MASK                       0xffffe000
#define BCHP_MFD_0_DISP_HSIZE_reserved0_SHIFT                      13

/* MFD_0 :: DISP_HSIZE :: VALUE [12:00] */
#define BCHP_MFD_0_DISP_HSIZE_VALUE_MASK                           0x00001fff
#define BCHP_MFD_0_DISP_HSIZE_VALUE_SHIFT                          0
#define BCHP_MFD_0_DISP_HSIZE_VALUE_DEFAULT                        1920

/***************************************************************************
 *DISP_VSIZE - MPEG/Video Feeder Vertical Display Size Register
 ***************************************************************************/
/* MFD_0 :: DISP_VSIZE :: reserved0 [31:13] */
#define BCHP_MFD_0_DISP_VSIZE_reserved0_MASK                       0xffffe000
#define BCHP_MFD_0_DISP_VSIZE_reserved0_SHIFT                      13

/* MFD_0 :: DISP_VSIZE :: VALUE [12:00] */
#define BCHP_MFD_0_DISP_VSIZE_VALUE_MASK                           0x00001fff
#define BCHP_MFD_0_DISP_VSIZE_VALUE_SHIFT                          0
#define BCHP_MFD_0_DISP_VSIZE_VALUE_DEFAULT                        1080

/***************************************************************************
 *PICTURE0_LINE_ADDR_0 - MPEG/Video Feeder Line Address0 Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_0 :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_MASK    0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_SHIFT   0
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_0 :: PACKED :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_DEFAULT 0

/* union - case YUV444 [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_0 :: YUV444 :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_YUV444_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_YUV444_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_YUV444_LUMA_CHROMA_ADDR_DEFAULT 0

/***************************************************************************
 *US_422_TO_444_DERING - MPEG/Video Feeder 4:2:2 to 4:4:4 Conversion Register
 ***************************************************************************/
/* MFD_0 :: US_422_TO_444_DERING :: reserved0 [31:05] */
#define BCHP_MFD_0_US_422_TO_444_DERING_reserved0_MASK             0xffffffe0
#define BCHP_MFD_0_US_422_TO_444_DERING_reserved0_SHIFT            5

/* MFD_0 :: US_422_TO_444_DERING :: RING_MODE [04:04] */
#define BCHP_MFD_0_US_422_TO_444_DERING_RING_MODE_MASK             0x00000010
#define BCHP_MFD_0_US_422_TO_444_DERING_RING_MODE_SHIFT            4
#define BCHP_MFD_0_US_422_TO_444_DERING_RING_MODE_DEFAULT          0

/* MFD_0 :: US_422_TO_444_DERING :: DERING_EN [03:03] */
#define BCHP_MFD_0_US_422_TO_444_DERING_DERING_EN_MASK             0x00000008
#define BCHP_MFD_0_US_422_TO_444_DERING_DERING_EN_SHIFT            3
#define BCHP_MFD_0_US_422_TO_444_DERING_DERING_EN_DEFAULT          0
#define BCHP_MFD_0_US_422_TO_444_DERING_DERING_EN_DISABLE          0
#define BCHP_MFD_0_US_422_TO_444_DERING_DERING_EN_ENABLE           1

/* MFD_0 :: US_422_TO_444_DERING :: UNBIASED_ROUND_ENABLE [02:02] */
#define BCHP_MFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_MASK 0x00000004
#define BCHP_MFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_SHIFT 2
#define BCHP_MFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_DEFAULT 0
#define BCHP_MFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_DISABLE 0
#define BCHP_MFD_0_US_422_TO_444_DERING_UNBIASED_ROUND_ENABLE_ENABLE 1

/* MFD_0 :: US_422_TO_444_DERING :: FILT_CTRL [01:00] */
#define BCHP_MFD_0_US_422_TO_444_DERING_FILT_CTRL_MASK             0x00000003
#define BCHP_MFD_0_US_422_TO_444_DERING_FILT_CTRL_SHIFT            0
#define BCHP_MFD_0_US_422_TO_444_DERING_FILT_CTRL_DEFAULT          0
#define BCHP_MFD_0_US_422_TO_444_DERING_FILT_CTRL_LINEAR_INTERPOLATION 0
#define BCHP_MFD_0_US_422_TO_444_DERING_FILT_CTRL_MULTI_TAPS_FILTERING 1
#define BCHP_MFD_0_US_422_TO_444_DERING_FILT_CTRL_CHROMA_DUPLICATION 2
#define BCHP_MFD_0_US_422_TO_444_DERING_FILT_CTRL_TEN_TAPS_FILTERING 3

/***************************************************************************
 *DATA_MODE - MPEG/Video Feeder Data Mode Register
 ***************************************************************************/
/* MFD_0 :: DATA_MODE :: reserved0 [31:01] */
#define BCHP_MFD_0_DATA_MODE_reserved0_MASK                        0xfffffffe
#define BCHP_MFD_0_DATA_MODE_reserved0_SHIFT                       1

/* MFD_0 :: DATA_MODE :: PIXEL_WIDTH [00:00] */
#define BCHP_MFD_0_DATA_MODE_PIXEL_WIDTH_MASK                      0x00000001
#define BCHP_MFD_0_DATA_MODE_PIXEL_WIDTH_SHIFT                     0
#define BCHP_MFD_0_DATA_MODE_PIXEL_WIDTH_DEFAULT                   0
#define BCHP_MFD_0_DATA_MODE_PIXEL_WIDTH_MODE_8_BIT                0
#define BCHP_MFD_0_DATA_MODE_PIXEL_WIDTH_MODE_10_BIT               1

/***************************************************************************
 *PIC_OFFSET - MPEG/Video Feeder Picture Offset Register
 ***************************************************************************/
/* MFD_0 :: PIC_OFFSET :: reserved0 [31:07] */
#define BCHP_MFD_0_PIC_OFFSET_reserved0_MASK                       0xffffff80
#define BCHP_MFD_0_PIC_OFFSET_reserved0_SHIFT                      7

/* MFD_0 :: PIC_OFFSET :: H_OFFSET_R [06:04] */
#define BCHP_MFD_0_PIC_OFFSET_H_OFFSET_R_MASK                      0x00000070
#define BCHP_MFD_0_PIC_OFFSET_H_OFFSET_R_SHIFT                     4
#define BCHP_MFD_0_PIC_OFFSET_H_OFFSET_R_DEFAULT                   0

/* MFD_0 :: PIC_OFFSET :: reserved1 [03:03] */
#define BCHP_MFD_0_PIC_OFFSET_reserved1_MASK                       0x00000008
#define BCHP_MFD_0_PIC_OFFSET_reserved1_SHIFT                      3

/* MFD_0 :: PIC_OFFSET :: H_OFFSET [02:00] */
#define BCHP_MFD_0_PIC_OFFSET_H_OFFSET_MASK                        0x00000007
#define BCHP_MFD_0_PIC_OFFSET_H_OFFSET_SHIFT                       0
#define BCHP_MFD_0_PIC_OFFSET_H_OFFSET_DEFAULT                     0

/***************************************************************************
 *BYTE_ORDER - 8bit YCbCr PACKED_NEW Format byte order control
 ***************************************************************************/
/* MFD_0 :: BYTE_ORDER :: reserved0 [31:08] */
#define BCHP_MFD_0_BYTE_ORDER_reserved0_MASK                       0xffffff00
#define BCHP_MFD_0_BYTE_ORDER_reserved0_SHIFT                      8

/* MFD_0 :: BYTE_ORDER :: BYTE_3_SEL [07:06] */
#define BCHP_MFD_0_BYTE_ORDER_BYTE_3_SEL_MASK                      0x000000c0
#define BCHP_MFD_0_BYTE_ORDER_BYTE_3_SEL_SHIFT                     6
#define BCHP_MFD_0_BYTE_ORDER_BYTE_3_SEL_DEFAULT                   3
#define BCHP_MFD_0_BYTE_ORDER_BYTE_3_SEL_CB                        0
#define BCHP_MFD_0_BYTE_ORDER_BYTE_3_SEL_Y0                        1
#define BCHP_MFD_0_BYTE_ORDER_BYTE_3_SEL_CR                        2
#define BCHP_MFD_0_BYTE_ORDER_BYTE_3_SEL_Y1                        3

/* MFD_0 :: BYTE_ORDER :: BYTE_2_SEL [05:04] */
#define BCHP_MFD_0_BYTE_ORDER_BYTE_2_SEL_MASK                      0x00000030
#define BCHP_MFD_0_BYTE_ORDER_BYTE_2_SEL_SHIFT                     4
#define BCHP_MFD_0_BYTE_ORDER_BYTE_2_SEL_DEFAULT                   2
#define BCHP_MFD_0_BYTE_ORDER_BYTE_2_SEL_CB                        0
#define BCHP_MFD_0_BYTE_ORDER_BYTE_2_SEL_Y0                        1
#define BCHP_MFD_0_BYTE_ORDER_BYTE_2_SEL_CR                        2
#define BCHP_MFD_0_BYTE_ORDER_BYTE_2_SEL_Y1                        3

/* MFD_0 :: BYTE_ORDER :: BYTE_1_SEL [03:02] */
#define BCHP_MFD_0_BYTE_ORDER_BYTE_1_SEL_MASK                      0x0000000c
#define BCHP_MFD_0_BYTE_ORDER_BYTE_1_SEL_SHIFT                     2
#define BCHP_MFD_0_BYTE_ORDER_BYTE_1_SEL_DEFAULT                   1
#define BCHP_MFD_0_BYTE_ORDER_BYTE_1_SEL_CB                        0
#define BCHP_MFD_0_BYTE_ORDER_BYTE_1_SEL_Y0                        1
#define BCHP_MFD_0_BYTE_ORDER_BYTE_1_SEL_CR                        2
#define BCHP_MFD_0_BYTE_ORDER_BYTE_1_SEL_Y1                        3

/* MFD_0 :: BYTE_ORDER :: BYTE_0_SEL [01:00] */
#define BCHP_MFD_0_BYTE_ORDER_BYTE_0_SEL_MASK                      0x00000003
#define BCHP_MFD_0_BYTE_ORDER_BYTE_0_SEL_SHIFT                     0
#define BCHP_MFD_0_BYTE_ORDER_BYTE_0_SEL_DEFAULT                   0
#define BCHP_MFD_0_BYTE_ORDER_BYTE_0_SEL_CB                        0
#define BCHP_MFD_0_BYTE_ORDER_BYTE_0_SEL_Y0                        1
#define BCHP_MFD_0_BYTE_ORDER_BYTE_0_SEL_CR                        2
#define BCHP_MFD_0_BYTE_ORDER_BYTE_0_SEL_Y1                        3

/***************************************************************************
 *PIC_FEED_CMD - MPEG/Video Feeder Picture Feed Command Register
 ***************************************************************************/
/* MFD_0 :: PIC_FEED_CMD :: reserved0 [31:01] */
#define BCHP_MFD_0_PIC_FEED_CMD_reserved0_MASK                     0xfffffffe
#define BCHP_MFD_0_PIC_FEED_CMD_reserved0_SHIFT                    1

/* MFD_0 :: PIC_FEED_CMD :: START_FEED [00:00] */
#define BCHP_MFD_0_PIC_FEED_CMD_START_FEED_MASK                    0x00000001
#define BCHP_MFD_0_PIC_FEED_CMD_START_FEED_SHIFT                   0
#define BCHP_MFD_0_PIC_FEED_CMD_START_FEED_DEFAULT                 0

/***************************************************************************
 *FEED_STATUS - MPEG/Video Feeder Feed Status Register
 ***************************************************************************/
/* MFD_0 :: FEED_STATUS :: reserved0 [31:30] */
#define BCHP_MFD_0_FEED_STATUS_reserved0_MASK                      0xc0000000
#define BCHP_MFD_0_FEED_STATUS_reserved0_SHIFT                     30

/* MFD_0 :: FEED_STATUS :: LAST_LINE [29:29] */
#define BCHP_MFD_0_FEED_STATUS_LAST_LINE_MASK                      0x20000000
#define BCHP_MFD_0_FEED_STATUS_LAST_LINE_SHIFT                     29
#define BCHP_MFD_0_FEED_STATUS_LAST_LINE_DEFAULT                   0

/* MFD_0 :: FEED_STATUS :: reserved1 [28:13] */
#define BCHP_MFD_0_FEED_STATUS_reserved1_MASK                      0x1fffe000
#define BCHP_MFD_0_FEED_STATUS_reserved1_SHIFT                     13

/* MFD_0 :: FEED_STATUS :: LINE_COUNT [12:00] */
#define BCHP_MFD_0_FEED_STATUS_LINE_COUNT_MASK                     0x00001fff
#define BCHP_MFD_0_FEED_STATUS_LINE_COUNT_SHIFT                    0
#define BCHP_MFD_0_FEED_STATUS_LINE_COUNT_DEFAULT                  0

/***************************************************************************
 *PICTURE0_LAC_LINE_ADDR_0 - MPEG/Video Feeder Line Address Computer Line Address0 Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: PICTURE0_LAC_LINE_ADDR_0 :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_AVC_MPEG_LUMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: PICTURE0_LAC_LINE_ADDR_0 :: PACKED :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_PACKED_LUMA_CHROMA_ADDR_DEFAULT 0

/* union - case YUV444 [31:00] */
/* MFD_0 :: PICTURE0_LAC_LINE_ADDR_0 :: YUV444 :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_YUV444_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_YUV444_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_0_YUV444_LUMA_CHROMA_ADDR_DEFAULT 0

/***************************************************************************
 *LAC_LINE_FEED_CNTL - MPEG/Video Feeder Line Address Computer Line Feed Control Register
 ***************************************************************************/
/* MFD_0 :: LAC_LINE_FEED_CNTL :: reserved0 [31:02] */
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_reserved0_MASK               0xfffffffc
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_reserved0_SHIFT              2

/* MFD_0 :: LAC_LINE_FEED_CNTL :: FIRST_LINE [01:01] */
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_FIRST_LINE_MASK              0x00000002
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_FIRST_LINE_SHIFT             1
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_FIRST_LINE_DEFAULT           0

/* MFD_0 :: LAC_LINE_FEED_CNTL :: START_LINE_FEED [00:00] */
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_MASK         0x00000001
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_SHIFT        0
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_DEFAULT      0
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_PENDING      0
#define BCHP_MFD_0_LAC_LINE_FEED_CNTL_START_LINE_FEED_COMPLETE     1

/***************************************************************************
 *FEEDER_TIMEOUT_REPEAT_PIC_CNTL - MPEG/Video Feeder Timeout and Repeat Picture Control Register
 ***************************************************************************/
/* MFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: reserved0 [31:26] */
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_MASK   0xfc000000
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_reserved0_SHIFT  26

/* MFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: FEEDER_TIMEOUT_ENABLE [25:25] */
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_MASK 0x02000000
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_SHIFT 25
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_DEFAULT 0
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_OFF 0
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_FEEDER_TIMEOUT_ENABLE_ON 1

/* MFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: REPEAT_PIC_ENABLE [24:24] */
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_MASK 0x01000000
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_SHIFT 24
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_DEFAULT 0
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_OFF 0
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_REPEAT_PIC_ENABLE_ON 1

/* MFD_0 :: FEEDER_TIMEOUT_REPEAT_PIC_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_MASK 0x00ffffff
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_SHIFT 0
#define BCHP_MFD_0_FEEDER_TIMEOUT_REPEAT_PIC_CNTL_TIMEOUT_COUNT_DEFAULT 0

/***************************************************************************
 *BVB_RX_STALL_TIMEOUT_CNTL - MPEG/Video Feeder BVB Receiver Stall Timeout Control Register
 ***************************************************************************/
/* MFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: reserved0 [31:25] */
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_MASK        0xfe000000
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_reserved0_SHIFT       25

/* MFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: RX_STALL_TIMEOUT_ENABLE [24:24] */
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_MASK 0x01000000
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_SHIFT 24
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_DEFAULT 0
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_OFF 0
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_RX_STALL_TIMEOUT_ENABLE_ON 1

/* MFD_0 :: BVB_RX_STALL_TIMEOUT_CNTL :: TIMEOUT_COUNT [23:00] */
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_MASK    0x00ffffff
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_SHIFT   0
#define BCHP_MFD_0_BVB_RX_STALL_TIMEOUT_CNTL_TIMEOUT_COUNT_DEFAULT 0

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS - MPEG/Video Feeder Error Interrupt Status Register
 ***************************************************************************/
/* MFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: reserved0 [31:03] */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_MASK    0xfffffff8
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_reserved0_SHIFT   3

/* MFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: PIC_FEED_CMD_OVER_WR [02:02] */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_MASK 0x00000004
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_SHIFT 2
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_PIC_FEED_CMD_OVER_WR_DEFAULT 0

/* MFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: RX_STALL_TIMEOUT [01:01] */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_MASK 0x00000002
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_SHIFT 1
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_RX_STALL_TIMEOUT_DEFAULT 0

/* MFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS :: FEEDER_TIMEOUT [00:00] */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_MASK 0x00000001
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_SHIFT 0
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_FEEDER_TIMEOUT_DEFAULT 0

/***************************************************************************
 *FEEDER_ERROR_INTERRUPT_STATUS_CLR - MPEG/Video Feeder Error Interrupt Status Clear Register
 ***************************************************************************/
/* MFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: reserved0 [31:03] */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_reserved0_MASK 0xfffffff8
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_reserved0_SHIFT 3

/* MFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: PIC_FEED_CMD_OVER_WR_CLR [02:02] */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_MASK 0x00000004
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_SHIFT 2
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_PIC_FEED_CMD_OVER_WR_CLR_DEFAULT 0

/* MFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: RX_STALL_TIMEOUT_CLR [01:01] */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_MASK 0x00000002
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_SHIFT 1
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_RX_STALL_TIMEOUT_CLR_DEFAULT 0

/* MFD_0 :: FEEDER_ERROR_INTERRUPT_STATUS_CLR :: FEEDER_TIMEOUT_CLR [00:00] */
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_MASK 0x00000001
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_SHIFT 0
#define BCHP_MFD_0_FEEDER_ERROR_INTERRUPT_STATUS_CLR_FEEDER_TIMEOUT_CLR_DEFAULT 0

/***************************************************************************
 *FEEDER_BVB_STATUS - MPEG/Video Feeder BVB Status Register
 ***************************************************************************/
/* MFD_0 :: FEEDER_BVB_STATUS :: reserved0 [31:02] */
#define BCHP_MFD_0_FEEDER_BVB_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_MFD_0_FEEDER_BVB_STATUS_reserved0_SHIFT               2

/* MFD_0 :: FEEDER_BVB_STATUS :: EOF [01:01] */
#define BCHP_MFD_0_FEEDER_BVB_STATUS_EOF_MASK                      0x00000002
#define BCHP_MFD_0_FEEDER_BVB_STATUS_EOF_SHIFT                     1
#define BCHP_MFD_0_FEEDER_BVB_STATUS_EOF_DEFAULT                   0

/* MFD_0 :: FEEDER_BVB_STATUS :: EOL [00:00] */
#define BCHP_MFD_0_FEEDER_BVB_STATUS_EOL_MASK                      0x00000001
#define BCHP_MFD_0_FEEDER_BVB_STATUS_EOL_SHIFT                     0
#define BCHP_MFD_0_FEEDER_BVB_STATUS_EOL_DEFAULT                   0

/***************************************************************************
 *FEEDER_BVB_STATUS_CLR - MPEG/Video Feeder BVB Status Clear Register
 ***************************************************************************/
/* MFD_0 :: FEEDER_BVB_STATUS_CLR :: reserved0 [31:02] */
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR_reserved0_MASK            0xfffffffc
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR_reserved0_SHIFT           2

/* MFD_0 :: FEEDER_BVB_STATUS_CLR :: EOF_CLR [01:01] */
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_MASK              0x00000002
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_SHIFT             1
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR_EOF_CLR_DEFAULT           0

/* MFD_0 :: FEEDER_BVB_STATUS_CLR :: EOL_CLR [00:00] */
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_MASK              0x00000001
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_SHIFT             0
#define BCHP_MFD_0_FEEDER_BVB_STATUS_CLR_EOL_CLR_DEFAULT           0

/***************************************************************************
 *TEST_MODE_CNTL - MPEG/Video Feeder Test Mode Control Register
 ***************************************************************************/
/* MFD_0 :: TEST_MODE_CNTL :: reserved0 [31:03] */
#define BCHP_MFD_0_TEST_MODE_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_MFD_0_TEST_MODE_CNTL_reserved0_SHIFT                  3

/* MFD_0 :: TEST_MODE_CNTL :: BVB_TEST_MODE [02:02] */
#define BCHP_MFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_MASK               0x00000004
#define BCHP_MFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_SHIFT              2
#define BCHP_MFD_0_TEST_MODE_CNTL_BVB_TEST_MODE_DEFAULT            0

/* MFD_0 :: TEST_MODE_CNTL :: ACCEPT_STATE [01:01] */
#define BCHP_MFD_0_TEST_MODE_CNTL_ACCEPT_STATE_MASK                0x00000002
#define BCHP_MFD_0_TEST_MODE_CNTL_ACCEPT_STATE_SHIFT               1
#define BCHP_MFD_0_TEST_MODE_CNTL_ACCEPT_STATE_DEFAULT             0

/* MFD_0 :: TEST_MODE_CNTL :: ACCEPT_PULSE [00:00] */
#define BCHP_MFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_MASK                0x00000001
#define BCHP_MFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_SHIFT               0
#define BCHP_MFD_0_TEST_MODE_CNTL_ACCEPT_PULSE_DEFAULT             0

/***************************************************************************
 *BVB_SAMPLE_DATA - MPEG/Video Feeder BVB Output Sample Data Register
 ***************************************************************************/
/* MFD_0 :: BVB_SAMPLE_DATA :: LINE_SYNC [31:30] */
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LINE_SYNC_MASK                  0xc0000000
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LINE_SYNC_SHIFT                 30
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LINE_SYNC_DEFAULT               0
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LINE_SYNC_NORMAL_PIXEL          0
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LINE_SYNC_FIRST_PIXEL           1
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LINE_SYNC_LAST_PIXEL            2

/* MFD_0 :: BVB_SAMPLE_DATA :: LUMA [29:20] */
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LUMA_MASK                       0x3ff00000
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LUMA_SHIFT                      20
#define BCHP_MFD_0_BVB_SAMPLE_DATA_LUMA_DEFAULT                    64

/* MFD_0 :: BVB_SAMPLE_DATA :: CB [19:10] */
#define BCHP_MFD_0_BVB_SAMPLE_DATA_CB_MASK                         0x000ffc00
#define BCHP_MFD_0_BVB_SAMPLE_DATA_CB_SHIFT                        10
#define BCHP_MFD_0_BVB_SAMPLE_DATA_CB_DEFAULT                      512

/* MFD_0 :: BVB_SAMPLE_DATA :: CR [09:00] */
#define BCHP_MFD_0_BVB_SAMPLE_DATA_CR_MASK                         0x000003ff
#define BCHP_MFD_0_BVB_SAMPLE_DATA_CR_SHIFT                        0
#define BCHP_MFD_0_BVB_SAMPLE_DATA_CR_DEFAULT                      512

/***************************************************************************
 *TEST_PORT_CNTL - MPEG/Video Feeder Test port Control Register
 ***************************************************************************/
/* MFD_0 :: TEST_PORT_CNTL :: reserved0 [31:03] */
#define BCHP_MFD_0_TEST_PORT_CNTL_reserved0_MASK                   0xfffffff8
#define BCHP_MFD_0_TEST_PORT_CNTL_reserved0_SHIFT                  3

/* MFD_0 :: TEST_PORT_CNTL :: TP_ADDR [02:00] */
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_MASK                     0x00000007
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_SHIFT                    0
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_DEFAULT                  0
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_HAC_0                    0
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_HAC_1                    1
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_LAC_HAC_2                2
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_PX_RD_SM                 3
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_PX_RD_BVB                4
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_CLB_0                    5
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_CLB_1                    6
#define BCHP_MFD_0_TEST_PORT_CNTL_TP_ADDR_BVB_OUT                  7

/***************************************************************************
 *TEST_PORT_DATA - MPEG/Video Feeder Test port Data Register
 ***************************************************************************/
/* union - case HAC_0 [31:00] */
/* MFD_0 :: TEST_PORT_DATA :: HAC_0 :: HAC_LUMA_ADDR [31:00] */
#define BCHP_MFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_MASK         0xffffffff
#define BCHP_MFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_SHIFT        0
#define BCHP_MFD_0_TEST_PORT_DATA_HAC_0_HAC_LUMA_ADDR_DEFAULT      0

/* union - case HAC_1 [31:00] */
/* MFD_0 :: TEST_PORT_DATA :: HAC_1 :: HAC_CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_TEST_PORT_DATA_HAC_1_HAC_CHROMA_ADDR_MASK       0xffffffff
#define BCHP_MFD_0_TEST_PORT_DATA_HAC_1_HAC_CHROMA_ADDR_SHIFT      0
#define BCHP_MFD_0_TEST_PORT_DATA_HAC_1_HAC_CHROMA_ADDR_DEFAULT    0

/* union - case LAC_HAC_2 [31:00] */
/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved0 [31:30] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved0_MASK         0xc0000000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved0_SHIFT        30

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: FIRST_LINE_TRIG [29:29] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_FIRST_LINE_TRIG_MASK   0x20000000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_FIRST_LINE_TRIG_SHIFT  29
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_FIRST_LINE_TRIG_DEFAULT 0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_SOL [28:28] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_MASK           0x10000000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_SHIFT          28
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_SOL_DEFAULT        0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LAC_BUSY [27:27] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_MASK          0x08000000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_SHIFT         27
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LAC_BUSY_DEFAULT       0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: reserved1 [26:26] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved1_MASK         0x04000000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_reserved1_SHIFT        26

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LINE_ADDR_SEL [25:25] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_SEL_MASK     0x02000000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_SEL_SHIFT    25
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_SEL_DEFAULT  0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LINE_ADDR_INCR [24:23] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_MASK    0x01800000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_SHIFT   23
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_DEFAULT 0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_NO_UPDATE 0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_PACKED_LINE_STRIDE 1
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_AVC_MPEG_LUMA_LINE_STRIDE 2
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LINE_ADDR_INCR_AVC_MPEG_CHROMA_LINE_STRIDE 3

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: CSM_TRIG [22:22] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_MASK          0x00400000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_SHIFT         22
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_CSM_TRIG_DEFAULT       0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LUMA_LINE_PHASE [21:21] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_MASK   0x00200000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_SHIFT  21
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_DEFAULT 0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_EVEN   0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_LINE_PHASE_ODD    1

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: BUF_AVIAL [20:20] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_MASK         0x00100000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_SHIFT        20
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_BUF_AVIAL_DEFAULT      0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: CURRENT_BUF [19:19] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_MASK       0x00080000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_SHIFT      19
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_CURRENT_BUF_DEFAULT    0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: DBUF_DEPTH [18:17] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_MASK        0x00060000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_SHIFT       17
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_DEFAULT     0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_EMPTY       0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_HALF_FULL   1
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_DBUF_DEPTH_FULL        2

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_TRIG [16:16] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_MASK          0x00010000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_SHIFT         16
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_TRIG_DEFAULT       0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_WR_DONE [15:15] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_MASK       0x00008000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_SHIFT      15
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_WR_DONE_DEFAULT    0

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: WSM_CUR_STATE [14:13] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_MASK     0x00006000
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_SHIFT    13
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DEFAULT  0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_IDLE     0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_DBUF_WRITE 1
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_WSM_CUR_STATE_BUF_AVAIL 2

/* MFD_0 :: TEST_PORT_DATA :: LAC_HAC_2 :: LUMA_HORZ_CURSOR [12:00] */
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_MASK  0x00001fff
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_SHIFT 0
#define BCHP_MFD_0_TEST_PORT_DATA_LAC_HAC_2_LUMA_HORZ_CURSOR_DEFAULT 0

/* union - case PX_RD_SM [31:00] */
/* MFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: reserved0 [31:30] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_reserved0_MASK          0xc0000000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_reserved0_SHIFT         30

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_READY [29:29] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_MASK          0x20000000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_SHIFT         29
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_READY_DEFAULT       0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: NUM_ACTIVE_PIXEL [28:19] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_MASK   0x1ff80000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_SHIFT  19
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_NUM_ACTIVE_PIXEL_DEFAULT 0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: INIT_PIX_OFFSET [18:15] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_MASK    0x00078000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_SHIFT   15
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_INIT_PIX_OFFSET_DEFAULT 0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: RSM_CUR_STATE [14:12] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_MASK      0x00007000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SHIFT     12
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_DEFAULT   0
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_IDLE      0
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_FIXED_COLOUR 1
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_READ_BUF_CHECK 2
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_LUMA_BUF 3
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_PRIME_CHROMA_BUF 4
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_SEND_PIXEL 5
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RSM_CUR_STATE_BUFFER_READ_DONE 6

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: DBUF_RD_ON [11:11] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_DBUF_RD_ON_MASK         0x00000800
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_DBUF_RD_ON_SHIFT        11
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_DBUF_RD_ON_DEFAULT      0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: RD_PIXEL_CNT [10:01] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_MASK       0x000007fe
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_SHIFT      1
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_RD_PIXEL_CNT_DEFAULT    0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_SM :: BUF_RD_DONE [00:00] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_MASK        0x00000001
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_SHIFT       0
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_SM_BUF_RD_DONE_DEFAULT     0

/* union - case PX_RD_BVB [31:00] */
/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PICTURE_SYNC [31:30] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_MASK      0xc0000000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_SHIFT     30
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_DEFAULT   0
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_NORMAL_PIXEL 0
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_FIRST_PIXEL 1
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PICTURE_SYNC_LAST_PIXEL 2

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: CSM_CUR_STATE [29:27] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_MASK     0x38000000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_SHIFT    27
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_DEFAULT  0
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_IDLE     0
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_BUF_CHECK 1
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_ACK_LUMA 2
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_REQ_CHROMA 4
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_ACK_CHROMA 5
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CSM_CUR_STATE_WAIT_WSM_DONE_CHROMA 6

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_WR_ADDR [26:21] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_MASK      0x07e00000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_SHIFT     21
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_WR_ADDR_DEFAULT   0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: DBUF_RD_ADDR [20:15] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_MASK      0x001f8000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_SHIFT     15
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_DBUF_RD_ADDR_DEFAULT   0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_BUF [14:14] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_MASK         0x00004000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_SHIFT        14
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_BUF_DEFAULT      0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_BUF [13:13] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_MASK          0x00002000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_SHIFT         13
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_BUF_DEFAULT       0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STROBE [12:12] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_MASK      0x00001000
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_SHIFT     12
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STROBE_DEFAULT   0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: CHROMA_PHASE [11:11] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_MASK      0x00000800
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_SHIFT     11
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_CHROMA_PHASE_DEFAULT   0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_PIXEL [10:10] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_MASK       0x00000400
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_SHIFT      10
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_PIXEL_DEFAULT    0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_PIXEL [09:09] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_MASK        0x00000200
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_SHIFT       9
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_PIXEL_DEFAULT     0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIRST_LINE [08:08] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_MASK        0x00000100
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_SHIFT       8
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIRST_LINE_DEFAULT     0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: LAST_LINE [07:07] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_MASK         0x00000080
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_SHIFT        7
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_LAST_LINE_DEFAULT      0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_FULL [06:06] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_MASK         0x00000040
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_SHIFT        6
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_FULL_DEFAULT      0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_EMPTY [05:05] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_MASK        0x00000020
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_SHIFT       5
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_EMPTY_DEFAULT     0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: FIFO_DEPTH_CNT [04:03] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_MASK    0x00000018
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_SHIFT   3
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_FIFO_DEPTH_CNT_DEFAULT 0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: PIXEL_STOP [02:02] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_MASK        0x00000004
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_SHIFT       2
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_PIXEL_STOP_DEFAULT     0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOL [01:01] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_MASK           0x00000002
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_SHIFT          1
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOL_DEFAULT        0

/* MFD_0 :: TEST_PORT_DATA :: PX_RD_BVB :: BVB_EOF [00:00] */
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_MASK           0x00000001
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_SHIFT          0
#define BCHP_MFD_0_TEST_PORT_DATA_PX_RD_BVB_BVB_EOF_DEFAULT        0

/* union - case CLB_0 [31:00] */
/* MFD_0 :: TEST_PORT_DATA :: CLB_0 :: reserved0 [31:31] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_reserved0_MASK             0x80000000
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_reserved0_SHIFT            31

/* MFD_0 :: TEST_PORT_DATA :: CLB_0 :: BURST_SIZE [30:26] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BURST_SIZE_MASK            0x7c000000
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BURST_SIZE_SHIFT           26
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BURST_SIZE_DEFAULT         0

/* MFD_0 :: TEST_PORT_DATA :: CLB_0 :: TOP_TAP_SEL [25:24] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_MASK           0x03000000
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_SHIFT          24
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_DEFAULT        0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_LIVE_CHROMA    0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_CLB0_CHROMA    1
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_TOP_TAP_SEL_CLB1_CHROMA    2

/* MFD_0 :: TEST_PORT_DATA :: CLB_0 :: BOT_TAP_SEL [23:22] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_MASK           0x00c00000
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_SHIFT          22
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_DEFAULT        0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_LIVE_CHROMA    0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_CLB0_CHROMA    1
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_BOT_TAP_SEL_CLB1_CHROMA    2

/* MFD_0 :: TEST_PORT_DATA :: CLB_0 :: ADDR_A [21:12] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_ADDR_A_MASK                0x003ff000
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_ADDR_A_SHIFT               12
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_ADDR_A_DEFAULT             0

/* MFD_0 :: TEST_PORT_DATA :: CLB_0 :: ADDR_B [11:02] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_ADDR_B_MASK                0x00000ffc
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_ADDR_B_SHIFT               2
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_ADDR_B_DEFAULT             0

/* MFD_0 :: TEST_PORT_DATA :: CLB_0 :: WR_RDB_A [01:01] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_A_MASK              0x00000002
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_A_SHIFT             1
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_A_DEFAULT           0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_A_READ              0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_A_WRITE             1

/* MFD_0 :: TEST_PORT_DATA :: CLB_0 :: WR_RDB_B [00:00] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_B_MASK              0x00000001
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_B_SHIFT             0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_B_DEFAULT           0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_B_READ              0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_0_WR_RDB_B_WRITE             1

/* union - case CLB_1 [31:00] */
/* MFD_0 :: TEST_PORT_DATA :: CLB_1 :: WR_DATA_A [31:16] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_1_WR_DATA_A_MASK             0xffff0000
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_1_WR_DATA_A_SHIFT            16
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_1_WR_DATA_A_DEFAULT          0

/* MFD_0 :: TEST_PORT_DATA :: CLB_1 :: RD_DATA_B [15:00] */
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_1_RD_DATA_B_MASK             0x0000ffff
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_1_RD_DATA_B_SHIFT            0
#define BCHP_MFD_0_TEST_PORT_DATA_CLB_1_RD_DATA_B_DEFAULT          0

/* union - case BVB_OUT [31:00] */
/* MFD_0 :: TEST_PORT_DATA :: BVB_OUT :: ACCEPT [31:31] */
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_MASK              0x80000000
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_SHIFT             31
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_ACCEPT_DEFAULT           0

/* MFD_0 :: TEST_PORT_DATA :: BVB_OUT :: READY [30:30] */
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_READY_MASK               0x40000000
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_READY_SHIFT              30
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_READY_DEFAULT            0

/* MFD_0 :: TEST_PORT_DATA :: BVB_OUT :: LUMA_DATA [29:20] */
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_MASK           0x3ff00000
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_SHIFT          20
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_LUMA_DATA_DEFAULT        64

/* MFD_0 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_CB_DATA [19:10] */
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_MASK      0x000ffc00
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_SHIFT     10
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CB_DATA_DEFAULT   512

/* MFD_0 :: TEST_PORT_DATA :: BVB_OUT :: CHROMA_CR_DATA [09:00] */
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_MASK      0x000003ff
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_SHIFT     0
#define BCHP_MFD_0_TEST_PORT_DATA_BVB_OUT_CHROMA_CR_DATA_DEFAULT   512

/***************************************************************************
 *CFG_STATUS - MPEG/Video Feeder Hardware Configuration Register
 ***************************************************************************/
/* MFD_0 :: CFG_STATUS :: reserved0 [31:08] */
#define BCHP_MFD_0_CFG_STATUS_reserved0_MASK                       0xffffff00
#define BCHP_MFD_0_CFG_STATUS_reserved0_SHIFT                      8

/* MFD_0 :: CFG_STATUS :: MRE3D [07:07] */
#define BCHP_MFD_0_CFG_STATUS_MRE3D_MASK                           0x00000080
#define BCHP_MFD_0_CFG_STATUS_MRE3D_SHIFT                          7
#define BCHP_MFD_0_CFG_STATUS_MRE3D_DEFAULT                        0

/* MFD_0 :: CFG_STATUS :: FIFO [06:06] */
#define BCHP_MFD_0_CFG_STATUS_FIFO_MASK                            0x00000040
#define BCHP_MFD_0_CFG_STATUS_FIFO_SHIFT                           6
#define BCHP_MFD_0_CFG_STATUS_FIFO_DEFAULT                         0

/* MFD_0 :: CFG_STATUS :: CSC [05:05] */
#define BCHP_MFD_0_CFG_STATUS_CSC_MASK                             0x00000020
#define BCHP_MFD_0_CFG_STATUS_CSC_SHIFT                            5
#define BCHP_MFD_0_CFG_STATUS_CSC_DEFAULT                          0

/* MFD_0 :: CFG_STATUS :: BVB_WIDTH_10 [04:04] */
#define BCHP_MFD_0_CFG_STATUS_BVB_WIDTH_10_MASK                    0x00000010
#define BCHP_MFD_0_CFG_STATUS_BVB_WIDTH_10_SHIFT                   4
#define BCHP_MFD_0_CFG_STATUS_BVB_WIDTH_10_DEFAULT                 0

/* MFD_0 :: CFG_STATUS :: BVB_MODE_444 [03:03] */
#define BCHP_MFD_0_CFG_STATUS_BVB_MODE_444_MASK                    0x00000008
#define BCHP_MFD_0_CFG_STATUS_BVB_MODE_444_SHIFT                   3
#define BCHP_MFD_0_CFG_STATUS_BVB_MODE_444_DEFAULT                 0

/* MFD_0 :: CFG_STATUS :: PACKED_FORMAT_BURST [02:02] */
#define BCHP_MFD_0_CFG_STATUS_PACKED_FORMAT_BURST_MASK             0x00000004
#define BCHP_MFD_0_CFG_STATUS_PACKED_FORMAT_BURST_SHIFT            2
#define BCHP_MFD_0_CFG_STATUS_PACKED_FORMAT_BURST_DEFAULT          0

/* MFD_0 :: CFG_STATUS :: AVC_FORMAT_BURST [01:01] */
#define BCHP_MFD_0_CFG_STATUS_AVC_FORMAT_BURST_MASK                0x00000002
#define BCHP_MFD_0_CFG_STATUS_AVC_FORMAT_BURST_SHIFT               1
#define BCHP_MFD_0_CFG_STATUS_AVC_FORMAT_BURST_DEFAULT             0

/* MFD_0 :: CFG_STATUS :: CLB_CONFIG [00:00] */
#define BCHP_MFD_0_CFG_STATUS_CLB_CONFIG_MASK                      0x00000001
#define BCHP_MFD_0_CFG_STATUS_CLB_CONFIG_SHIFT                     0
#define BCHP_MFD_0_CFG_STATUS_CLB_CONFIG_DEFAULT                   1

/***************************************************************************
 *PICTURE0_LINE_ADDR_0_R - MPEG/Video Feeder Line Address0 Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_0_R :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_AVC_MPEG_LUMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_0_R :: PACKED :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_PACKED_LUMA_CHROMA_ADDR_DEFAULT 0

/* union - case YUV444 [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_0_R :: YUV444 :: LUMA_CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_YUV444_LUMA_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_YUV444_LUMA_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_0_R_YUV444_LUMA_CHROMA_ADDR_DEFAULT 0

/***************************************************************************
 *SCRATCH_REGISTER_1 - MPEG/Video Feeder Scratch 1 Register
 ***************************************************************************/
/* MFD_0 :: SCRATCH_REGISTER_1 :: VALUE [31:00] */
#define BCHP_MFD_0_SCRATCH_REGISTER_1_VALUE_MASK                   0xffffffff
#define BCHP_MFD_0_SCRATCH_REGISTER_1_VALUE_SHIFT                  0
#define BCHP_MFD_0_SCRATCH_REGISTER_1_VALUE_DEFAULT                0

/***************************************************************************
 *PICTURE0_LINE_ADDR_1 - MPEG/Video Feeder Line Address1 Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_1 :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_1 :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_PACKED_reserved0_MASK      0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_PACKED_reserved0_SHIFT     0

/* union - case YUV444 [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_1 :: YUV444 :: reserved0 [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_YUV444_reserved0_MASK      0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_YUV444_reserved0_SHIFT     0

/***************************************************************************
 *CHROMA_SAMPLING_CNTL - MPEG Feeder Chroma Sampling Control Register
 ***************************************************************************/
/* MFD_0 :: CHROMA_SAMPLING_CNTL :: reserved0 [31:02] */
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_reserved0_MASK             0xfffffffc
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_reserved0_SHIFT            2

/* MFD_0 :: CHROMA_SAMPLING_CNTL :: CHROMA_REPOSITION_ENABLE_R [01:01] */
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_MASK 0x00000002
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_SHIFT 1
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_DEFAULT 0
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_OFF 0
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_R_ON 1

/* MFD_0 :: CHROMA_SAMPLING_CNTL :: CHROMA_REPOSITION_ENABLE [00:00] */
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_MASK 0x00000001
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_SHIFT 0
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_DEFAULT 0
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_OFF 0
#define BCHP_MFD_0_CHROMA_SAMPLING_CNTL_CHROMA_REPOSITION_ENABLE_ON 1

/***************************************************************************
 *LUMA_NMBY - MPEG Feeder Luma NMBY Size Register
 ***************************************************************************/
/* MFD_0 :: LUMA_NMBY :: reserved0 [31:10] */
#define BCHP_MFD_0_LUMA_NMBY_reserved0_MASK                        0xfffffc00
#define BCHP_MFD_0_LUMA_NMBY_reserved0_SHIFT                       10

/* MFD_0 :: LUMA_NMBY :: VALUE [09:00] */
#define BCHP_MFD_0_LUMA_NMBY_VALUE_MASK                            0x000003ff
#define BCHP_MFD_0_LUMA_NMBY_VALUE_SHIFT                           0
#define BCHP_MFD_0_LUMA_NMBY_VALUE_DEFAULT                         70

/***************************************************************************
 *CHROMA_NMBY - MPEG Feeder Chroma NMBY Size Register
 ***************************************************************************/
/* MFD_0 :: CHROMA_NMBY :: reserved0 [31:10] */
#define BCHP_MFD_0_CHROMA_NMBY_reserved0_MASK                      0xfffffc00
#define BCHP_MFD_0_CHROMA_NMBY_reserved0_SHIFT                     10

/* MFD_0 :: CHROMA_NMBY :: VALUE [09:00] */
#define BCHP_MFD_0_CHROMA_NMBY_VALUE_MASK                          0x000003ff
#define BCHP_MFD_0_CHROMA_NMBY_VALUE_SHIFT                         0
#define BCHP_MFD_0_CHROMA_NMBY_VALUE_DEFAULT                       34

/***************************************************************************
 *CRC_CTRL - MPEG/Video Feeder CRC Control Register
 ***************************************************************************/
/* MFD_0 :: CRC_CTRL :: reserved0 [31:03] */
#define BCHP_MFD_0_CRC_CTRL_reserved0_MASK                         0xfffffff8
#define BCHP_MFD_0_CRC_CTRL_reserved0_SHIFT                        3

/* MFD_0 :: CRC_CTRL :: ENABLE [02:02] */
#define BCHP_MFD_0_CRC_CTRL_ENABLE_MASK                            0x00000004
#define BCHP_MFD_0_CRC_CTRL_ENABLE_SHIFT                           2
#define BCHP_MFD_0_CRC_CTRL_ENABLE_DEFAULT                         0
#define BCHP_MFD_0_CRC_CTRL_ENABLE_OFF                             0
#define BCHP_MFD_0_CRC_CTRL_ENABLE_ON                              1

/* MFD_0 :: CRC_CTRL :: MODE [01:01] */
#define BCHP_MFD_0_CRC_CTRL_MODE_MASK                              0x00000002
#define BCHP_MFD_0_CRC_CTRL_MODE_SHIFT                             1
#define BCHP_MFD_0_CRC_CTRL_MODE_DEFAULT                           1
#define BCHP_MFD_0_CRC_CTRL_MODE_DISPLAY                           0
#define BCHP_MFD_0_CRC_CTRL_MODE_DEBUG                             1

/* MFD_0 :: CRC_CTRL :: LOAD_CRC_SEED [00:00] */
#define BCHP_MFD_0_CRC_CTRL_LOAD_CRC_SEED_MASK                     0x00000001
#define BCHP_MFD_0_CRC_CTRL_LOAD_CRC_SEED_SHIFT                    0
#define BCHP_MFD_0_CRC_CTRL_LOAD_CRC_SEED_DEFAULT                  1
#define BCHP_MFD_0_CRC_CTRL_LOAD_CRC_SEED_AT_SOF                   0
#define BCHP_MFD_0_CRC_CTRL_LOAD_CRC_SEED_ONCE                     1

/***************************************************************************
 *CRC_SEED - MPEG/Video Feeder CRC Seed Register
 ***************************************************************************/
/* MFD_0 :: CRC_SEED :: VALUE [31:00] */
#define BCHP_MFD_0_CRC_SEED_VALUE_MASK                             0xffffffff
#define BCHP_MFD_0_CRC_SEED_VALUE_SHIFT                            0
#define BCHP_MFD_0_CRC_SEED_VALUE_DEFAULT                          4294967295

/***************************************************************************
 *LUMA_CRC - MPEG/Video Feeder Luma CRC Register
 ***************************************************************************/
/* MFD_0 :: LUMA_CRC :: VALUE [31:00] */
#define BCHP_MFD_0_LUMA_CRC_VALUE_MASK                             0xffffffff
#define BCHP_MFD_0_LUMA_CRC_VALUE_SHIFT                            0
#define BCHP_MFD_0_LUMA_CRC_VALUE_DEFAULT                          0

/***************************************************************************
 *CHROMA_CRC - MPEG/Video Feeder Chroma CRC Register
 ***************************************************************************/
/* MFD_0 :: CHROMA_CRC :: VALUE [31:00] */
#define BCHP_MFD_0_CHROMA_CRC_VALUE_MASK                           0xffffffff
#define BCHP_MFD_0_CHROMA_CRC_VALUE_SHIFT                          0
#define BCHP_MFD_0_CHROMA_CRC_VALUE_DEFAULT                        0

/***************************************************************************
 *RANGE_EXP_REMAP_CNTL - MPEG/Video Feeder Range Expansion / Remapping Control Register
 ***************************************************************************/
/* MFD_0 :: RANGE_EXP_REMAP_CNTL :: reserved0 [31:10] */
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL_reserved0_MASK             0xfffffc00
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL_reserved0_SHIFT            10

/* MFD_0 :: RANGE_EXP_REMAP_CNTL :: SCALE_C [09:05] */
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL_SCALE_C_MASK               0x000003e0
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL_SCALE_C_SHIFT              5
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL_SCALE_C_DEFAULT            8

/* MFD_0 :: RANGE_EXP_REMAP_CNTL :: SCALE_Y [04:00] */
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL_SCALE_Y_MASK               0x0000001f
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL_SCALE_Y_SHIFT              0
#define BCHP_MFD_0_RANGE_EXP_REMAP_CNTL_SCALE_Y_DEFAULT            8

/***************************************************************************
 *PICTURE0_LAC_LINE_ADDR_1 - MPEG/Video Feeder Line Address Computer Line Address1 Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: PICTURE0_LAC_LINE_ADDR_1 :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_1_AVC_MPEG_CHROMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: PICTURE0_LAC_LINE_ADDR_1 :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_1_PACKED_reserved0_MASK  0xffffffff
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_1_PACKED_reserved0_SHIFT 0

/* union - case YUV444 [31:00] */
/* MFD_0 :: PICTURE0_LAC_LINE_ADDR_1 :: YUV444 :: reserved0 [31:00] */
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_1_YUV444_reserved0_MASK  0xffffffff
#define BCHP_MFD_0_PICTURE0_LAC_LINE_ADDR_1_YUV444_reserved0_SHIFT 0

/***************************************************************************
 *PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG - MPEG/Video Feeder Line Address Computer Chroma Vertical Filter Configuration Register
 ***************************************************************************/
/* MFD_0 :: PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG :: reserved0 [31:17] */
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_reserved0_MASK 0xfffe0000
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_reserved0_SHIFT 17

/* MFD_0 :: PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG :: REUSING_INPUT [16:16] */
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_REUSING_INPUT_MASK 0x00010000
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_REUSING_INPUT_SHIFT 16
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_REUSING_INPUT_DEFAULT 0

/* MFD_0 :: PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG :: reserved1 [15:15] */
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_reserved1_MASK 0x00008000
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_reserved1_SHIFT 15

/* MFD_0 :: PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG :: COEFF_TOP [14:08] */
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_COEFF_TOP_MASK 0x00007f00
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_COEFF_TOP_SHIFT 8
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_COEFF_TOP_DEFAULT 0

/* MFD_0 :: PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG :: reserved2 [07:07] */
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_reserved2_MASK 0x00000080
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_reserved2_SHIFT 7

/* MFD_0 :: PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG :: COEFF_BOT [06:00] */
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_COEFF_BOT_MASK 0x0000007f
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_COEFF_BOT_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LAC_CHROMA_VERT_FILTER_CONFIG_COEFF_BOT_DEFAULT 0

/***************************************************************************
 *CHROMA_REPOSITION_DERING_ENABLE - Dering enable for the chroma reposition filter.
 ***************************************************************************/
/* MFD_0 :: CHROMA_REPOSITION_DERING_ENABLE :: reserved0 [31:01] */
#define BCHP_MFD_0_CHROMA_REPOSITION_DERING_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_MFD_0_CHROMA_REPOSITION_DERING_ENABLE_reserved0_SHIFT 1

/* MFD_0 :: CHROMA_REPOSITION_DERING_ENABLE :: DERING_EN [00:00] */
#define BCHP_MFD_0_CHROMA_REPOSITION_DERING_ENABLE_DERING_EN_MASK  0x00000001
#define BCHP_MFD_0_CHROMA_REPOSITION_DERING_ENABLE_DERING_EN_SHIFT 0
#define BCHP_MFD_0_CHROMA_REPOSITION_DERING_ENABLE_DERING_EN_DEFAULT 0

/***************************************************************************
 *PICTURE0_LINE_ADDR_1_R - MPEG/Video Feeder Line Address1 Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_1_R :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R_AVC_MPEG_CHROMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_1_R :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R_PACKED_reserved0_MASK    0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R_PACKED_reserved0_SHIFT   0

/* union - case YUV444 [31:00] */
/* MFD_0 :: PICTURE0_LINE_ADDR_1_R :: YUV444 :: reserved0 [31:00] */
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R_YUV444_reserved0_MASK    0xffffffff
#define BCHP_MFD_0_PICTURE0_LINE_ADDR_1_R_YUV444_reserved0_SHIFT   0

/***************************************************************************
 *LUMA_CRC_R - MPEG/Video Feeder Luma CRC Register
 ***************************************************************************/
/* MFD_0 :: LUMA_CRC_R :: VALUE [31:00] */
#define BCHP_MFD_0_LUMA_CRC_R_VALUE_MASK                           0xffffffff
#define BCHP_MFD_0_LUMA_CRC_R_VALUE_SHIFT                          0
#define BCHP_MFD_0_LUMA_CRC_R_VALUE_DEFAULT                        0

/***************************************************************************
 *CHROMA_CRC_R - MPEG/Video Feeder Chroma CRC Register
 ***************************************************************************/
/* MFD_0 :: CHROMA_CRC_R :: VALUE [31:00] */
#define BCHP_MFD_0_CHROMA_CRC_R_VALUE_MASK                         0xffffffff
#define BCHP_MFD_0_CHROMA_CRC_R_VALUE_SHIFT                        0
#define BCHP_MFD_0_CHROMA_CRC_R_VALUE_DEFAULT                      0

/***************************************************************************
 *SCRATCH_REGISTER_0 - MPEG/Video Feeder Scratch 0 Register
 ***************************************************************************/
/* MFD_0 :: SCRATCH_REGISTER_0 :: VALUE [31:00] */
#define BCHP_MFD_0_SCRATCH_REGISTER_0_VALUE_MASK                   0xffffffff
#define BCHP_MFD_0_SCRATCH_REGISTER_0_VALUE_SHIFT                  0
#define BCHP_MFD_0_SCRATCH_REGISTER_0_VALUE_DEFAULT                0

/***************************************************************************
 *MRE3D_LINE_ADDR_0_HP - MPEG Feeder MRE-3D Left View High-Pass Luma Start Address Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_0_HP :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_HP_AVC_MPEG_LUMA_ADDR_MASK    0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_HP_AVC_MPEG_LUMA_ADDR_SHIFT   0
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_HP_AVC_MPEG_LUMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_0_HP :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_HP_PACKED_reserved0_MASK      0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_HP_PACKED_reserved0_SHIFT     0

/* union - case YUV444 [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_0_HP :: YUV444 :: reserved0 [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_HP_YUV444_reserved0_MASK      0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_HP_YUV444_reserved0_SHIFT     0

/***************************************************************************
 *MRE3D_LINE_ADDR_1_HP - MPEG Feeder MRE-3D Left View High-Pass Chroma Start Address Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_1_HP :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_HP_AVC_MPEG_CHROMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_HP_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_HP_AVC_MPEG_CHROMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_1_HP :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_HP_PACKED_reserved0_MASK      0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_HP_PACKED_reserved0_SHIFT     0

/* union - case YUV444 [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_1_HP :: YUV444 :: reserved0 [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_HP_YUV444_reserved0_MASK      0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_HP_YUV444_reserved0_SHIFT     0

/***************************************************************************
 *MRE3D_LINE_ADDR_0_R_HP - MPEG Feeder MRE-3D Right View High-Pass Luma Start Address Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_0_R_HP :: AVC_MPEG :: LUMA_ADDR [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_R_HP_AVC_MPEG_LUMA_ADDR_MASK  0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_R_HP_AVC_MPEG_LUMA_ADDR_SHIFT 0
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_R_HP_AVC_MPEG_LUMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_0_R_HP :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_R_HP_PACKED_reserved0_MASK    0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_R_HP_PACKED_reserved0_SHIFT   0

/* union - case YUV444 [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_0_R_HP :: YUV444 :: reserved0 [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_R_HP_YUV444_reserved0_MASK    0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_0_R_HP_YUV444_reserved0_SHIFT   0

/***************************************************************************
 *MRE3D_LINE_ADDR_1_R_HP - MPEG Feeder MRE-3D Right View High-Pass Chroma Start Address Register
 ***************************************************************************/
/* union - case AVC_MPEG [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_1_R_HP :: AVC_MPEG :: CHROMA_ADDR [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_R_HP_AVC_MPEG_CHROMA_ADDR_MASK 0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_R_HP_AVC_MPEG_CHROMA_ADDR_SHIFT 0
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_R_HP_AVC_MPEG_CHROMA_ADDR_DEFAULT 0

/* union - case PACKED [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_1_R_HP :: PACKED :: reserved0 [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_R_HP_PACKED_reserved0_MASK    0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_R_HP_PACKED_reserved0_SHIFT   0

/* union - case YUV444 [31:00] */
/* MFD_0 :: MRE3D_LINE_ADDR_1_R_HP :: YUV444 :: reserved0 [31:00] */
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_R_HP_YUV444_reserved0_MASK    0xffffffff
#define BCHP_MFD_0_MRE3D_LINE_ADDR_1_R_HP_YUV444_reserved0_SHIFT   0

/***************************************************************************
 *MRE3D_SYN_FILT_CTRL - MPEG Feeder MRE-3D Synthesis Filter Control Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_SYN_FILT_CTRL :: reserved0 [31:24] */
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_reserved0_MASK              0xff000000
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_reserved0_SHIFT             24

/* MFD_0 :: MRE3D_SYN_FILT_CTRL :: AFFINE_XFRM_OFFSET [23:16] */
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_AFFINE_XFRM_OFFSET_MASK     0x00ff0000
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_AFFINE_XFRM_OFFSET_SHIFT    16
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_AFFINE_XFRM_OFFSET_DEFAULT  128

/* MFD_0 :: MRE3D_SYN_FILT_CTRL :: reserved1 [15:15] */
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_reserved1_MASK              0x00008000
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_reserved1_SHIFT             15

/* MFD_0 :: MRE3D_SYN_FILT_CTRL :: AFFINE_XFRM_SLOPE_SCALE [14:04] */
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_AFFINE_XFRM_SLOPE_SCALE_MASK 0x00007ff0
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_AFFINE_XFRM_SLOPE_SCALE_SHIFT 4
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_AFFINE_XFRM_SLOPE_SCALE_DEFAULT 1024

/* MFD_0 :: MRE3D_SYN_FILT_CTRL :: HP_INIT_PHASE [03:02] */
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_HP_INIT_PHASE_MASK          0x0000000c
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_HP_INIT_PHASE_SHIFT         2
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_HP_INIT_PHASE_DEFAULT       3

/* MFD_0 :: MRE3D_SYN_FILT_CTRL :: LP_INIT_PHASE [01:00] */
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_LP_INIT_PHASE_MASK          0x00000003
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_LP_INIT_PHASE_SHIFT         0
#define BCHP_MFD_0_MRE3D_SYN_FILT_CTRL_LP_INIT_PHASE_DEFAULT       0

/***************************************************************************
 *MRE3D_LP_PH0_COEFF_0_1 - MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficients 0 and 1 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH0_COEFF_0_1 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_LP_PH0_COEFF_0_1 :: COEFF_0 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_COEFF_0_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_COEFF_0_SHIFT            18
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_COEFF_0_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_0_1 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_LP_PH0_COEFF_0_1 :: COEFF_1 [13:02] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_COEFF_1_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_COEFF_1_SHIFT            2
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_COEFF_1_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_0_1 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_0_1_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_LP_PH0_COEFF_2_3 - MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficients 2 and 3 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH0_COEFF_2_3 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_LP_PH0_COEFF_2_3 :: COEFF_2 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_COEFF_2_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_COEFF_2_SHIFT            18
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_COEFF_2_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_2_3 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_LP_PH0_COEFF_2_3 :: COEFF_3 [13:02] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_COEFF_3_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_COEFF_3_SHIFT            2
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_COEFF_3_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_2_3 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_2_3_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_LP_PH0_COEFF_4_5 - MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficients 4 and 5 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH0_COEFF_4_5 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_LP_PH0_COEFF_4_5 :: COEFF_4 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_COEFF_4_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_COEFF_4_SHIFT            18
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_COEFF_4_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_4_5 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_LP_PH0_COEFF_4_5 :: COEFF_5 [13:02] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_COEFF_5_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_COEFF_5_SHIFT            2
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_COEFF_5_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_4_5 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_4_5_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_LP_PH0_COEFF_6_7 - MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficients 6 and 7 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH0_COEFF_6_7 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_LP_PH0_COEFF_6_7 :: COEFF_6 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_COEFF_6_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_COEFF_6_SHIFT            18
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_COEFF_6_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_6_7 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_LP_PH0_COEFF_6_7 :: COEFF_7 [13:02] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_COEFF_7_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_COEFF_7_SHIFT            2
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_COEFF_7_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_6_7 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_6_7_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_LP_PH0_COEFF_8 - MPEG Feeder MRE-3D Low-Pass Filter Phase 0 Tap Coefficient 8 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH0_COEFF_8 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_8_reserved0_MASK             0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_8_reserved0_SHIFT            30

/* MFD_0 :: MRE3D_LP_PH0_COEFF_8 :: COEFF_8 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_8_COEFF_8_MASK               0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_8_COEFF_8_SHIFT              18
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_8_COEFF_8_DEFAULT            0

/* MFD_0 :: MRE3D_LP_PH0_COEFF_8 :: reserved1 [17:00] */
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_8_reserved1_MASK             0x0003ffff
#define BCHP_MFD_0_MRE3D_LP_PH0_COEFF_8_reserved1_SHIFT            0

/***************************************************************************
 *MRE3D_LP_PH1_COEFF_0_1 - MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficients 0 and 1 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH1_COEFF_0_1 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_LP_PH1_COEFF_0_1 :: COEFF_0 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_COEFF_0_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_COEFF_0_SHIFT            18
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_COEFF_0_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_0_1 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_LP_PH1_COEFF_0_1 :: COEFF_1 [13:02] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_COEFF_1_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_COEFF_1_SHIFT            2
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_COEFF_1_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_0_1 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_0_1_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_LP_PH1_COEFF_2_3 - MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficients 2 and 3 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH1_COEFF_2_3 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_LP_PH1_COEFF_2_3 :: COEFF_2 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_COEFF_2_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_COEFF_2_SHIFT            18
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_COEFF_2_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_2_3 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_LP_PH1_COEFF_2_3 :: COEFF_3 [13:02] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_COEFF_3_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_COEFF_3_SHIFT            2
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_COEFF_3_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_2_3 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_2_3_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_LP_PH1_COEFF_4_5 - MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficients 4 and 5 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH1_COEFF_4_5 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_LP_PH1_COEFF_4_5 :: COEFF_4 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_COEFF_4_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_COEFF_4_SHIFT            18
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_COEFF_4_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_4_5 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_LP_PH1_COEFF_4_5 :: COEFF_5 [13:02] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_COEFF_5_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_COEFF_5_SHIFT            2
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_COEFF_5_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_4_5 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_4_5_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_LP_PH1_COEFF_6_7 - MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficients 6 and 7 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH1_COEFF_6_7 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_LP_PH1_COEFF_6_7 :: COEFF_6 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_COEFF_6_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_COEFF_6_SHIFT            18
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_COEFF_6_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_6_7 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_LP_PH1_COEFF_6_7 :: COEFF_7 [13:02] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_COEFF_7_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_COEFF_7_SHIFT            2
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_COEFF_7_DEFAULT          0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_6_7 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_6_7_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_LP_PH1_COEFF_8 - MPEG Feeder MRE-3D Low-Pass Filter Phase 1 Tap Coefficient 8 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_LP_PH1_COEFF_8 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_8_reserved0_MASK             0xc0000000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_8_reserved0_SHIFT            30

/* MFD_0 :: MRE3D_LP_PH1_COEFF_8 :: COEFF_8 [29:18] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_8_COEFF_8_MASK               0x3ffc0000
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_8_COEFF_8_SHIFT              18
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_8_COEFF_8_DEFAULT            0

/* MFD_0 :: MRE3D_LP_PH1_COEFF_8 :: reserved1 [17:00] */
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_8_reserved1_MASK             0x0003ffff
#define BCHP_MFD_0_MRE3D_LP_PH1_COEFF_8_reserved1_SHIFT            0

/***************************************************************************
 *MRE3D_HP_PH0_COEFF_0_1 - MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficients 0 and 1 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH0_COEFF_0_1 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_HP_PH0_COEFF_0_1 :: COEFF_0 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_COEFF_0_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_COEFF_0_SHIFT            18
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_COEFF_0_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_0_1 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_HP_PH0_COEFF_0_1 :: COEFF_1 [13:02] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_COEFF_1_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_COEFF_1_SHIFT            2
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_COEFF_1_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_0_1 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_0_1_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_HP_PH0_COEFF_2_3 - MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficients 2 and 3 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH0_COEFF_2_3 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_HP_PH0_COEFF_2_3 :: COEFF_2 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_COEFF_2_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_COEFF_2_SHIFT            18
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_COEFF_2_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_2_3 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_HP_PH0_COEFF_2_3 :: COEFF_3 [13:02] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_COEFF_3_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_COEFF_3_SHIFT            2
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_COEFF_3_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_2_3 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_2_3_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_HP_PH0_COEFF_4_5 - MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficients 4 and 5 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH0_COEFF_4_5 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_HP_PH0_COEFF_4_5 :: COEFF_4 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_COEFF_4_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_COEFF_4_SHIFT            18
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_COEFF_4_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_4_5 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_HP_PH0_COEFF_4_5 :: COEFF_5 [13:02] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_COEFF_5_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_COEFF_5_SHIFT            2
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_COEFF_5_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_4_5 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_4_5_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_HP_PH0_COEFF_6_7 - MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficients 6 and 7 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH0_COEFF_6_7 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_HP_PH0_COEFF_6_7 :: COEFF_6 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_COEFF_6_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_COEFF_6_SHIFT            18
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_COEFF_6_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_6_7 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_HP_PH0_COEFF_6_7 :: COEFF_7 [13:02] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_COEFF_7_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_COEFF_7_SHIFT            2
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_COEFF_7_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_6_7 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_6_7_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_HP_PH0_COEFF_8 - MPEG Feeder MRE-3D High-Pass Filter Phase 0 Tap Coefficient 8 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH0_COEFF_8 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_8_reserved0_MASK             0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_8_reserved0_SHIFT            30

/* MFD_0 :: MRE3D_HP_PH0_COEFF_8 :: COEFF_8 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_8_COEFF_8_MASK               0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_8_COEFF_8_SHIFT              18
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_8_COEFF_8_DEFAULT            0

/* MFD_0 :: MRE3D_HP_PH0_COEFF_8 :: reserved1 [17:00] */
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_8_reserved1_MASK             0x0003ffff
#define BCHP_MFD_0_MRE3D_HP_PH0_COEFF_8_reserved1_SHIFT            0

/***************************************************************************
 *MRE3D_HP_PH1_COEFF_0_1 - MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficients 0 and 1 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH1_COEFF_0_1 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_HP_PH1_COEFF_0_1 :: COEFF_0 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_COEFF_0_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_COEFF_0_SHIFT            18
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_COEFF_0_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_0_1 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_HP_PH1_COEFF_0_1 :: COEFF_1 [13:02] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_COEFF_1_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_COEFF_1_SHIFT            2
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_COEFF_1_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_0_1 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_0_1_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_HP_PH1_COEFF_2_3 - MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficients 2 and 3 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH1_COEFF_2_3 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_HP_PH1_COEFF_2_3 :: COEFF_2 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_COEFF_2_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_COEFF_2_SHIFT            18
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_COEFF_2_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_2_3 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_HP_PH1_COEFF_2_3 :: COEFF_3 [13:02] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_COEFF_3_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_COEFF_3_SHIFT            2
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_COEFF_3_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_2_3 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_2_3_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_HP_PH1_COEFF_4_5 - MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficients 4 and 5 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH1_COEFF_4_5 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_HP_PH1_COEFF_4_5 :: COEFF_4 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_COEFF_4_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_COEFF_4_SHIFT            18
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_COEFF_4_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_4_5 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_HP_PH1_COEFF_4_5 :: COEFF_5 [13:02] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_COEFF_5_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_COEFF_5_SHIFT            2
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_COEFF_5_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_4_5 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_4_5_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_HP_PH1_COEFF_6_7 - MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficients 6 and 7 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH1_COEFF_6_7 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_reserved0_MASK           0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_reserved0_SHIFT          30

/* MFD_0 :: MRE3D_HP_PH1_COEFF_6_7 :: COEFF_6 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_COEFF_6_MASK             0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_COEFF_6_SHIFT            18
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_COEFF_6_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_6_7 :: reserved1 [17:14] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_reserved1_MASK           0x0003c000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_reserved1_SHIFT          14

/* MFD_0 :: MRE3D_HP_PH1_COEFF_6_7 :: COEFF_7 [13:02] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_COEFF_7_MASK             0x00003ffc
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_COEFF_7_SHIFT            2
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_COEFF_7_DEFAULT          0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_6_7 :: reserved2 [01:00] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_reserved2_MASK           0x00000003
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_6_7_reserved2_SHIFT          0

/***************************************************************************
 *MRE3D_HP_PH1_COEFF_8 - MPEG Feeder MRE-3D High-Pass Filter Phase 1 Tap Coefficient 8 Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_HP_PH1_COEFF_8 :: reserved0 [31:30] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_8_reserved0_MASK             0xc0000000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_8_reserved0_SHIFT            30

/* MFD_0 :: MRE3D_HP_PH1_COEFF_8 :: COEFF_8 [29:18] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_8_COEFF_8_MASK               0x3ffc0000
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_8_COEFF_8_SHIFT              18
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_8_COEFF_8_DEFAULT            0

/* MFD_0 :: MRE3D_HP_PH1_COEFF_8 :: reserved1 [17:00] */
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_8_reserved1_MASK             0x0003ffff
#define BCHP_MFD_0_MRE3D_HP_PH1_COEFF_8_reserved1_SHIFT            0

/***************************************************************************
 *MRE3D_AVG_FILT_CTRL - MPEG Feeder MRE-3D Averaging Filter Control Register
 ***************************************************************************/
/* MFD_0 :: MRE3D_AVG_FILT_CTRL :: AVG_FILT_ENABLE [31:31] */
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_AVG_FILT_ENABLE_MASK        0x80000000
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_AVG_FILT_ENABLE_SHIFT       31
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_AVG_FILT_ENABLE_DEFAULT     0

/* MFD_0 :: MRE3D_AVG_FILT_CTRL :: reserved0 [30:30] */
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_reserved0_MASK              0x40000000
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_reserved0_SHIFT             30

/* MFD_0 :: MRE3D_AVG_FILT_CTRL :: ALPHA_DENOM_SCALE [29:20] */
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_ALPHA_DENOM_SCALE_MASK      0x3ff00000
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_ALPHA_DENOM_SCALE_SHIFT     20
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_ALPHA_DENOM_SCALE_DEFAULT   512

/* MFD_0 :: MRE3D_AVG_FILT_CTRL :: IN_MAX_ABS_THRESH [19:10] */
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_IN_MAX_ABS_THRESH_MASK      0x000ffc00
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_IN_MAX_ABS_THRESH_SHIFT     10
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_IN_MAX_ABS_THRESH_DEFAULT   4

/* MFD_0 :: MRE3D_AVG_FILT_CTRL :: IN_ABS_AVG_THRESH [09:00] */
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_IN_ABS_AVG_THRESH_MASK      0x000003ff
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_IN_ABS_AVG_THRESH_SHIFT     0
#define BCHP_MFD_0_MRE3D_AVG_FILT_CTRL_IN_ABS_AVG_THRESH_DEFAULT   8

#endif /* #ifndef BCHP_MFD_0_H__ */

/* End of File */
