{"status": "active", "preferred_support_tool": "", "preferred_support_url": "", "labels": [], "private": false, "creation_date": "2006-01-18", "socialnetworks": [], "tools": [{"mount_point": "activity", "name": "activity", "label": "Activity"}, {"sourceforge_group_id": 157872, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "files", "name": "files", "label": "Files"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}], "categories": {"developmentstatus": [], "environment": [], "language": [], "license": [], "database": [], "topic": [], "audience": [], "translation": [], "os": []}, "_id": "514a13755fcbc93c9a3f37c9", "name": "UW RISC CPU", "url": "http://sourceforge.net/p/uwrisccpu/", "icon_url": null, "video_url": "", "screenshots": [], "summary": "", "short_description": "This a project by electrical engineering students at the University of Waterloo to create a full RISC CPU.", "moved_to_url": "", "shortname": "uwrisccpu", "developers": [{"url": "http://sourceforge.net/u/xitijpatel/", "username": "xitijpatel", "name": "Xitij Patel"}], "external_homepage": "http://uwrisccpu.sourceforge.net"}
