Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Jul 13 20:42:20 2021
| Host         : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file softMC_top_control_sets_placed.rpt
| Design       : softMC_top
| Device       : xcvu095
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   372 |
|    Minimum number of control sets                        |   365 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     7 |
| Unused register locations in slices containing registers |   368 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   372 |
| >= 0 to < 4        |    57 |
| >= 4 to < 6        |    21 |
| >= 6 to < 8        |    80 |
| >= 8 to < 10       |    94 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |   109 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5873 |         1159 |
| No           | No                    | Yes                    |             143 |           33 |
| No           | Yes                   | No                     |            3052 |          946 |
| Yes          | No                    | No                     |            1353 |          295 |
| Yes          | No                    | Yes                    |              84 |           15 |
| Yes          | Yes                   | No                     |            1907 |          401 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                       |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                      |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_2                                                                                                                                                                                                   | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_3                                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | sys_rst_IBUF_inst/O                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_8                                                                                                                                                                                                   | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[11].sync_reg_reg[1]_0                                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                                            |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                                 |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                         | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                                       |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_maint_ctrl/i_prrd_ctrl/periodic_rd_timer_r[2]_i_2_n_0                                                                                                                                                                                         | u_ddr4_0/inst/u_ddr_cal_top/c0_init_calib_complete                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                                         | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                      |                1 |              2 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_0[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              3 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                                      |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                        |                2 |              3 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                                           |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                           | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              4 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[3]_0[0]                                                                                                                                                                            | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[3][0]                                                                                                                                                                              | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              4 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_maint_handler/maint_state[3]_i_1_n_0                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                2 |              4 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/reset_ub                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                           |                1 |              5 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                          |                2 |              5 |         2.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                2 |              5 |         2.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                          |                1 |              5 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                1 |              5 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                                              |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[44]_9                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[38]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[14]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[2]_4                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[2]_4                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_maint_ctrl/i_maint_ctrl/sel                                                                                                                                                                                                                   | i_softmc/i_maint_ctrl/i_maint_ctrl/maint_prescaler_r[5]_i_1_n_0                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[44]_5                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_9[1]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[20]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[8]_9                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_15[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[44]_9                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_27[1]                                                                                                                                                                         |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_17[1]                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[32]_4                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_25[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[26]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[2]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[38]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[20]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[44]_9                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_3[1]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_19[1]                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_28[1]                                                                                                                                                                         |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[14]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[38]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[8]_9                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[2]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[38]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[32]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[32]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[38]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_7[1]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[32]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[44]_5                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[2]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[26]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_23[1]                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[14]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[8]_4                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_5[1]                                                                                                                                                                          |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                                          |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_21[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[44]_5                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_13[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_11[1]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[8]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[38]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[8]_4                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[14]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[26]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[32]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[14]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[14]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_9[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff_1[1]                                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_1[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                1 |              6 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/blk1.(null)[0].diff[1]                                                                                                                                                                            |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[8]_9                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[32]_4                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[2]_4                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[20]_4                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[1]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[0]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[3]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[5]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                4 |              7 |         1.75 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[4]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                3 |              7 |         2.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[7]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[2]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |              7 |         3.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rd_vref_value0_out[6]                                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                1 |              7 |         7.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[21]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[39]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[33]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[45]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[33]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[39]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[45]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[33]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[39]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[45]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[39]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[27]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[27]_0                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[45]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[15]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[21]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[39]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[33]_0                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[15]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[45]_1                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_0                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[33]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[21]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[27]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[15]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[45]_1                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[39]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[33]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[21]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[15]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[45]_1                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[39]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[33]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[21]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[27]_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[39]_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[33]_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                                                   |                6 |              8 |         1.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[45]_1                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_iseq_disp/i_instr0_reg/E[0]                                                                                                                                                                                                                   | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              8 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep__0                                                                                                                                           |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep__0_0                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep__0_2                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_ADR_A_reg[11]                                                                                                                                            |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cal_ADR_A_reg[13]                                                                                                                                            |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep                                                                                                                                              |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep_0                                                                                                                                            |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/calDone_reg_rep__0_1                                                                                                                                         |                1 |              8 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/sys_clk_in_bufg      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/SS[0]                                                                                                                                                        |                4 |              8 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/enb                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |                4 |              9 |         2.25 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                                                              |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/E[0]                                                                                                                                                                                                                        | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                2 |             10 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_3                                                                                                                                                                                  |                8 |             11 |         1.38 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |        12.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                3 |             12 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                3 |             12 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                            |                4 |             13 |         3.25 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                    | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                                   | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                            |                2 |             17 |         8.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             18 |         4.50 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                                                                |                5 |             20 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                3 |             20 |         6.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                             | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                            |                4 |             20 |         5.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_maint_ctrl/i_zq_calib_ctrl/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                                            | i_softmc/i_maint_ctrl/i_zq_calib_ctrl/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                                                     |                3 |             20 |         6.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                6 |             20 |         3.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                                                                                                | i_softmc/i_instr0_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                6 |             20 |         3.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                              | i_softmc/i_instr1_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/srst_full_ff_i                                                                                                                                   |                3 |             20 |         6.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                6 |             24 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/outstanding_reads                                                                                                                                                           |                6 |             24 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                       | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |                7 |             26 |         3.71 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             28 |         9.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_iseq_disp/i_instr_dispatcher/aref_set_trfc_reg_0[0]                                                                                                                                                                                           | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               11 |             28 |         2.55 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_maint_ctrl/i_autoref_ctrl/autoref_timer_r[0]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_iseq_disp/i_instr_dispatcher/E[0]                                                                                                                                                                                                             | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |                7 |             29 |         4.14 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                      | i_softmc/i_rdback_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0]                                                                                                                                            |                5 |             30 |         6.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_maint_handler/E[0]                                                                                                                                                                                                                            | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               10 |             31 |         3.10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             32 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                     |               10 |             32 |         3.20 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                            | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                     |               11 |             32 |         2.91 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                     | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                          |                4 |             32 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                                      | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                                           |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |             32 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/genblk6[0].mcal_DQ0In_lrdimm_or_r_reg0                                                                                                                                      |               14 |             32 |         2.29 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                   | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |                4 |             32 |         8.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                    |               18 |             32 |         1.78 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               16 |             32 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             32 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             32 |         1.88 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               15 |             32 |         2.13 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_2                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_4                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               13 |             32 |         2.46 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_13[0]                                                                                                                                                                                               | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               11 |             32 |         2.91 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_7[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               10 |             32 |         3.20 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               20 |             32 |         1.60 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[21].sync_reg_reg[1]_0[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               18 |             32 |         1.78 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               22 |             32 |         1.45 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[18].sync_reg_reg[1]_0[0]                                                                                                                                                                                               | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               12 |             32 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_iseq_disp/i_instr0_reg/r_ready                                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               10 |             33 |         3.30 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | i_softmc/i_iseq_disp/i_instr1_reg/r_ready                                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               11 |             33 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                        | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[1].I_Part_Of_Zero_Detect/SR[0]                                                                        |                5 |             33 |         6.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |         5.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                                        |               15 |             34 |         2.27 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                 |               12 |             36 |         3.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             39 |         2.79 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[0]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               24 |             48 |         2.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[6]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               18 |             48 |         2.67 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[5]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               23 |             48 |         2.09 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[7]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               20 |             48 |         2.40 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[3]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               23 |             48 |         2.09 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[1]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               26 |             48 |         1.85 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[4]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               23 |             48 |         2.09 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_io_addr_sync/SYNC[3].sync_reg_reg[1]_1[2]                                                                                                                                                                                                | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               21 |             48 |         2.29 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               27 |             50 |         1.85 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                                                              |               13 |             54 |         4.15 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                          |                6 |             55 |         9.17 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_6                                                                                                                                              |               14 |             56 |         4.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe00_in                                                                                                                                                                                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                      |               18 |             60 |         3.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                           | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                |               22 |             63 |         2.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |         2.74 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                                     |               25 |             64 |         2.56 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                                             |               28 |             71 |         2.54 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                    |                                                                                                                                                                                                                                         |                5 |             75 |        15.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_clb2phy_fifo_rden[0]                                                                                                                                                    |               38 |             80 |         2.11 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                                                     |               23 |             84 |         3.65 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                                                              |               25 |             96 |         3.84 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                                                              |               26 |            100 |         3.85 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                                                              |               29 |            102 |         3.52 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               51 |            107 |         2.10 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_valid_reg_0                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |            128 |        16.00 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/genBit[0].u_ddr_mc_wr_bit/wrDataVal_reg                                                                                                              |               83 |            136 |         1.64 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                             |               41 |            143 |         3.49 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_0                                                                                                                                                                  |              105 |            144 |         1.37 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                      |               45 |            148 |         3.29 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                          | u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                      |               73 |            188 |         2.58 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                            |               60 |            272 |         4.53 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/dbg_clk              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               45 |            296 |         6.58 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/CLK                  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              138 |            554 |         4.01 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 | u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                            |                                                                                                                                                                                                                                         |              108 |            576 |         5.33 |
|  u_ddr4_0/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1020 |           4962 |         4.86 |
+-----------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


