ENOMEM	,	V_20
nouveau_pm_level	,	V_3
nv04_pm_clocks_set	,	F_12
dev_priv	,	V_22
perflvl	,	V_4
drm_device	,	V_1
dev	,	V_2
u32	,	T_1
reg	,	V_24
nv04_pm_clocks_get	,	F_1
id	,	V_10
state	,	V_32
info	,	V_18
ret	,	V_5
NV_40	,	V_26
init	,	V_35
clk	,	V_13
nouveau_timer_engine	,	V_28
core	,	V_7
PLL_MEMORY	,	V_8
nv_mask	,	F_13
calc_pll	,	F_3
GFP_KERNEL	,	V_19
khz	,	V_11
nouveau_hw_get_clock	,	F_2
memory	,	V_9
kfree	,	F_9
nouveau_hw_setpll	,	F_11
pre_state	,	V_27
prog_pll	,	F_10
NV_30	,	V_33
nv04_pm_clocks_pre	,	F_6
drm_nouveau_private	,	V_21
get_pll_limits	,	F_4
timer	,	V_31
kzalloc	,	F_7
engine	,	V_30
NV_20	,	V_34
ptimer	,	V_29
PLL_CORE	,	V_6
card_type	,	V_25
nouveau_calc_pll_mnp	,	F_5
EINVAL	,	V_16
nv04_pm_state	,	V_17
pll	,	V_14
nv04_pm_clock	,	V_12
dev_private	,	V_23
calc	,	V_15
ERR_PTR	,	F_8
