Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 14 05:01:19 2024
| Host         : Raid-ThinkTank running 64-bit Linux Mint 22
| Command      : report_control_sets -verbose -file sev_seg_top_control_sets_placed.rpt
| Design       : sev_seg_top
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              66 |           21 |
| No           | Yes                   | No                     |              20 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              27 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------+------------------------------------------------+------------------+----------------+
|         Clock Signal        |        Enable Signal       |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-----------------------------+----------------------------+------------------------------------------------+------------------+----------------+
|  clkDiv1/comp1/signal       |                            | RX1/shift_register_inst/AR[0]                  |                1 |              1 |
|  clkDiv2/comp1/signal_reg_0 |                            | RX1/shift_register_inst/AR[0]                  |                1 |              1 |
|  clkDiv1/dff1/dividedClock  | TX1/fsm1/en                | TX1/fsm1/FSM_sequential_current_state_reg[0]_0 |                1 |              3 |
|  clkDiv1/dff1/dividedClock  |                            | RX1/shift_register_inst/AR[0]                  |                2 |              4 |
|  clkDiv2/dff1/CLK           | RX1/fsm_receiver_inst/E[0] | RX1/shift_register_inst/AR[0]                  |                1 |              4 |
|  clkDiv2/dff1/CLK           | RX1/rx_dp_inst/one/E[0]    | RX1/shift_register_inst/AR[0]                  |                1 |              4 |
|  clkDiv2/dff1/CLK           |                            | RX1/shift_register_inst/AR[0]                  |                1 |              6 |
|  clkDiv1/dff1/dividedClock  | TX1/fsm1/LED_OBUF[1]       | RX1/shift_register_inst/AR[0]                  |                2 |              8 |
|  clkDiv2/dff1/CLK           | RX1/fsm_receiver_inst/Q[3] | RX1/shift_register_inst/AR[0]                  |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG        |                            | clkDiv2/comp1/resetSignal_reg_0                |                6 |             23 |
|  CLK100MHZ_IBUF_BUFG        |                            | RX1/shift_register_inst/AR[0]                  |                7 |             24 |
|  CLK100MHZ_IBUF_BUFG        |                            | clkDiv1/comp1/resetSignal_reg_0                |                8 |             27 |
+-----------------------------+----------------------------+------------------------------------------------+------------------+----------------+


