Core: MebX_Qsys_Project_m2_ddr2_memory_p0 - Instance: SOPC_INST|m2_ddr2_memory
Path, Setup Margin, Hold Margin
"Address Command (Slow 900mV 85C Model)",0.176,0.577
"Bus Turnaround Time (Slow 900mV 85C Model)",5.427,--
"Core (Slow 900mV 85C Model)",0.183,0.212
"Core Recovery/Removal (Slow 900mV 85C Model)",0.433,0.525
"Read Capture (Slow 900mV 85C Model)",0.15,0.102
"Read Resync (Slow 900mV 85C Model)",2.692,5.24
"Write (Slow 900mV 85C Model)",-0.084,-0.084
"Write Leveling tDQSS (Slow 900mV 85C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 85C Model)",0.42,0.42
"Address Command (Slow 900mV 0C Model)",0.159,0.647
"Bus Turnaround Time (Slow 900mV 0C Model)",5.465,--
"Core (Slow 900mV 0C Model)",0.385,0.257
"Core Recovery/Removal (Slow 900mV 0C Model)",0.679,0.504
"Read Capture (Slow 900mV 0C Model)",0.152,0.104
"Read Resync (Slow 900mV 0C Model)",2.769,5.344
"Write (Slow 900mV 0C Model)",-0.057,-0.057
"Write Leveling tDQSS (Slow 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Slow 900mV 0C Model)",0.42,0.42
"Address Command (Fast 900mV 0C Model)",0.128,0.831
"Bus Turnaround Time (Fast 900mV 0C Model)",5.519,--
"Core (Fast 900mV 0C Model)",0.645,0.124
"Core Recovery/Removal (Fast 900mV 0C Model)",2.326,0.274
"Read Capture (Fast 900mV 0C Model)",0.182,0.134
"Read Resync (Fast 900mV 0C Model)",3.237,5.775
"Write (Fast 900mV 0C Model)",-0.076,-0.076
"Write Leveling tDQSS (Fast 900mV 0C Model)",0.392,0.392
"Write Leveling tDSS/tDSH (Fast 900mV 0C Model)",0.42,0.42
