 Timing Path to inRegB/Q_reg[14]/D 
  
 Path Start Point : b[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[14]                              Rise  0.2000  0.0000 0.0000             1.22752  0.894119 2.12164           1       100      c             | 
|    inRegB/D[14]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_16/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_16/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.202102 0.699202 0.901304          1       100                    | 
|    inRegB/CLOCK_slh__c214/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c214/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.434371 0.699202 1.13357           1       100                    | 
|    inRegB/CLOCK_slh__c215/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c215/Z CLKBUF_X1 Rise  0.2930  0.0410 0.0180             5.48532  1.06234  6.54766           1       100                    | 
|    inRegB/Q_reg[14]/D       DFF_X1    Rise  0.2910 -0.0020 0.0180    -0.0030           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[14]/CK       DFF_X1        Rise  0.2530 0.0120 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2530 0.2530 | 
| library hold check                        |  0.0220 0.2750 | 
| data required time                        |  0.2750        | 
|                                           |                | 
| data arrival time                         |  0.2910        | 
| data required time                        | -0.2750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0160        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[9]/D 
  
 Path Start Point : b[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[9]                               Rise  0.2000  0.0000 0.0000             1.61494  0.894119 2.50906           1       100      c             | 
|    inRegB/D[9]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_11/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_11/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.278986 0.699202 0.978188          1       100                    | 
|    inRegB/CLOCK_slh__c218/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c218/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.227138 0.699202 0.92634           1       100                    | 
|    inRegB/CLOCK_slh__c219/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c219/Z CLKBUF_X1 Rise  0.3070  0.0550 0.0330             11.6818  1.06234  12.7441           1       100                    | 
|    inRegB/Q_reg[9]/D        DFF_X1    Rise  0.3050 -0.0020 0.0330    -0.0040           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[9]/CK        DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0260 0.2750 | 
| data required time                        |  0.2750        | 
|                                           |                | 
| data arrival time                         |  0.3050        | 
| data required time                        | -0.2750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0300        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[10]/D 
  
 Path Start Point : b[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[10]                              Rise  0.2000  0.0000 0.0000             1.82798  0.894119 2.72209           1       100      c             | 
|    inRegB/D[10]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_12/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_12/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.288605 0.699202 0.987808          1       100                    | 
|    inRegB/CLOCK_slh__c216/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c216/Z CLKBUF_X1 Rise  0.2540  0.0280 0.0080             0.885559 0.699202 1.58476           1       100                    | 
|    inRegB/CLOCK_slh__c217/A CLKBUF_X1 Rise  0.2540  0.0000 0.0080                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c217/Z CLKBUF_X1 Rise  0.3160  0.0620 0.0400             14.609   1.06234  15.6714           1       100                    | 
|    inRegB/Q_reg[10]/D       DFF_X1    Rise  0.3140 -0.0020 0.0400    -0.0050           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[10]/CK       DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0290 0.2780 | 
| data required time                        |  0.2780        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0360        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[10]/D 
  
 Path Start Point : a[10] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[10]                              Rise  0.2000  0.0000 0.0000             0.399611   0.894119 1.29373           1       100      c             | 
|    inRegA/D[10]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegA/i_0_12/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegA/i_0_12/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.133734   0.699202 0.832936          1       100                    | 
|    inRegA/CLOCK_slh__c449/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c449/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.162573   0.699202 0.861775          1       100                    | 
|    inRegA/CLOCK_slh__c450/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c450/Z CLKBUF_X1 Rise  0.2740  0.0240 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c451/A CLKBUF_X1 Rise  0.2740  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c451/Z CLKBUF_X1 Rise  0.3080  0.0340 0.0130             3.08496    1.06234  4.1473            1       100                    | 
|    inRegA/Q_reg[10]/D       DFF_X1    Rise  0.3070 -0.0010 0.0130    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[10]/CK       DFF_X1        Rise  0.2480 0.0060 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0200 0.2680 | 
| data required time                        |  0.2680        | 
|                                           |                | 
| data arrival time                         |  0.3070        | 
| data required time                        | -0.2680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0390        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[5]/D 
  
 Path Start Point : b[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[5]                               Rise  0.2000  0.0000 0.0000             0.93772  0.894119 1.83184           1       100      c             | 
|    inRegB/D[5]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_7/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_7/ZN          AND2_X1   Rise  0.2250  0.0250 0.0070             0.164322 0.699202 0.863524          1       100                    | 
|    inRegB/CLOCK_slh__c196/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c196/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.132651 0.699202 0.831853          1       100                    | 
|    inRegB/CLOCK_slh__c197/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c197/Z CLKBUF_X1 Rise  0.2750  0.0250 0.0060             0.12672  0.699202 0.825922          1       100                    | 
|    inRegB/CLOCK_slh__c198/A CLKBUF_X1 Rise  0.2750  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c198/Z CLKBUF_X1 Rise  0.3100  0.0350 0.0140             3.49627  1.06234  4.55861           1       100                    | 
|    inRegB/Q_reg[5]/D        DFF_X1    Rise  0.3080 -0.0020 0.0140    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[5]/CK        DFF_X1        Rise  0.2480 0.0070 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0200 0.2680 | 
| data required time                        |  0.2680        | 
|                                           |                | 
| data arrival time                         |  0.3080        | 
| data required time                        | -0.2680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[11]/D 
  
 Path Start Point : b[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                              Rise  0.2000 0.0000 0.0000 3.43076  0.894119 4.32488           1       100      c             | 
|    inRegB/D[11]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_13/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_13/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.260978 0.699202 0.96018           1       100                    | 
|    inRegB/CLOCK_slh__c172/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c172/Z CLKBUF_X1 Rise  0.2520 0.0260 0.0070 0.315435 0.699202 1.01464           1       100                    | 
|    inRegB/CLOCK_slh__c173/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c173/Z CLKBUF_X1 Rise  0.2770 0.0250 0.0060 0.14035  0.699202 0.839552          1       100                    | 
|    inRegB/CLOCK_slh__c174/A CLKBUF_X1 Rise  0.2770 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c174/Z CLKBUF_X1 Rise  0.3080 0.0310 0.0110 1.95413  1.06234  3.01647           1       100                    | 
|    inRegB/Q_reg[11]/D       DFF_X1    Rise  0.3080 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[11]/CK       DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0190 0.2680 | 
| data required time                        |  0.2680        | 
|                                           |                | 
| data arrival time                         |  0.3080        | 
| data required time                        | -0.2680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[7]/D 
  
 Path Start Point : b[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                               Rise  0.2000  0.0000 0.0000             1.16444    0.894119 2.05856           1       100      c             | 
|    inRegB/D[7]                        Rise  0.2000  0.0000                                                                                         | 
|    inRegB/i_0_9/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegB/i_0_9/ZN          AND2_X1   Rise  0.2260  0.0260 0.0070             0.244458   0.699202 0.94366           1       100                    | 
|    inRegB/CLOCK_slh__c184/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c184/Z CLKBUF_X1 Rise  0.2510  0.0250 0.0060             0.167882   0.699202 0.867084          1       100                    | 
|    inRegB/CLOCK_slh__c185/A CLKBUF_X1 Rise  0.2510  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c185/Z CLKBUF_X1 Rise  0.2750  0.0240 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c186/A CLKBUF_X1 Rise  0.2750  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c186/Z CLKBUF_X1 Rise  0.3100  0.0350 0.0130             3.28964    1.06234  4.35198           1       100                    | 
|    inRegB/Q_reg[7]/D        DFF_X1    Rise  0.3090 -0.0010 0.0130    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[7]/CK        DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0200 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0400        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[9]/D 
  
 Path Start Point : a[9] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[9]                               Rise  0.2000 0.0000 0.0000 3.10524    0.894119 3.99935           1       100      c             | 
|    inRegA/D[9]                        Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_11/A2         AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    inRegA/i_0_11/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.162434   0.699202 0.861636          1       100                    | 
|    inRegA/CLOCK_slh__c455/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c455/Z CLKBUF_X1 Rise  0.2510 0.0260 0.0070 0.278015   0.699202 0.977217          1       100                    | 
|    inRegA/CLOCK_slh__c456/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c456/Z CLKBUF_X1 Rise  0.2760 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c457/A CLKBUF_X1 Rise  0.2760 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c457/Z CLKBUF_X1 Rise  0.3030 0.0270 0.0070 0.300727   1.06234  1.36307           1       100                    | 
|    inRegA/Q_reg[9]/D        DFF_X1    Rise  0.3030 0.0000 0.0070            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[9]/CK        DFF_X1        Rise  0.2440 0.0020 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0180 0.2620 | 
| data required time                        |  0.2620        | 
|                                           |                | 
| data arrival time                         |  0.3030        | 
| data required time                        | -0.2620        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[11]/D 
  
 Path Start Point : a[11] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[11]                              Rise  0.2000  0.0000 0.0000             0.941181   0.894119 1.8353            1       100      c             | 
|    inRegA/D[11]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegA/i_0_13/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegA/i_0_13/ZN         AND2_X1   Rise  0.2250  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c467/A CLKBUF_X1 Rise  0.2250  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c467/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.185719   0.699202 0.884921          1       100                    | 
|    inRegA/CLOCK_slh__c468/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c468/Z CLKBUF_X1 Rise  0.2750  0.0250 0.0060             0.221501   0.699202 0.920703          1       100                    | 
|    inRegA/CLOCK_slh__c469/A CLKBUF_X1 Rise  0.2750  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c469/Z CLKBUF_X1 Rise  0.3090  0.0340 0.0130             3.07984    1.06234  4.14218           1       100                    | 
|    inRegA/Q_reg[11]/D       DFF_X1    Rise  0.3080 -0.0010 0.0130    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[11]/CK       DFF_X1        Rise  0.2470 0.0050 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2470 0.2470 | 
| library hold check                        |  0.0200 0.2670 | 
| data required time                        |  0.2670        | 
|                                           |                | 
| data arrival time                         |  0.3080        | 
| data required time                        | -0.2670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[27]/D 
  
 Path Start Point : a[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[27]                              Rise  0.2000  0.0000 0.0000             0.303957   0.894119 1.19808           1       100      c             | 
|    inRegA/D[27]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegA/i_0_29/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegA/i_0_29/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.2453     0.699202 0.944502          1       100                    | 
|    inRegA/CLOCK_slh__c443/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c443/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.286343   0.699202 0.985545          1       100                    | 
|    inRegA/CLOCK_slh__c444/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c444/Z CLKBUF_X1 Rise  0.2770  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c445/A CLKBUF_X1 Rise  0.2770  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c445/Z CLKBUF_X1 Rise  0.3100  0.0330 0.0120             2.39033    1.06234  3.45267           1       100                    | 
|    inRegA/Q_reg[27]/D       DFF_X1    Rise  0.3090 -0.0010 0.0120    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[27]/CK       DFF_X1        Rise  0.2480 0.0060 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0200 0.2680 | 
| data required time                        |  0.2680        | 
|                                           |                | 
| data arrival time                         |  0.3090        | 
| data required time                        | -0.2680        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0410        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[12]/D 
  
 Path Start Point : b[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[12]                              Rise  0.2000 0.0000 0.0000 3.08353  0.894119 3.97765           1       100      c             | 
|    inRegB/D[12]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_14/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_14/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070 0.153221 0.699202 0.852423          1       100                    | 
|    inRegB/CLOCK_slh__c178/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c178/Z CLKBUF_X1 Rise  0.2510 0.0260 0.0070 0.328298 0.699202 1.0275            1       100                    | 
|    inRegB/CLOCK_slh__c179/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c179/Z CLKBUF_X1 Rise  0.2780 0.0270 0.0080 0.773636 0.699202 1.47284           1       100                    | 
|    inRegB/CLOCK_slh__c180/A CLKBUF_X1 Rise  0.2780 0.0000 0.0080          0.77983                                                   | 
|    inRegB/CLOCK_slh__c180/Z CLKBUF_X1 Rise  0.3070 0.0290 0.0080 0.778386 1.06234  1.84073           1       100                    | 
|    inRegB/Q_reg[12]/D       DFF_X1    Rise  0.3070 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[12]/CK       DFF_X1        Rise  0.2470 0.0060 0.0550          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2470 0.2470 | 
| library hold check                        |  0.0180 0.2650 | 
| data required time                        |  0.2650        | 
|                                           |                | 
| data arrival time                         |  0.3070        | 
| data required time                        | -0.2650        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0420        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[25]/D 
  
 Path Start Point : a[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[25]                              Rise  0.2000  0.0000 0.0000             1.83841  0.894119 2.73253           1       100      c             | 
|    inRegA/D[25]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_27/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_27/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.278593 0.699202 0.977795          1       100                    | 
|    inRegA/CLOCK_slh__c485/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c485/Z CLKBUF_X1 Rise  0.2510  0.0250 0.0060             0.14417  0.699202 0.843372          1       100                    | 
|    inRegA/CLOCK_slh__c486/A CLKBUF_X1 Rise  0.2510  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c486/Z CLKBUF_X1 Rise  0.2760  0.0250 0.0060             0.128408 0.699202 0.82761           1       100                    | 
|    inRegA/CLOCK_slh__c487/A CLKBUF_X1 Rise  0.2760  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c487/Z CLKBUF_X1 Rise  0.3090  0.0330 0.0120             2.54405  1.06234  3.60639           1       100                    | 
|    inRegA/Q_reg[25]/D       DFF_X1    Rise  0.3070 -0.0020 0.0120    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[25]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0200 0.2640 | 
| data required time                        |  0.2640        | 
|                                           |                | 
| data arrival time                         |  0.3070        | 
| data required time                        | -0.2640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[13]/D 
  
 Path Start Point : b[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[13]                              Rise  0.2000  0.0000 0.0000             0.499148   0.894119 1.39327           1       100      c             | 
|    inRegB/D[13]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegB/i_0_15/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegB/i_0_15/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.163668   0.699202 0.86287           1       100                    | 
|    inRegB/CLOCK_slh__c190/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c190/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c191/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c191/Z CLKBUF_X1 Rise  0.2750  0.0250 0.0060             0.170291   0.699202 0.869493          1       100                    | 
|    inRegB/CLOCK_slh__c192/A CLKBUF_X1 Rise  0.2750  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c192/Z CLKBUF_X1 Rise  0.3140  0.0390 0.0170             4.79047    1.06234  5.85281           1       100                    | 
|    inRegB/Q_reg[13]/D       DFF_X1    Rise  0.3130 -0.0010 0.0170    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[13]/CK       DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0210 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0430        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[13]/D 
  
 Path Start Point : a[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[13]                              Rise  0.2000 0.0000 0.0000 5.91026  0.894119 6.80438           1       100      c             | 
|    inRegA/D[13]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_15/A2         AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_15/ZN         AND2_X1   Rise  0.2260 0.0260 0.0070 0.201629 0.699202 0.900831          1       100                    | 
|    inRegA/CLOCK_slh__c473/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c473/Z CLKBUF_X1 Rise  0.2520 0.0260 0.0070 0.340085 0.699202 1.03929           1       100                    | 
|    inRegA/CLOCK_slh__c474/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c474/Z CLKBUF_X1 Rise  0.2780 0.0260 0.0070 0.22589  0.699202 0.925092          1       100                    | 
|    inRegA/CLOCK_slh__c475/A CLKBUF_X1 Rise  0.2780 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c475/Z CLKBUF_X1 Rise  0.3080 0.0300 0.0090 1.17173  1.06234  2.23407           1       100                    | 
|    inRegA/Q_reg[13]/D       DFF_X1    Rise  0.3080 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[13]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0190 0.2630 | 
| data required time                        |  0.2630        | 
|                                           |                | 
| data arrival time                         |  0.3080        | 
| data required time                        | -0.2630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[6]/D 
  
 Path Start Point : b[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                               Rise  0.2000  0.0000 0.0000             1.10003  0.894119 1.99415           1       100      c             | 
|    inRegB/D[6]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegB/i_0_8/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_8/ZN          AND2_X1   Rise  0.2260  0.0260 0.0070             0.228248 0.699202 0.92745           1       100                    | 
|    inRegB/CLOCK_slh__c202/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c202/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.250385 0.699202 0.949587          1       100                    | 
|    inRegB/CLOCK_slh__c203/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c203/Z CLKBUF_X1 Rise  0.2780  0.0260 0.0070             0.436247 0.699202 1.13545           1       100                    | 
|    inRegB/CLOCK_slh__c204/A CLKBUF_X1 Rise  0.2780  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c204/Z CLKBUF_X1 Rise  0.3150  0.0370 0.0150             4.01437  1.06234  5.07671           1       100                    | 
|    inRegB/Q_reg[6]/D        DFF_X1    Rise  0.3140 -0.0010 0.0150    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[6]/CK        DFF_X1        Rise  0.2480 0.0070 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2480 0.2480 | 
| library hold check                        |  0.0210 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3140        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[1]/D 
  
 Path Start Point : a[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[1]                               Rise  0.2000 0.0000 0.0000             2.94496    0.894119 3.83908           1       100      c             | 
|    inRegA/D[1]                        Rise  0.2000 0.0000                                                                                         | 
|    inRegA/i_0_3/A2          AND2_X1   Rise  0.2000 0.0000 0.0000                        0.97463                                                   | 
|    inRegA/i_0_3/ZN          AND2_X1   Rise  0.2260 0.0260 0.0070             0.434756   0.699202 1.13396           1       100                    | 
|    inRegA/CLOCK_slh__c461/A CLKBUF_X1 Rise  0.2260 0.0000 0.0070                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c461/Z CLKBUF_X1 Rise  0.2510 0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c462/A CLKBUF_X1 Rise  0.2510 0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c462/Z CLKBUF_X1 Rise  0.2760 0.0250 0.0060             0.209884   0.699202 0.909086          1       100                    | 
|    inRegA/CLOCK_slh__c463/A CLKBUF_X1 Rise  0.2760 0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c463/Z CLKBUF_X1 Rise  0.3240 0.0480 0.0250             8.39968    1.06234  9.46202           1       100                    | 
|    inRegA/Q_reg[1]/D        DFF_X1    Rise  0.3240 0.0000 0.0250    -0.0010             1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[1]/CK        DFF_X1        Rise  0.2550 0.0130 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2550 0.2550 | 
| library hold check                        |  0.0240 0.2790 | 
| data required time                        |  0.2790        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0450        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[20]/D 
  
 Path Start Point : a[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[20]                              Rise  0.2000  0.0000 0.0000             1.20809  0.894119 2.10221           1       100      c             | 
|    inRegA/D[20]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_22/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_22/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.382873 0.699202 1.08208           1       100                    | 
|    inRegA/CLOCK_slh__c494/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c494/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.408376 0.699202 1.10758           1       100                    | 
|    inRegA/CLOCK_slh__c495/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c495/Z CLKBUF_X1 Rise  0.2770  0.0250 0.0060             0.139181 0.699202 0.838383          1       100                    | 
|    inRegA/CLOCK_slh__c496/A CLKBUF_X1 Rise  0.2770  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c496/Z CLKBUF_X1 Rise  0.3130  0.0360 0.0140             3.52114  1.06234  4.58348           1       100                    | 
|    inRegA/Q_reg[20]/D       DFF_X1    Rise  0.3120 -0.0010 0.0140    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[20]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0200 0.2640 | 
| data required time                        |  0.2640        | 
|                                           |                | 
| data arrival time                         |  0.3120        | 
| data required time                        | -0.2640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[8]/D 
  
 Path Start Point : a[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[8]                               Rise  0.2000  0.0000 0.0000             4.63569  0.894119 5.52981           1       100      c             | 
|    inRegA/D[8]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_10/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_10/ZN         AND2_X1   Rise  0.2250  0.0250 0.0070             0.121132 0.699202 0.820334          1       100                    | 
|    inRegA/CLOCK_slh__c500/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c500/Z CLKBUF_X1 Rise  0.2500  0.0250 0.0060             0.13581  0.699202 0.835012          1       100                    | 
|    inRegA/CLOCK_slh__c501/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c501/Z CLKBUF_X1 Rise  0.2750  0.0250 0.0060             0.140128 0.699202 0.83933           1       100                    | 
|    inRegA/CLOCK_slh__c502/A CLKBUF_X1 Rise  0.2750  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c502/Z CLKBUF_X1 Rise  0.3160  0.0410 0.0190             5.73885  1.06234  6.8012            1       100                    | 
|    inRegA/Q_reg[8]/D        DFF_X1    Rise  0.3150 -0.0010 0.0190    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[8]/CK        DFF_X1        Rise  0.2450 0.0030 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2450 0.2450 | 
| library hold check                        |  0.0220 0.2670 | 
| data required time                        |  0.2670        | 
|                                           |                | 
| data arrival time                         |  0.3150        | 
| data required time                        | -0.2670        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0480        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[12]/D 
  
 Path Start Point : a[12] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[12]                              Rise  0.2000  0.0000 0.0000             1.29167  0.894119 2.18579           1       100      c             | 
|    inRegA/D[12]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_14/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_14/ZN         AND2_X1   Rise  0.2270  0.0270 0.0080             0.558558 0.699202 1.25776           1       100                    | 
|    inRegA/CLOCK_slh__c491/A CLKBUF_X1 Rise  0.2270  0.0000 0.0080                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c491/Z CLKBUF_X1 Rise  0.2540  0.0270 0.0070             0.405367 0.699202 1.10457           1       100                    | 
|    inRegA/CLOCK_slh__c492/A CLKBUF_X1 Rise  0.2540  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c492/Z CLKBUF_X1 Rise  0.2800  0.0260 0.0070             0.486087 0.699202 1.18529           1       100                    | 
|    inRegA/CLOCK_slh__c493/A CLKBUF_X1 Rise  0.2800  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c493/Z CLKBUF_X1 Rise  0.3150  0.0350 0.0130             3.11023  1.06234  4.17258           1       100                    | 
|    inRegA/Q_reg[12]/D       DFF_X1    Rise  0.3130 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[12]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0200 0.2640 | 
| data required time                        |  0.2640        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[23]/D 
  
 Path Start Point : a[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[23]                              Rise  0.2000  0.0000 0.0000             0.211731 0.894119 1.10585           1       100      c             | 
|    inRegA/D[23]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_25/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_25/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.253439 0.699202 0.952641          1       100                    | 
|    inRegA/CLOCK_slh__c482/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c482/Z CLKBUF_X1 Rise  0.2520  0.0260 0.0070             0.244608 0.699202 0.94381           1       100                    | 
|    inRegA/CLOCK_slh__c483/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c483/Z CLKBUF_X1 Rise  0.2780  0.0260 0.0070             0.454798 0.699202 1.154             1       100                    | 
|    inRegA/CLOCK_slh__c484/A CLKBUF_X1 Rise  0.2780  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c484/Z CLKBUF_X1 Rise  0.3140  0.0360 0.0140             3.57698  1.06234  4.63932           1       100                    | 
|    inRegA/Q_reg[23]/D       DFF_X1    Rise  0.3130 -0.0010 0.0140    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[23]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0200 0.2640 | 
| data required time                        |  0.2640        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[24]/D 
  
 Path Start Point : a[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[24]                              Rise  0.2000  0.0000 0.0000             2.28896  0.894119 3.18308           1       100      c             | 
|    inRegA/D[24]                       Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_26/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_26/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.468715 0.699202 1.16792           1       100                    | 
|    inRegA/CLOCK_slh__c479/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c479/Z CLKBUF_X1 Rise  0.2530  0.0270 0.0070             0.706129 0.699202 1.40533           1       100                    | 
|    inRegA/CLOCK_slh__c480/A CLKBUF_X1 Rise  0.2530  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c480/Z CLKBUF_X1 Rise  0.2790  0.0260 0.0070             0.482978 0.699202 1.18218           1       100                    | 
|    inRegA/CLOCK_slh__c481/A CLKBUF_X1 Rise  0.2790  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c481/Z CLKBUF_X1 Rise  0.3150  0.0360 0.0140             3.378    1.06234  4.44034           1       100                    | 
|    inRegA/Q_reg[24]/D       DFF_X1    Rise  0.3130 -0.0020 0.0140    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[24]/CK       DFF_X1        Rise  0.2440 0.0020 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2440 0.2440 | 
| library hold check                        |  0.0200 0.2640 | 
| data required time                        |  0.2640        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2640        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0490        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[22]/D 
  
 Path Start Point : a[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[22]                              Rise  0.2000 0.0000 0.0000 1.09437    0.894119 1.98849           1       100      c             | 
|    inRegA/D[22]                       Rise  0.2000 0.0000                                                                             | 
|    inRegA/i_0_24/A2         AND2_X1   Rise  0.2000 0.0000 0.0000            0.97463                                                   | 
|    inRegA/i_0_24/ZN         AND2_X1   Rise  0.2250 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c497/A CLKBUF_X1 Rise  0.2250 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c497/Z CLKBUF_X1 Rise  0.2520 0.0270 0.0070 0.683051   0.699202 1.38225           1       100                    | 
|    inRegA/CLOCK_slh__c498/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c498/Z CLKBUF_X1 Rise  0.2780 0.0260 0.0070 0.27366    0.699202 0.972862          1       100                    | 
|    inRegA/CLOCK_slh__c499/A CLKBUF_X1 Rise  0.2780 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c499/Z CLKBUF_X1 Rise  0.3130 0.0350 0.0130 3.26882    1.06234  4.33116           1       100                    | 
|    inRegA/Q_reg[22]/D       DFF_X1    Rise  0.3130 0.0000 0.0130            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[22]/CK       DFF_X1        Rise  0.2430 0.0010 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2430 0.2430 | 
| library hold check                        |  0.0200 0.2630 | 
| data required time                        |  0.2630        | 
|                                           |                | 
| data arrival time                         |  0.3130        | 
| data required time                        | -0.2630        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0500        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[0]/D 
  
 Path Start Point : a[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[0]                               Rise  0.2000  0.0000 0.0000             0.285268 0.894119 1.17939           1       100      c             | 
|    inRegA/D[0]                        Rise  0.2000  0.0000                                                                                       | 
|    inRegA/i_0_2/A2          AND2_X1   Rise  0.2000  0.0000 0.0000                      0.97463                                                   | 
|    inRegA/i_0_2/ZN          AND2_X1   Rise  0.2250  0.0250 0.0070             0.186161 0.699202 0.885363          1       100                    | 
|    inRegA/CLOCK_slh__c488/A CLKBUF_X1 Rise  0.2250  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c488/Z CLKBUF_X1 Rise  0.2510  0.0260 0.0060             0.211149 0.699202 0.910351          1       100                    | 
|    inRegA/CLOCK_slh__c489/A CLKBUF_X1 Rise  0.2510  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c489/Z CLKBUF_X1 Rise  0.2770  0.0260 0.0070             0.533253 0.699202 1.23246           1       100                    | 
|    inRegA/CLOCK_slh__c490/A CLKBUF_X1 Rise  0.2770  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c490/Z CLKBUF_X1 Rise  0.3350  0.0580 0.0360             13.0149  1.06234  14.0773           1       100                    | 
|    inRegA/Q_reg[0]/D        DFF_X1    Rise  0.3330 -0.0020 0.0360    -0.0040           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[0]/CK        DFF_X1        Rise  0.2550 0.0130 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2550 0.2550 | 
| library hold check                        |  0.0270 0.2820 | 
| data required time                        |  0.2820        | 
|                                           |                | 
| data arrival time                         |  0.3330        | 
| data required time                        | -0.2820        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0510        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[26]/D 
  
 Path Start Point : b[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[26]                              Rise  0.2000 0.0000 0.0000             1.14535  0.894119 2.03947           1       100      c             | 
|    inRegB/D[26]                       Rise  0.2000 0.0000                                                                                       | 
|    inRegB/i_0_28/A2         AND2_X1   Rise  0.2000 0.0000 0.0000                      0.97463                                                   | 
|    inRegB/i_0_28/ZN         AND2_X1   Rise  0.2250 0.0250 0.0070             0.154515 0.699202 0.853717          1       100                    | 
|    inRegB/CLOCK_slh__c208/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c208/Z CLKBUF_X1 Rise  0.2500 0.0250 0.0060             0.180157 0.699202 0.879359          1       100                    | 
|    inRegB/CLOCK_slh__c209/A CLKBUF_X1 Rise  0.2500 0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c209/Z CLKBUF_X1 Rise  0.2750 0.0250 0.0070             0.240831 0.699202 0.940033          1       100                    | 
|    inRegB/CLOCK_slh__c210/A CLKBUF_X1 Rise  0.2750 0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c210/Z CLKBUF_X1 Rise  0.3320 0.0570 0.0330             12.32    1.06234  13.3824           1       100                    | 
|    inRegB/Q_reg[26]/D       DFF_X1    Rise  0.3320 0.0000 0.0330    -0.0010           1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[26]/CK       DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0270 0.2760 | 
| data required time                        |  0.2760        | 
|                                           |                | 
| data arrival time                         |  0.3320        | 
| data required time                        | -0.2760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0560        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[2]/D 
  
 Path Start Point : a[2] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[2]                               Rise  0.2000 0.0000 0.0000 0.567319 0.699202 1.26652           1       100      c             | 
|    CLOCK_slh__c62/A         CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c62/Z         CLKBUF_X1 Rise  0.2240 0.0240 0.0070 0.524885 0.894119 1.419             1       100                    | 
|    inRegA/D[2]                        Rise  0.2240 0.0000                                                                           | 
|    inRegA/i_0_4/A2          AND2_X1   Rise  0.2240 0.0000 0.0070          0.97463                                                   | 
|    inRegA/i_0_4/ZN          AND2_X1   Rise  0.2520 0.0280 0.0070 0.204462 0.699202 0.903664          1       100                    | 
|    inRegA/CLOCK_slh__c337/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c337/Z CLKBUF_X1 Rise  0.2770 0.0250 0.0060 0.135374 0.699202 0.834576          1       100                    | 
|    inRegA/CLOCK_slh__c338/A CLKBUF_X1 Rise  0.2770 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c338/Z CLKBUF_X1 Rise  0.3020 0.0250 0.0060 0.183728 0.699202 0.88293           1       100                    | 
|    inRegA/CLOCK_slh__c339/A CLKBUF_X1 Rise  0.3020 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c339/Z CLKBUF_X1 Rise  0.3300 0.0280 0.0080 0.833898 1.06234  1.89624           1       100                    | 
|    inRegA/Q_reg[2]/D        DFF_X1    Rise  0.3300 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[2]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2540 0.2540 | 
| library hold check                        |  0.0190 0.2730 | 
| data required time                        |  0.2730        | 
|                                           |                | 
| data arrival time                         |  0.3300        | 
| data required time                        | -0.2730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[8]/D 
  
 Path Start Point : b[8] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[8]                               Rise  0.2000  0.0000 0.0000             0.670857   0.894119 1.56498           1       100      c             | 
|    inRegB/D[8]                        Rise  0.2000  0.0000                                                                                         | 
|    inRegB/i_0_10/A2         AND2_X1   Rise  0.2000  0.0000 0.0000                        0.97463                                                   | 
|    inRegB/i_0_10/ZN         AND2_X1   Rise  0.2260  0.0260 0.0070             0.455637   0.699202 1.15484           1       100                    | 
|    inRegB/CLOCK_slh__c211/A CLKBUF_X1 Rise  0.2260  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c211/Z CLKBUF_X1 Rise  0.2510  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c212/A CLKBUF_X1 Rise  0.2510  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c212/Z CLKBUF_X1 Rise  0.2760  0.0250 0.0060             0.167705   0.699202 0.866907          1       100                    | 
|    inRegB/CLOCK_slh__c213/A CLKBUF_X1 Rise  0.2760  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c213/Z CLKBUF_X1 Rise  0.3340  0.0580 0.0340             12.551     1.06234  13.6133           1       100                    | 
|    inRegB/Q_reg[8]/D        DFF_X1    Rise  0.3330 -0.0010 0.0340    -0.0020             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[8]/CK        DFF_X1        Rise  0.2490 0.0080 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2490 0.2490 | 
| library hold check                        |  0.0270 0.2760 | 
| data required time                        |  0.2760        | 
|                                           |                | 
| data arrival time                         |  0.3330        | 
| data required time                        | -0.2760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0570        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[20]/D 
  
 Path Start Point : b[20] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                              Rise  0.2000  0.0000 0.0000             0.417554   0.699202 1.11676           1       100      c             | 
|    CLOCK_slh__c78/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                        0.77983                                                   | 
|    CLOCK_slh__c78/Z         CLKBUF_X1 Rise  0.2250  0.0250 0.0080             0.670112   0.894119 1.56423           1       100                    | 
|    inRegB/D[20]                       Rise  0.2250  0.0000                                                                                         | 
|    inRegB/i_0_22/A2         AND2_X1   Rise  0.2250  0.0000 0.0080                        0.97463                                                   | 
|    inRegB/i_0_22/ZN         AND2_X1   Rise  0.2530  0.0280 0.0070             0.202157   0.699202 0.901359          1       100                    | 
|    inRegB/CLOCK_slh__c148/A CLKBUF_X1 Rise  0.2530  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c148/Z CLKBUF_X1 Rise  0.2780  0.0250 0.0060             0.149688   0.699202 0.84889           1       100                    | 
|    inRegB/CLOCK_slh__c149/A CLKBUF_X1 Rise  0.2780  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c149/Z CLKBUF_X1 Rise  0.3020  0.0240 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c150/A CLKBUF_X1 Rise  0.3020  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c150/Z CLKBUF_X1 Rise  0.3340  0.0320 0.0110             2.31373    1.06234  3.37608           1       100                    | 
|    inRegB/Q_reg[20]/D       DFF_X1    Rise  0.3320 -0.0020 0.0110    -0.0020             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[20]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[20]/CK       DFF_X1        Rise  0.2540 0.0130 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2540 0.2540 | 
| library hold check                        |  0.0200 0.2740 | 
| data required time                        |  0.2740        | 
|                                           |                | 
| data arrival time                         |  0.3320        | 
| data required time                        | -0.2740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0580        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[4]/D 
  
 Path Start Point : b[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[4]                              Rise  0.2000  0.0000 0.0000             1.93929  0.699202 2.63849           1       100      c             | 
|    CLOCK_slh__c46/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c46/Z        CLKBUF_X1 Rise  0.2280  0.0280 0.0100             1.85255  0.894119 2.74667           1       100                    | 
|    inRegB/D[4]                       Rise  0.2280  0.0000                                                                                       | 
|    inRegB/i_0_6/A2         AND2_X1   Rise  0.2270 -0.0010 0.0100    -0.0010           0.97463                                                   | 
|    inRegB/i_0_6/ZN         AND2_X1   Rise  0.2560  0.0290 0.0070             0.313103 0.699202 1.01231           1       100                    | 
|    inRegB/CLOCK_slh__c90/A CLKBUF_X1 Rise  0.2560  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c90/Z CLKBUF_X1 Rise  0.2820  0.0260 0.0070             0.340545 0.699202 1.03975           1       100                    | 
|    inRegB/CLOCK_slh__c91/A CLKBUF_X1 Rise  0.2820  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c91/Z CLKBUF_X1 Rise  0.3070  0.0250 0.0060             0.177571 0.699202 0.876773          1       100                    | 
|    inRegB/CLOCK_slh__c92/A CLKBUF_X1 Rise  0.3070  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c92/Z CLKBUF_X1 Rise  0.3370  0.0300 0.0090             1.35332  1.06234  2.41566           1       100                    | 
|    inRegB/Q_reg[4]/D       DFF_X1    Rise  0.3370  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[4]/CK        DFF_X1        Rise  0.2600 0.0190 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2600 0.2600 | 
| library hold check                        |  0.0190 0.2790 | 
| data required time                        |  0.2790        | 
|                                           |                | 
| data arrival time                         |  0.3370        | 
| data required time                        | -0.2790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0580        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[18]/D 
  
 Path Start Point : a[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[18]                              Rise  0.2000 0.0000 0.0000 0.493941   0.699202 1.19314           1       100      c             | 
|    CLOCK_slh__c92/A         CLKBUF_X1 Rise  0.2000 0.0000 0.0000            0.77983                                                   | 
|    CLOCK_slh__c92/Z         CLKBUF_X1 Rise  0.2240 0.0240 0.0070 0.479996   0.894119 1.37412           1       100                    | 
|    inRegA/D[18]                       Rise  0.2240 0.0000                                                                             | 
|    inRegA/i_0_20/A2         AND2_X1   Rise  0.2240 0.0000 0.0070            0.97463                                                   | 
|    inRegA/i_0_20/ZN         AND2_X1   Rise  0.2510 0.0270 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c415/A CLKBUF_X1 Rise  0.2510 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c415/Z CLKBUF_X1 Rise  0.2760 0.0250 0.0060 0.167909   0.699202 0.867111          1       100                    | 
|    inRegA/CLOCK_slh__c416/A CLKBUF_X1 Rise  0.2760 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c416/Z CLKBUF_X1 Rise  0.3010 0.0250 0.0060 0.16464    0.699202 0.863842          1       100                    | 
|    inRegA/CLOCK_slh__c417/A CLKBUF_X1 Rise  0.3010 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c417/Z CLKBUF_X1 Rise  0.3280 0.0270 0.0080 0.403306   1.06234  1.46565           1       100                    | 
|    inRegA/Q_reg[18]/D       DFF_X1    Rise  0.3280 0.0000 0.0080            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[18]/CK       DFF_X1        Rise  0.2510 0.0090 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2510 0.2510 | 
| library hold check                        |  0.0180 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[26]/D 
  
 Path Start Point : a[26] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[26]                              Rise  0.2000 0.0000 0.0000 0.570421   0.699202 1.26962           1       100      c             | 
|    inRegA/D[26]                       Rise  0.2000 0.0000                                                                             | 
|    inRegA/CLOCK_slh__c427/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000            0.77983                                                   | 
|    inRegA/CLOCK_slh__c427/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.197554   0.894119 1.09167           1       100                    | 
|    inRegA/i_0_28/A2         AND2_X1   Rise  0.2230 0.0000 0.0070            0.97463                                                   | 
|    inRegA/i_0_28/ZN         AND2_X1   Rise  0.2510 0.0280 0.0070 0.281619   0.699202 0.980821          1       100                    | 
|    inRegA/CLOCK_slh__c385/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c385/Z CLKBUF_X1 Rise  0.2760 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c386/A CLKBUF_X1 Rise  0.2760 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c386/Z CLKBUF_X1 Rise  0.3010 0.0250 0.0060 0.213651   0.699202 0.912853          1       100                    | 
|    inRegA/CLOCK_slh__c387/A CLKBUF_X1 Rise  0.3010 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c387/Z CLKBUF_X1 Rise  0.3290 0.0280 0.0080 0.619419   1.06234  1.68176           1       100                    | 
|    inRegA/Q_reg[26]/D       DFF_X1    Rise  0.3290 0.0000 0.0080            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[26]/CK       DFF_X1        Rise  0.2520 0.0100 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2520 0.2520 | 
| library hold check                        |  0.0180 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3290        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[31]/D 
  
 Path Start Point : a[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[31]                              Rise  0.2000 0.0000 0.0000 0.647212 0.699202 1.34641           1       100      c             | 
|    inRegA/D[31]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/CLOCK_slh__c371/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    inRegA/CLOCK_slh__c371/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.150684 0.894119 1.0448            1       100                    | 
|    inRegA/i_0_33/A2         AND2_X1   Rise  0.2230 0.0000 0.0070          0.97463                                                   | 
|    inRegA/i_0_33/ZN         AND2_X1   Rise  0.2510 0.0280 0.0070 0.197673 0.699202 0.896875          1       100                    | 
|    inRegA/CLOCK_slh__c361/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c361/Z CLKBUF_X1 Rise  0.2770 0.0260 0.0070 0.290777 0.699202 0.989979          1       100                    | 
|    inRegA/CLOCK_slh__c362/A CLKBUF_X1 Rise  0.2770 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c362/Z CLKBUF_X1 Rise  0.3020 0.0250 0.0060 0.184251 0.699202 0.883453          1       100                    | 
|    inRegA/CLOCK_slh__c363/A CLKBUF_X1 Rise  0.3020 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c363/Z CLKBUF_X1 Rise  0.3300 0.0280 0.0080 0.830079 1.06234  1.89242           1       100                    | 
|    inRegA/Q_reg[31]/D       DFF_X1    Rise  0.3300 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[31]/CK       DFF_X1        Rise  0.2520 0.0100 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2520 0.2520 | 
| library hold check                        |  0.0190 0.2710 | 
| data required time                        |  0.2710        | 
|                                           |                | 
| data arrival time                         |  0.3300        | 
| data required time                        | -0.2710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[22]/D 
  
 Path Start Point : b[22] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[22]                              Rise  0.2000  0.0000 0.0000             0.478715 0.699202 1.17792           1       100      c             | 
|    CLOCK_slh__c58/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c58/Z         CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.321278 0.894119 1.2154            1       100                    | 
|    inRegB/D[22]                       Rise  0.2240  0.0000                                                                                       | 
|    inRegB/i_0_24/A2         AND2_X1   Rise  0.2240  0.0000 0.0070                      0.97463                                                   | 
|    inRegB/i_0_24/ZN         AND2_X1   Rise  0.2520  0.0280 0.0070             0.16783  0.699202 0.867032          1       100                    | 
|    inRegB/CLOCK_slh__c120/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c120/Z CLKBUF_X1 Rise  0.2770  0.0250 0.0060             0.131096 0.699202 0.830298          1       100                    | 
|    inRegB/CLOCK_slh__c121/A CLKBUF_X1 Rise  0.2770  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c121/Z CLKBUF_X1 Rise  0.3020  0.0250 0.0060             0.13556  0.699202 0.834762          1       100                    | 
|    inRegB/CLOCK_slh__c122/A CLKBUF_X1 Rise  0.3020  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c122/Z CLKBUF_X1 Rise  0.3350  0.0330 0.0120             2.54879  1.06234  3.61114           1       100                    | 
|    inRegB/Q_reg[22]/D       DFF_X1    Rise  0.3340 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[22]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[22]/CK       DFF_X1        Rise  0.2550 0.0140 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2550 0.2550 | 
| library hold check                        |  0.0200 0.2750 | 
| data required time                        |  0.2750        | 
|                                           |                | 
| data arrival time                         |  0.3340        | 
| data required time                        | -0.2750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[5]/D 
  
 Path Start Point : a[5] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[5]                               Rise  0.2000  0.0000 0.0000             0.214884   0.699202 0.914086          1       100      c             | 
|    CLOCK_slh__c96/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                        0.77983                                                   | 
|    CLOCK_slh__c96/Z         CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.348352   0.894119 1.24247           1       100                    | 
|    inRegA/D[5]                        Rise  0.2240  0.0000                                                                                         | 
|    inRegA/i_0_7/A2          AND2_X1   Rise  0.2240  0.0000 0.0070                        0.97463                                                   | 
|    inRegA/i_0_7/ZN          AND2_X1   Rise  0.2520  0.0280 0.0070             0.179318   0.699202 0.87852           1       100                    | 
|    inRegA/CLOCK_slh__c379/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c379/Z CLKBUF_X1 Rise  0.2770  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c380/A CLKBUF_X1 Rise  0.2770  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c380/Z CLKBUF_X1 Rise  0.3010  0.0240 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c381/A CLKBUF_X1 Rise  0.3010  0.0000 0.0060                        0.77983                                                   | 
|    inRegA/CLOCK_slh__c381/Z CLKBUF_X1 Rise  0.3350  0.0340 0.0130             3.10894    1.06234  4.17129           1       100                    | 
|    inRegA/Q_reg[5]/D        DFF_X1    Rise  0.3340 -0.0010 0.0130    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[5]/CK        DFF_X1        Rise  0.2550 0.0130 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2550 0.2550 | 
| library hold check                        |  0.0200 0.2750 | 
| data required time                        |  0.2750        | 
|                                           |                | 
| data arrival time                         |  0.3340        | 
| data required time                        | -0.2750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[23]/D 
  
 Path Start Point : b[23] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[23]                             Rise  0.2000 0.0000 0.0000 2.82386  0.699202 3.52306           1       100      c             | 
|    CLOCK_slh__c40/A        CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c40/Z        CLKBUF_X1 Rise  0.2290 0.0290 0.0100 2.03333  0.894119 2.92745           1       100                    | 
|    inRegB/D[23]                      Rise  0.2290 0.0000                                                                           | 
|    inRegB/i_0_25/A2        AND2_X1   Rise  0.2290 0.0000 0.0100          0.97463                                                   | 
|    inRegB/i_0_25/ZN        AND2_X1   Rise  0.2580 0.0290 0.0070 0.339193 0.699202 1.03839           1       100                    | 
|    inRegB/CLOCK_slh__c78/A CLKBUF_X1 Rise  0.2580 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c78/Z CLKBUF_X1 Rise  0.2830 0.0250 0.0060 0.198985 0.699202 0.898187          1       100                    | 
|    inRegB/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.2830 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.3080 0.0250 0.0070 0.302524 0.699202 1.00173           1       100                    | 
|    inRegB/CLOCK_slh__c80/A CLKBUF_X1 Rise  0.3080 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c80/Z CLKBUF_X1 Rise  0.3360 0.0280 0.0080 0.483908 1.06234  1.54625           1       100                    | 
|    inRegB/Q_reg[23]/D      DFF_X1    Rise  0.3360 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[23]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[23]/CK       DFF_X1        Rise  0.2590 0.0180 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2590 0.2590 | 
| library hold check                        |  0.0180 0.2770 | 
| data required time                        |  0.2770        | 
|                                           |                | 
| data arrival time                         |  0.3360        | 
| data required time                        | -0.2770        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[25]/D 
  
 Path Start Point : b[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[25]                             Rise  0.2000  0.0000 0.0000             2.47641    0.699202 3.17562           1       100      c             | 
|    CLOCK_slh__c42/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                        0.77983                                                   | 
|    CLOCK_slh__c42/Z        CLKBUF_X1 Rise  0.2290  0.0290 0.0110             2.25312    0.894119 3.14724           1       100                    | 
|    inRegB/D[25]                      Rise  0.2290  0.0000                                                                                         | 
|    inRegB/i_0_27/A2        AND2_X1   Rise  0.2280 -0.0010 0.0110    -0.0010             0.97463                                                   | 
|    inRegB/i_0_27/ZN        AND2_X1   Rise  0.2580  0.0300 0.0070             0.318276   0.699202 1.01748           1       100                    | 
|    inRegB/CLOCK_slh__c72/A CLKBUF_X1 Rise  0.2580  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c72/Z CLKBUF_X1 Rise  0.2830  0.0250 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2830  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.3080  0.0250 0.0070             0.294339   0.699202 0.993541          1       100                    | 
|    inRegB/CLOCK_slh__c74/A CLKBUF_X1 Rise  0.3080  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c74/Z CLKBUF_X1 Rise  0.3380  0.0300 0.0090             1.12872    1.06234  2.19107           1       100                    | 
|    inRegB/Q_reg[25]/D      DFF_X1    Rise  0.3370 -0.0010 0.0090    -0.0010             1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[25]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[25]/CK       DFF_X1        Rise  0.2590 0.0180 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2590 0.2590 | 
| library hold check                        |  0.0190 0.2780 | 
| data required time                        |  0.2780        | 
|                                           |                | 
| data arrival time                         |  0.3370        | 
| data required time                        | -0.2780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0590        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[29]/D 
  
 Path Start Point : a[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[29]                              Rise  0.2000 0.0000 0.0000 1.41568  0.699202 2.11488           1       100      c             | 
|    inRegA/D[29]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/CLOCK_slh__c441/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    inRegA/CLOCK_slh__c441/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.154998 0.894119 1.04912           1       100                    | 
|    inRegA/i_0_31/A2         AND2_X1   Rise  0.2230 0.0000 0.0070          0.97463                                                   | 
|    inRegA/i_0_31/ZN         AND2_X1   Rise  0.2510 0.0280 0.0070 0.342338 0.699202 1.04154           1       100                    | 
|    inRegA/CLOCK_slh__c429/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c429/Z CLKBUF_X1 Rise  0.2770 0.0260 0.0070 0.244585 0.699202 0.943787          1       100                    | 
|    inRegA/CLOCK_slh__c430/A CLKBUF_X1 Rise  0.2770 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c430/Z CLKBUF_X1 Rise  0.3020 0.0250 0.0060 0.135263 0.699202 0.834466          1       100                    | 
|    inRegA/CLOCK_slh__c431/A CLKBUF_X1 Rise  0.3020 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c431/Z CLKBUF_X1 Rise  0.3290 0.0270 0.0080 0.418752 1.06234  1.48109           1       100                    | 
|    inRegA/Q_reg[29]/D       DFF_X1    Rise  0.3290 0.0000 0.0080          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[29]/CK       DFF_X1        Rise  0.2510 0.0090 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2510 0.2510 | 
| library hold check                        |  0.0180 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3290        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0600        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[0]/D 
  
 Path Start Point : b[0] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[0]                              Rise  0.2000  0.0000 0.0000             2.51696  0.699202 3.21616           1       100      c             | 
|    CLOCK_slh__c32/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c32/Z        CLKBUF_X1 Rise  0.2310  0.0310 0.0120             2.74996  0.894119 3.64408           1       100                    | 
|    inRegB/D[0]                       Rise  0.2310  0.0000                                                                                       | 
|    inRegB/i_0_2/A2         AND2_X1   Rise  0.2300 -0.0010 0.0120    -0.0010           0.97463                                                   | 
|    inRegB/i_0_2/ZN         AND2_X1   Rise  0.2600  0.0300 0.0070             0.337615 0.699202 1.03682           1       100                    | 
|    inRegB/CLOCK_slh__c42/A CLKBUF_X1 Rise  0.2600  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c42/Z CLKBUF_X1 Rise  0.2850  0.0250 0.0060             0.165504 0.699202 0.864707          1       100                    | 
|    inRegB/CLOCK_slh__c43/A CLKBUF_X1 Rise  0.2850  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c43/Z CLKBUF_X1 Rise  0.3100  0.0250 0.0060             0.164499 0.699202 0.863701          1       100                    | 
|    inRegB/CLOCK_slh__c44/A CLKBUF_X1 Rise  0.3100  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c44/Z CLKBUF_X1 Rise  0.3380  0.0280 0.0080             0.777609 1.06234  1.83995           1       100                    | 
|    inRegB/Q_reg[0]/D       DFF_X1    Rise  0.3380  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[0]/CK        DFF_X1        Rise  0.2600 0.0190 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2600 0.2600 | 
| library hold check                        |  0.0180 0.2780 | 
| data required time                        |  0.2780        | 
|                                           |                | 
| data arrival time                         |  0.3380        | 
| data required time                        | -0.2780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0600        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[7]/D 
  
 Path Start Point : a[7] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                               Rise  0.2000  0.0000 0.0000             0.205731 0.699202 0.904933          1       100      c             | 
|    CLOCK_slh__c88/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c88/Z         CLKBUF_X1 Rise  0.2260  0.0260 0.0080             0.936872 0.894119 1.83099           1       100                    | 
|    inRegA/D[7]                        Rise  0.2260  0.0000                                                                                       | 
|    inRegA/i_0_9/A2          AND2_X1   Rise  0.2260  0.0000 0.0080                      0.97463                                                   | 
|    inRegA/i_0_9/ZN          AND2_X1   Rise  0.2540  0.0280 0.0070             0.221014 0.699202 0.920216          1       100                    | 
|    inRegA/CLOCK_slh__c373/A CLKBUF_X1 Rise  0.2540  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c373/Z CLKBUF_X1 Rise  0.2790  0.0250 0.0060             0.167364 0.699202 0.866567          1       100                    | 
|    inRegA/CLOCK_slh__c374/A CLKBUF_X1 Rise  0.2790  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c374/Z CLKBUF_X1 Rise  0.3040  0.0250 0.0060             0.158346 0.699202 0.857548          1       100                    | 
|    inRegA/CLOCK_slh__c375/A CLKBUF_X1 Rise  0.3040  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c375/Z CLKBUF_X1 Rise  0.3380  0.0340 0.0130             2.89749  1.06234  3.95983           1       100                    | 
|    inRegA/Q_reg[7]/D        DFF_X1    Rise  0.3360 -0.0020 0.0130    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[7]/CK        DFF_X1        Rise  0.2550 0.0130 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2550 0.2550 | 
| library hold check                        |  0.0200 0.2750 | 
| data required time                        |  0.2750        | 
|                                           |                | 
| data arrival time                         |  0.3360        | 
| data required time                        | -0.2750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[24]/D 
  
 Path Start Point : b[24] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[24]                             Rise  0.2000 0.0000 0.0000 2.2018   0.699202 2.90101           1       100      c             | 
|    CLOCK_slh__c36/A        CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c36/Z        CLKBUF_X1 Rise  0.2290 0.0290 0.0100 1.98043  0.894119 2.87455           1       100                    | 
|    inRegB/D[24]                      Rise  0.2290 0.0000                                                                           | 
|    inRegB/i_0_26/A2        AND2_X1   Rise  0.2290 0.0000 0.0100          0.97463                                                   | 
|    inRegB/i_0_26/ZN        AND2_X1   Rise  0.2580 0.0290 0.0070 0.163032 0.699202 0.862234          1       100                    | 
|    inRegB/CLOCK_slh__c60/A CLKBUF_X1 Rise  0.2580 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c60/Z CLKBUF_X1 Rise  0.2830 0.0250 0.0060 0.147619 0.699202 0.846821          1       100                    | 
|    inRegB/CLOCK_slh__c61/A CLKBUF_X1 Rise  0.2830 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c61/Z CLKBUF_X1 Rise  0.3100 0.0270 0.0080 0.736626 0.699202 1.43583           1       100                    | 
|    inRegB/CLOCK_slh__c62/A CLKBUF_X1 Rise  0.3100 0.0000 0.0080          0.77983                                                   | 
|    inRegB/CLOCK_slh__c62/Z CLKBUF_X1 Rise  0.3380 0.0280 0.0070 0.320012 1.06234  1.38235           1       100                    | 
|    inRegB/Q_reg[24]/D      DFF_X1    Rise  0.3380 0.0000 0.0070          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[24]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[24]/CK       DFF_X1        Rise  0.2590 0.0180 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2590 0.2590 | 
| library hold check                        |  0.0180 0.2770 | 
| data required time                        |  0.2770        | 
|                                           |                | 
| data arrival time                         |  0.3380        | 
| data required time                        | -0.2770        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[28]/D 
  
 Path Start Point : b[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[28]                              Rise  0.2000  0.0000 0.0000             1.31924  0.699202 2.01844           1       100      c             | 
|    CLOCK_slh__c54/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c54/Z         CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.44942  0.894119 2.34354           1       100                    | 
|    inRegB/D[28]                       Rise  0.2270  0.0000                                                                                       | 
|    inRegB/i_0_30/A2         AND2_X1   Rise  0.2260 -0.0010 0.0090    -0.0010           0.97463                                                   | 
|    inRegB/i_0_30/ZN         AND2_X1   Rise  0.2550  0.0290 0.0070             0.339998 0.699202 1.0392            1       100                    | 
|    inRegB/CLOCK_slh__c108/A CLKBUF_X1 Rise  0.2550  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c108/Z CLKBUF_X1 Rise  0.2810  0.0260 0.0070             0.371892 0.699202 1.07109           1       100                    | 
|    inRegB/CLOCK_slh__c109/A CLKBUF_X1 Rise  0.2810  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c109/Z CLKBUF_X1 Rise  0.3070  0.0260 0.0070             0.287675 0.699202 0.986877          1       100                    | 
|    inRegB/CLOCK_slh__c110/A CLKBUF_X1 Rise  0.3070  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c110/Z CLKBUF_X1 Rise  0.3380  0.0310 0.0100             1.75971  1.06234  2.82206           1       100                    | 
|    inRegB/Q_reg[28]/D       DFF_X1    Rise  0.3380  0.0000 0.0100                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[28]/CK       DFF_X1        Rise  0.2580 0.0170 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2580 0.2580 | 
| library hold check                        |  0.0190 0.2770 | 
| data required time                        |  0.2770        | 
|                                           |                | 
| data arrival time                         |  0.3380        | 
| data required time                        | -0.2770        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0610        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[21]/D 
  
 Path Start Point : a[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[21]                              Rise  0.2000  0.0000 0.0000             0.395971 0.699202 1.09517           1       100      c             | 
|    CLOCK_slh__c80/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c80/Z         CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.19121  0.894119 2.08533           1       100                    | 
|    inRegA/D[21]                       Rise  0.2270  0.0000                                                                                       | 
|    inRegA/i_0_23/A2         AND2_X1   Rise  0.2250 -0.0020 0.0090    -0.0020           0.97463                                                   | 
|    inRegA/i_0_23/ZN         AND2_X1   Rise  0.2540  0.0290 0.0070             0.318712 0.699202 1.01791           1       100                    | 
|    inRegA/CLOCK_slh__c421/A CLKBUF_X1 Rise  0.2540  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c421/Z CLKBUF_X1 Rise  0.2790  0.0250 0.0060             0.190563 0.699202 0.889765          1       100                    | 
|    inRegA/CLOCK_slh__c422/A CLKBUF_X1 Rise  0.2790  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c422/Z CLKBUF_X1 Rise  0.3040  0.0250 0.0060             0.195214 0.699202 0.894416          1       100                    | 
|    inRegA/CLOCK_slh__c423/A CLKBUF_X1 Rise  0.3040  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c423/Z CLKBUF_X1 Rise  0.3310  0.0270 0.0080             0.555906 1.06234  1.61825           1       100                    | 
|    inRegA/Q_reg[21]/D       DFF_X1    Rise  0.3310  0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[21]/CK       DFF_X1        Rise  0.2510 0.0090 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2510 0.2510 | 
| library hold check                        |  0.0180 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3310        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[15]/D 
  
 Path Start Point : a[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                              Rise  0.2000  0.0000 0.0000             0.510453 0.699202 1.20965           1       100      c             | 
|    CLOCK_slh__c100/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c100/Z        CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.314589 0.894119 1.20871           1       100                    | 
|    inRegA/D[15]                       Rise  0.2240  0.0000                                                                                       | 
|    inRegA/i_0_17/A2         AND2_X1   Rise  0.2240  0.0000 0.0070                      0.97463                                                   | 
|    inRegA/i_0_17/ZN         AND2_X1   Rise  0.2520  0.0280 0.0070             0.355394 0.699202 1.0546            1       100                    | 
|    inRegA/CLOCK_slh__c435/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c435/Z CLKBUF_X1 Rise  0.2780  0.0260 0.0070             0.464138 0.699202 1.16334           1       100                    | 
|    inRegA/CLOCK_slh__c436/A CLKBUF_X1 Rise  0.2780  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c436/Z CLKBUF_X1 Rise  0.3040  0.0260 0.0070             0.299985 0.699202 0.999187          1       100                    | 
|    inRegA/CLOCK_slh__c437/A CLKBUF_X1 Rise  0.3040  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c437/Z CLKBUF_X1 Rise  0.3330  0.0290 0.0080             0.866983 1.06234  1.92932           1       100                    | 
|    inRegA/Q_reg[15]/D       DFF_X1    Rise  0.3320 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[15]/CK       DFF_X1        Rise  0.2510 0.0090 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2510 0.2510 | 
| library hold check                        |  0.0190 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3320        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[30]/D 
  
 Path Start Point : a[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[30]                              Rise  0.2000 0.0000 0.0000 1.19076    0.699202 1.88996           1       100      c             | 
|    inRegA/D[30]                       Rise  0.2000 0.0000                                                                             | 
|    inRegA/CLOCK_slh__c367/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000            0.77983                                                   | 
|    inRegA/CLOCK_slh__c367/Z CLKBUF_X1 Rise  0.2240 0.0240 0.0070 0.243831   0.894119 1.13795           1       100                    | 
|    inRegA/i_0_32/A2         AND2_X1   Rise  0.2240 0.0000 0.0070            0.97463                                                   | 
|    inRegA/i_0_32/ZN         AND2_X1   Rise  0.2520 0.0280 0.0070 0.328913   0.699202 1.02812           1       100                    | 
|    inRegA/CLOCK_slh__c355/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c355/Z CLKBUF_X1 Rise  0.2790 0.0270 0.0070 0.519245   0.699202 1.21845           1       100                    | 
|    inRegA/CLOCK_slh__c356/A CLKBUF_X1 Rise  0.2790 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c356/Z CLKBUF_X1 Rise  0.3040 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c357/A CLKBUF_X1 Rise  0.3040 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c357/Z CLKBUF_X1 Rise  0.3320 0.0280 0.0080 0.749394   1.06234  1.81174           1       100                    | 
|    inRegA/Q_reg[30]/D       DFF_X1    Rise  0.3320 0.0000 0.0080            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[30]/CK       DFF_X1        Rise  0.2520 0.0100 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2520 0.2520 | 
| library hold check                        |  0.0180 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3320        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[19]/D 
  
 Path Start Point : b[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[19]                              Rise  0.2000  0.0000 0.0000             1.57135    0.699202 2.27055           1       100      c             | 
|    inRegB/D[19]                       Rise  0.2000  0.0000                                                                                         | 
|    inRegB/CLOCK_slh__c144/A CLKBUF_X1 Rise  0.2000  0.0000 0.0000                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c144/Z CLKBUF_X1 Rise  0.2230  0.0230 0.0070             0.231711   0.894119 1.12583           1       100                    | 
|    inRegB/i_0_21/A2         AND2_X1   Rise  0.2230  0.0000 0.0070                        0.97463                                                   | 
|    inRegB/i_0_21/ZN         AND2_X1   Rise  0.2500  0.0270 0.0060             0.00730538 0.699202 0.706507          1       100                    | 
|    inRegB/CLOCK_slh__c132/A CLKBUF_X1 Rise  0.2500  0.0000 0.0060                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c132/Z CLKBUF_X1 Rise  0.2760  0.0260 0.0070             0.448538   0.699202 1.14774           1       100                    | 
|    inRegB/CLOCK_slh__c133/A CLKBUF_X1 Rise  0.2760  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c133/Z CLKBUF_X1 Rise  0.3030  0.0270 0.0070             0.661342   0.699202 1.36054           1       100                    | 
|    inRegB/CLOCK_slh__c134/A CLKBUF_X1 Rise  0.3030  0.0000 0.0070                        0.77983                                                   | 
|    inRegB/CLOCK_slh__c134/Z CLKBUF_X1 Rise  0.3350  0.0320 0.0110             1.96051    1.06234  3.02286           1       100                    | 
|    inRegB/Q_reg[19]/D       DFF_X1    Rise  0.3340 -0.0010 0.0110    -0.0010             1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[19]/CK       DFF_X1        Rise  0.2530 0.0120 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2530 0.2530 | 
| library hold check                        |  0.0190 0.2720 | 
| data required time                        |  0.2720        | 
|                                           |                | 
| data arrival time                         |  0.3340        | 
| data required time                        | -0.2720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[4]                               Rise  0.2000  0.0000 0.0000             0.492642 0.699202 1.19184           1       100      c             | 
|    CLOCK_slh__c70/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c70/Z         CLKBUF_X1 Rise  0.2240  0.0240 0.0070             0.380891 0.894119 1.27501           1       100                    | 
|    inRegA/D[4]                        Rise  0.2240  0.0000                                                                                       | 
|    inRegA/i_0_6/A2          AND2_X1   Rise  0.2240  0.0000 0.0070                      0.97463                                                   | 
|    inRegA/i_0_6/ZN          AND2_X1   Rise  0.2520  0.0280 0.0070             0.353671 0.699202 1.05287           1       100                    | 
|    inRegA/CLOCK_slh__c343/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c343/Z CLKBUF_X1 Rise  0.2780  0.0260 0.0070             0.305658 0.699202 1.00486           1       100                    | 
|    inRegA/CLOCK_slh__c344/A CLKBUF_X1 Rise  0.2780  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c344/Z CLKBUF_X1 Rise  0.3040  0.0260 0.0060             0.202773 0.699202 0.901975          1       100                    | 
|    inRegA/CLOCK_slh__c345/A CLKBUF_X1 Rise  0.3040  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c345/Z CLKBUF_X1 Rise  0.3370  0.0330 0.0120             2.58612  1.06234  3.64846           1       100                    | 
|    inRegA/Q_reg[4]/D        DFF_X1    Rise  0.3360 -0.0010 0.0120    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[4]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2540 0.2540 | 
| library hold check                        |  0.0200 0.2740 | 
| data required time                        |  0.2740        | 
|                                           |                | 
| data arrival time                         |  0.3360        | 
| data required time                        | -0.2740        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[1]/D 
  
 Path Start Point : b[1] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[1]                              Rise  0.2000  0.0000 0.0000             2.72861  0.699202 3.42781           1       100      c             | 
|    CLOCK_slh__c30/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c30/Z        CLKBUF_X1 Rise  0.2320  0.0320 0.0130             3.39051  0.894119 4.28463           1       100                    | 
|    inRegB/D[1]                       Rise  0.2320  0.0000                                                                                       | 
|    inRegB/i_0_3/A2         AND2_X1   Rise  0.2310 -0.0010 0.0130    -0.0010           0.97463                                                   | 
|    inRegB/i_0_3/ZN         AND2_X1   Rise  0.2610  0.0300 0.0070             0.144533 0.699202 0.843735          1       100                    | 
|    inRegB/CLOCK_slh__c48/A CLKBUF_X1 Rise  0.2610  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c48/Z CLKBUF_X1 Rise  0.2860  0.0250 0.0060             0.140722 0.699202 0.839924          1       100                    | 
|    inRegB/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2860  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.3110  0.0250 0.0070             0.280139 0.699202 0.979342          1       100                    | 
|    inRegB/CLOCK_slh__c50/A CLKBUF_X1 Rise  0.3110  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c50/Z CLKBUF_X1 Rise  0.3410  0.0300 0.0090             1.13448  1.06234  2.19682           1       100                    | 
|    inRegB/Q_reg[1]/D       DFF_X1    Rise  0.3410  0.0000 0.0090                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[1]/CK        DFF_X1        Rise  0.2600 0.0190 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2600 0.2600 | 
| library hold check                        |  0.0190 0.2790 | 
| data required time                        |  0.2790        | 
|                                           |                | 
| data arrival time                         |  0.3410        | 
| data required time                        | -0.2790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0620        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[16]/D 
  
 Path Start Point : a[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[16]                              Rise  0.2000  0.0000 0.0000             0.344922 0.699202 1.04412           1       100      c             | 
|    CLOCK_slh__c90/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c90/Z         CLKBUF_X1 Rise  0.2260  0.0260 0.0080             1.04507  0.894119 1.93919           1       100                    | 
|    inRegA/D[16]                       Rise  0.2260  0.0000                                                                                       | 
|    inRegA/i_0_18/A2         AND2_X1   Rise  0.2250 -0.0010 0.0080    -0.0010           0.97463                                                   | 
|    inRegA/i_0_18/ZN         AND2_X1   Rise  0.2530  0.0280 0.0070             0.205767 0.699202 0.904969          1       100                    | 
|    inRegA/CLOCK_slh__c403/A CLKBUF_X1 Rise  0.2530  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c403/Z CLKBUF_X1 Rise  0.2780  0.0250 0.0060             0.184649 0.699202 0.883851          1       100                    | 
|    inRegA/CLOCK_slh__c404/A CLKBUF_X1 Rise  0.2780  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c404/Z CLKBUF_X1 Rise  0.3040  0.0260 0.0070             0.387529 0.699202 1.08673           1       100                    | 
|    inRegA/CLOCK_slh__c405/A CLKBUF_X1 Rise  0.3040  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c405/Z CLKBUF_X1 Rise  0.3330  0.0290 0.0080             0.852507 1.06234  1.91485           1       100                    | 
|    inRegA/Q_reg[16]/D       DFF_X1    Rise  0.3330  0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[16]/CK       DFF_X1        Rise  0.2510 0.0090 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2510 0.2510 | 
| library hold check                        |  0.0190 0.2700 | 
| data required time                        |  0.2700        | 
|                                           |                | 
| data arrival time                         |  0.3330        | 
| data required time                        | -0.2700        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[21]/D 
  
 Path Start Point : b[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[21]                              Rise  0.2000 0.0000 0.0000 1.10663  0.699202 1.80583           1       100      c             | 
|    inRegB/D[21]                       Rise  0.2000 0.0000                                                                           | 
|    inRegB/CLOCK_slh__c146/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    inRegB/CLOCK_slh__c146/Z CLKBUF_X1 Rise  0.2230 0.0230 0.0070 0.217881 0.894119 1.112             1       100                    | 
|    inRegB/i_0_23/A2         AND2_X1   Rise  0.2230 0.0000 0.0070          0.97463                                                   | 
|    inRegB/i_0_23/ZN         AND2_X1   Rise  0.2510 0.0280 0.0070 0.324448 0.699202 1.02365           1       100                    | 
|    inRegB/CLOCK_slh__c138/A CLKBUF_X1 Rise  0.2510 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c138/Z CLKBUF_X1 Rise  0.2760 0.0250 0.0060 0.178455 0.699202 0.877657          1       100                    | 
|    inRegB/CLOCK_slh__c139/A CLKBUF_X1 Rise  0.2760 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c139/Z CLKBUF_X1 Rise  0.3030 0.0270 0.0080 0.784479 0.699202 1.48368           1       100                    | 
|    inRegB/CLOCK_slh__c140/A CLKBUF_X1 Rise  0.3030 0.0000 0.0080          0.77983                                                   | 
|    inRegB/CLOCK_slh__c140/Z CLKBUF_X1 Rise  0.3350 0.0320 0.0100 1.77333  1.06234  2.83567           1       100                    | 
|    inRegB/Q_reg[21]/D       DFF_X1    Rise  0.3350 0.0000 0.0100          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[21]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[21]/CK       DFF_X1        Rise  0.2530 0.0120 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2530 0.2530 | 
| library hold check                        |  0.0190 0.2720 | 
| data required time                        |  0.2720        | 
|                                           |                | 
| data arrival time                         |  0.3350        | 
| data required time                        | -0.2720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[3]/D 
  
 Path Start Point : a[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[3]                               Rise  0.2000 0.0000 0.0000 0.364927 0.699202 1.06413           1       100      c             | 
|    CLOCK_slh__c56/A         CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c56/Z         CLKBUF_X1 Rise  0.2270 0.0270 0.0090 1.37316  0.894119 2.26728           1       100                    | 
|    inRegA/D[3]                        Rise  0.2270 0.0000                                                                           | 
|    inRegA/i_0_5/A2          AND2_X1   Rise  0.2270 0.0000 0.0090          0.97463                                                   | 
|    inRegA/i_0_5/ZN          AND2_X1   Rise  0.2560 0.0290 0.0070 0.397889 0.699202 1.09709           1       100                    | 
|    inRegA/CLOCK_slh__c325/A CLKBUF_X1 Rise  0.2560 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c325/Z CLKBUF_X1 Rise  0.2820 0.0260 0.0070 0.326968 0.699202 1.02617           1       100                    | 
|    inRegA/CLOCK_slh__c326/A CLKBUF_X1 Rise  0.2820 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c326/Z CLKBUF_X1 Rise  0.3080 0.0260 0.0070 0.262719 0.699202 0.961921          1       100                    | 
|    inRegA/CLOCK_slh__c327/A CLKBUF_X1 Rise  0.3080 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c327/Z CLKBUF_X1 Rise  0.3350 0.0270 0.0070 0.290348 1.06234  1.35269           1       100                    | 
|    inRegA/Q_reg[3]/D        DFF_X1    Rise  0.3350 0.0000 0.0070          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[3]/CK        DFF_X1        Rise  0.2540 0.0120 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2540 0.2540 | 
| library hold check                        |  0.0180 0.2720 | 
| data required time                        |  0.2720        | 
|                                           |                | 
| data arrival time                         |  0.3350        | 
| data required time                        | -0.2720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[28]/D 
  
 Path Start Point : a[28] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    a[28]                              Rise  0.2000 0.0000 0.0000 1.06315  0.699202 1.76235           1       100      c             | 
|    inRegA/D[28]                       Rise  0.2000 0.0000                                                                           | 
|    inRegA/CLOCK_slh__c369/A CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    inRegA/CLOCK_slh__c369/Z CLKBUF_X1 Rise  0.2240 0.0240 0.0070 0.258424 0.894119 1.15254           1       100                    | 
|    inRegA/i_0_30/A2         AND2_X1   Rise  0.2240 0.0000 0.0070          0.97463                                                   | 
|    inRegA/i_0_30/ZN         AND2_X1   Rise  0.2520 0.0280 0.0070 0.200318 0.699202 0.89952           1       100                    | 
|    inRegA/CLOCK_slh__c349/A CLKBUF_X1 Rise  0.2520 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c349/Z CLKBUF_X1 Rise  0.2780 0.0260 0.0070 0.274462 0.699202 0.973664          1       100                    | 
|    inRegA/CLOCK_slh__c350/A CLKBUF_X1 Rise  0.2780 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c350/Z CLKBUF_X1 Rise  0.3030 0.0250 0.0060 0.143586 0.699202 0.842788          1       100                    | 
|    inRegA/CLOCK_slh__c351/A CLKBUF_X1 Rise  0.3030 0.0000 0.0060          0.77983                                                   | 
|    inRegA/CLOCK_slh__c351/Z CLKBUF_X1 Rise  0.3350 0.0320 0.0110 2.32453  1.06234  3.38687           1       100                    | 
|    inRegA/Q_reg[28]/D       DFF_X1    Rise  0.3350 0.0000 0.0110          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[28]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[28]/CK       DFF_X1        Rise  0.2520 0.0100 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2520 0.2520 | 
| library hold check                        |  0.0200 0.2720 | 
| data required time                        |  0.2720        | 
|                                           |                | 
| data arrival time                         |  0.3350        | 
| data required time                        | -0.2720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0630        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[16]/D 
  
 Path Start Point : b[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                              Rise  0.2000  0.0000 0.0000             0.328211 0.699202 1.02741           1       100      c             | 
|    CLOCK_slh__c104/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c104/Z        CLKBUF_X1 Rise  0.2260  0.0260 0.0090             1.1636   0.894119 2.05771           1       100                    | 
|    inRegB/D[16]                       Rise  0.2260  0.0000                                                                                       | 
|    inRegB/i_0_18/A2         AND2_X1   Rise  0.2230 -0.0030 0.0090    -0.0030           0.97463                                                   | 
|    inRegB/i_0_18/ZN         AND2_X1   Rise  0.2520  0.0290 0.0070             0.318199 0.699202 1.0174            1       100                    | 
|    inRegB/CLOCK_slh__c160/A CLKBUF_X1 Rise  0.2520  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c160/Z CLKBUF_X1 Rise  0.2780  0.0260 0.0070             0.264368 0.699202 0.96357           1       100                    | 
|    inRegB/CLOCK_slh__c161/A CLKBUF_X1 Rise  0.2780  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c161/Z CLKBUF_X1 Rise  0.3030  0.0250 0.0060             0.182045 0.699202 0.881247          1       100                    | 
|    inRegB/CLOCK_slh__c162/A CLKBUF_X1 Rise  0.3030  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c162/Z CLKBUF_X1 Rise  0.3380  0.0350 0.0140             3.46945  1.06234  4.53179           1       100                    | 
|    inRegB/Q_reg[16]/D       DFF_X1    Rise  0.3370 -0.0010 0.0140    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[16]/CK       DFF_X1        Rise  0.2530 0.0120 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2530 0.2530 | 
| library hold check                        |  0.0200 0.2730 | 
| data required time                        |  0.2730        | 
|                                           |                | 
| data arrival time                         |  0.3370        | 
| data required time                        | -0.2730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[29]/D 
  
 Path Start Point : b[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[29]                             Rise  0.2000  0.0000 0.0000             2.20226  0.699202 2.90146           1       100      c             | 
|    CLOCK_slh__c48/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c48/Z        CLKBUF_X1 Rise  0.2290  0.0290 0.0100             1.91525  0.894119 2.80937           1       100                    | 
|    inRegB/D[29]                      Rise  0.2290  0.0000                                                                                       | 
|    inRegB/i_0_31/A2        AND2_X1   Rise  0.2290  0.0000 0.0100                      0.97463                                                   | 
|    inRegB/i_0_31/ZN        AND2_X1   Rise  0.2590  0.0300 0.0080             0.571552 0.699202 1.27075           1       100                    | 
|    inRegB/CLOCK_slh__c96/A CLKBUF_X1 Rise  0.2580 -0.0010 0.0080    -0.0010           0.77983                                                   | 
|    inRegB/CLOCK_slh__c96/Z CLKBUF_X1 Rise  0.2860  0.0280 0.0080             0.728301 0.699202 1.4275            1       100                    | 
|    inRegB/CLOCK_slh__c97/A CLKBUF_X1 Rise  0.2860  0.0000 0.0080                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c97/Z CLKBUF_X1 Rise  0.3120  0.0260 0.0070             0.279155 0.699202 0.978357          1       100                    | 
|    inRegB/CLOCK_slh__c98/A CLKBUF_X1 Rise  0.3120  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c98/Z CLKBUF_X1 Rise  0.3400  0.0280 0.0080             0.686392 1.06234  1.74873           1       100                    | 
|    inRegB/Q_reg[29]/D      DFF_X1    Rise  0.3400  0.0000 0.0080                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[29]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[29]/CK       DFF_X1        Rise  0.2580 0.0170 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2580 0.2580 | 
| library hold check                        |  0.0180 0.2760 | 
| data required time                        |  0.2760        | 
|                                           |                | 
| data arrival time                         |  0.3400        | 
| data required time                        | -0.2760        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[31]/D 
  
 Path Start Point : b[31] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[31]                             Rise  0.2000  0.0000 0.0000             3.06643  0.699202 3.76564           1       100      c             | 
|    CLOCK_slh__c38/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c38/Z        CLKBUF_X1 Rise  0.2300  0.0300 0.0110             2.50045  0.894119 3.39457           1       100                    | 
|    inRegB/D[31]                      Rise  0.2300  0.0000                                                                                       | 
|    inRegB/i_0_33/A2        AND2_X1   Rise  0.2290 -0.0010 0.0110    -0.0010           0.97463                                                   | 
|    inRegB/i_0_33/ZN        AND2_X1   Rise  0.2590  0.0300 0.0070             0.322631 0.699202 1.02183           1       100                    | 
|    inRegB/CLOCK_slh__c66/A CLKBUF_X1 Rise  0.2590  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c66/Z CLKBUF_X1 Rise  0.2860  0.0270 0.0070             0.514238 0.699202 1.21344           1       100                    | 
|    inRegB/CLOCK_slh__c67/A CLKBUF_X1 Rise  0.2860  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c67/Z CLKBUF_X1 Rise  0.3120  0.0260 0.0070             0.313721 0.699202 1.01292           1       100                    | 
|    inRegB/CLOCK_slh__c68/A CLKBUF_X1 Rise  0.3120  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c68/Z CLKBUF_X1 Rise  0.3420  0.0300 0.0100             1.41847  1.06234  2.48081           1       100                    | 
|    inRegB/Q_reg[31]/D      DFF_X1    Rise  0.3420  0.0000 0.0100                      1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[31]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[31]/CK       DFF_X1        Rise  0.2590 0.0180 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2590 0.2590 | 
| library hold check                        |  0.0190 0.2780 | 
| data required time                        |  0.2780        | 
|                                           |                | 
| data arrival time                         |  0.3420        | 
| data required time                        | -0.2780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0640        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[17]/D 
  
 Path Start Point : a[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[17]                              Rise  0.2000 0.0000 0.0000 0.432732   0.699202 1.13193           1       100      c             | 
|    CLOCK_slh__c84/A         CLKBUF_X1 Rise  0.2000 0.0000 0.0000            0.77983                                                   | 
|    CLOCK_slh__c84/Z         CLKBUF_X1 Rise  0.2280 0.0280 0.0100 1.72956    0.894119 2.62368           1       100                    | 
|    inRegA/D[17]                       Rise  0.2280 0.0000                                                                             | 
|    inRegA/i_0_19/A2         AND2_X1   Rise  0.2280 0.0000 0.0100            0.97463                                                   | 
|    inRegA/i_0_19/ZN         AND2_X1   Rise  0.2580 0.0300 0.0070 0.394591   0.699202 1.09379           1       100                    | 
|    inRegA/CLOCK_slh__c409/A CLKBUF_X1 Rise  0.2580 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c409/Z CLKBUF_X1 Rise  0.2830 0.0250 0.0060 0.167502   0.699202 0.866704          1       100                    | 
|    inRegA/CLOCK_slh__c410/A CLKBUF_X1 Rise  0.2830 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c410/Z CLKBUF_X1 Rise  0.3070 0.0240 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c411/A CLKBUF_X1 Rise  0.3070 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c411/Z CLKBUF_X1 Rise  0.3340 0.0270 0.0080 0.4387     1.06234  1.50104           1       100                    | 
|    inRegA/Q_reg[17]/D       DFF_X1    Rise  0.3340 0.0000 0.0080            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[17]/CK       DFF_X1        Rise  0.2510 0.0090 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2510 0.2510 | 
| library hold check                        |  0.0180 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3340        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[6]/D 
  
 Path Start Point : a[6] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap   Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    a[6]                               Rise  0.2000 0.0000 0.0000 0.244439   0.699202 0.943641          1       100      c             | 
|    CLOCK_slh__c64/A         CLKBUF_X1 Rise  0.2000 0.0000 0.0000            0.77983                                                   | 
|    CLOCK_slh__c64/Z         CLKBUF_X1 Rise  0.2250 0.0250 0.0080 0.833362   0.894119 1.72748           1       100                    | 
|    inRegA/D[6]                        Rise  0.2250 0.0000                                                                             | 
|    inRegA/i_0_8/A2          AND2_X1   Rise  0.2250 0.0000 0.0080            0.97463                                                   | 
|    inRegA/i_0_8/ZN          AND2_X1   Rise  0.2550 0.0300 0.0080 0.703789   0.699202 1.40299           1       100                    | 
|    inRegA/CLOCK_slh__c331/A CLKBUF_X1 Rise  0.2550 0.0000 0.0080            0.77983                                                   | 
|    inRegA/CLOCK_slh__c331/Z CLKBUF_X1 Rise  0.2820 0.0270 0.0070 0.480076   0.699202 1.17928           1       100                    | 
|    inRegA/CLOCK_slh__c332/A CLKBUF_X1 Rise  0.2820 0.0000 0.0070            0.77983                                                   | 
|    inRegA/CLOCK_slh__c332/Z CLKBUF_X1 Rise  0.3070 0.0250 0.0060 0.00730538 0.699202 0.706507          1       100                    | 
|    inRegA/CLOCK_slh__c333/A CLKBUF_X1 Rise  0.3070 0.0000 0.0060            0.77983                                                   | 
|    inRegA/CLOCK_slh__c333/Z CLKBUF_X1 Rise  0.3400 0.0330 0.0120 2.50311    1.06234  3.56545           1       100                    | 
|    inRegA/Q_reg[6]/D        DFF_X1    Rise  0.3400 0.0000 0.0120            1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[6]/CK        DFF_X1        Rise  0.2550 0.0130 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2550 0.2550 | 
| library hold check                        |  0.0200 0.2750 | 
| data required time                        |  0.2750        | 
|                                           |                | 
| data arrival time                         |  0.3400        | 
| data required time                        | -0.2750        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0650        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[18]/D 
  
 Path Start Point : b[18] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[18]                              Rise  0.2000  0.0000 0.0000             0.416229 0.699202 1.11543           1       100      c             | 
|    CLOCK_slh__c102/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c102/Z        CLKBUF_X1 Rise  0.2270  0.0270 0.0090             1.36941  0.894119 2.26353           1       100                    | 
|    inRegB/D[18]                       Rise  0.2270  0.0000                                                                                       | 
|    inRegB/i_0_20/A2         AND2_X1   Rise  0.2260 -0.0010 0.0090    -0.0010           0.97463                                                   | 
|    inRegB/i_0_20/ZN         AND2_X1   Rise  0.2550  0.0290 0.0070             0.207449 0.699202 0.906651          1       100                    | 
|    inRegB/CLOCK_slh__c154/A CLKBUF_X1 Rise  0.2550  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c154/Z CLKBUF_X1 Rise  0.2800  0.0250 0.0060             0.174251 0.699202 0.873453          1       100                    | 
|    inRegB/CLOCK_slh__c155/A CLKBUF_X1 Rise  0.2800  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c155/Z CLKBUF_X1 Rise  0.3050  0.0250 0.0060             0.171499 0.699202 0.870702          1       100                    | 
|    inRegB/CLOCK_slh__c156/A CLKBUF_X1 Rise  0.3050  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c156/Z CLKBUF_X1 Rise  0.3400  0.0350 0.0130             3.15431  1.06234  4.21665           1       100                    | 
|    inRegB/Q_reg[18]/D       DFF_X1    Rise  0.3400  0.0000 0.0130                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[18]/CK       DFF_X1        Rise  0.2530 0.0120 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2530 0.2530 | 
| library hold check                        |  0.0200 0.2730 | 
| data required time                        |  0.2730        | 
|                                           |                | 
| data arrival time                         |  0.3400        | 
| data required time                        | -0.2730        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0670        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[19]/D 
  
 Path Start Point : a[19] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[19]                              Rise  0.2000  0.0000 0.0000             0.358408 0.699202 1.05761           1       100      c             | 
|    CLOCK_slh__c86/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c86/Z         CLKBUF_X1 Rise  0.2300  0.0300 0.0110             2.33103  0.894119 3.22515           1       100                    | 
|    inRegA/D[19]                       Rise  0.2300  0.0000                                                                                       | 
|    inRegA/i_0_21/A2         AND2_X1   Rise  0.2300  0.0000 0.0110                      0.97463                                                   | 
|    inRegA/i_0_21/ZN         AND2_X1   Rise  0.2590  0.0290 0.0070             0.208401 0.699202 0.907603          1       100                    | 
|    inRegA/CLOCK_slh__c397/A CLKBUF_X1 Rise  0.2590  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c397/Z CLKBUF_X1 Rise  0.2850  0.0260 0.0070             0.266855 0.699202 0.966057          1       100                    | 
|    inRegA/CLOCK_slh__c398/A CLKBUF_X1 Rise  0.2850  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c398/Z CLKBUF_X1 Rise  0.3100  0.0250 0.0060             0.142008 0.699202 0.84121           1       100                    | 
|    inRegA/CLOCK_slh__c399/A CLKBUF_X1 Rise  0.3100  0.0000 0.0060                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c399/Z CLKBUF_X1 Rise  0.3380  0.0280 0.0080             0.697293 1.06234  1.75964           1       100                    | 
|    inRegA/Q_reg[19]/D       DFF_X1    Rise  0.3370 -0.0010 0.0080    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[19]/CK       DFF_X1        Rise  0.2510 0.0090 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2510 0.2510 | 
| library hold check                        |  0.0180 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3370        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[27]/D 
  
 Path Start Point : b[27] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[27]                              Rise  0.2000  0.0000 0.0000             3.34027  0.699202 4.03947           1       100      c             | 
|    CLOCK_slh__c52/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c52/Z         CLKBUF_X1 Rise  0.2370  0.0370 0.0170             5.15625  0.894119 6.05036           1       100                    | 
|    inRegB/D[27]                       Rise  0.2370  0.0000                                                                                       | 
|    inRegB/i_0_29/A2         AND2_X1   Rise  0.2340 -0.0030 0.0170    -0.0030           0.97463                                                   | 
|    inRegB/i_0_29/ZN         AND2_X1   Rise  0.2650  0.0310 0.0070             0.21608  0.699202 0.915282          1       100                    | 
|    inRegB/CLOCK_slh__c114/A CLKBUF_X1 Rise  0.2650  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c114/Z CLKBUF_X1 Rise  0.2900  0.0250 0.0060             0.184966 0.699202 0.884168          1       100                    | 
|    inRegB/CLOCK_slh__c115/A CLKBUF_X1 Rise  0.2900  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c115/Z CLKBUF_X1 Rise  0.3150  0.0250 0.0070             0.24866  0.699202 0.947862          1       100                    | 
|    inRegB/CLOCK_slh__c116/A CLKBUF_X1 Rise  0.3150  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c116/Z CLKBUF_X1 Rise  0.3450  0.0300 0.0090             1.14578  1.06234  2.20812           1       100                    | 
|    inRegB/Q_reg[27]/D       DFF_X1    Rise  0.3450  0.0000 0.0090                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[27]/CK       DFF_X1        Rise  0.2580 0.0170 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2580 0.2580 | 
| library hold check                        |  0.0190 0.2770 | 
| data required time                        |  0.2770        | 
|                                           |                | 
| data arrival time                         |  0.3450        | 
| data required time                        | -0.2770        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0680        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[17]/D 
  
 Path Start Point : b[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                              Rise  0.2000  0.0000 0.0000             0.716882 0.699202 1.41608           1       100      c             | 
|    CLOCK_slh__c106/A        CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c106/Z        CLKBUF_X1 Rise  0.2280  0.0280 0.0100             1.78573  0.894119 2.67985           1       100                    | 
|    inRegB/D[17]                       Rise  0.2280  0.0000                                                                                       | 
|    inRegB/i_0_19/A2         AND2_X1   Rise  0.2280  0.0000 0.0100                      0.97463                                                   | 
|    inRegB/i_0_19/ZN         AND2_X1   Rise  0.2570  0.0290 0.0070             0.232772 0.699202 0.931974          1       100                    | 
|    inRegB/CLOCK_slh__c166/A CLKBUF_X1 Rise  0.2570  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c166/Z CLKBUF_X1 Rise  0.2820  0.0250 0.0060             0.193779 0.699202 0.892981          1       100                    | 
|    inRegB/CLOCK_slh__c167/A CLKBUF_X1 Rise  0.2820  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c167/Z CLKBUF_X1 Rise  0.3070  0.0250 0.0060             0.14461  0.699202 0.843812          1       100                    | 
|    inRegB/CLOCK_slh__c168/A CLKBUF_X1 Rise  0.3070  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c168/Z CLKBUF_X1 Rise  0.3430  0.0360 0.0140             3.6152   1.06234  4.67754           1       100                    | 
|    inRegB/Q_reg[17]/D       DFF_X1    Rise  0.3410 -0.0020 0.0140    -0.0020           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[17]/CK       DFF_X1        Rise  0.2520 0.0110 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2520 0.2520 | 
| library hold check                        |  0.0200 0.2720 | 
| data required time                        |  0.2720        | 
|                                           |                | 
| data arrival time                         |  0.3410        | 
| data required time                        | -0.2720        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0690        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[14]/D 
  
 Path Start Point : a[14] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    a[14]                              Rise  0.2000  0.0000 0.0000             0.55853  0.699202 1.25773           1       100      c             | 
|    CLOCK_slh__c82/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c82/Z         CLKBUF_X1 Rise  0.2330  0.0330 0.0130             3.48677  0.894119 4.38089           1       100                    | 
|    inRegA/D[14]                       Rise  0.2330  0.0000                                                                                       | 
|    inRegA/i_0_16/A2         AND2_X1   Rise  0.2320 -0.0010 0.0130    -0.0010           0.97463                                                   | 
|    inRegA/i_0_16/ZN         AND2_X1   Rise  0.2620  0.0300 0.0070             0.182919 0.699202 0.882121          1       100                    | 
|    inRegA/CLOCK_slh__c391/A CLKBUF_X1 Rise  0.2620  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c391/Z CLKBUF_X1 Rise  0.2880  0.0260 0.0070             0.268817 0.699202 0.968019          1       100                    | 
|    inRegA/CLOCK_slh__c392/A CLKBUF_X1 Rise  0.2880  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c392/Z CLKBUF_X1 Rise  0.3140  0.0260 0.0070             0.281891 0.699202 0.981093          1       100                    | 
|    inRegA/CLOCK_slh__c393/A CLKBUF_X1 Rise  0.3140  0.0000 0.0070                      0.77983                                                   | 
|    inRegA/CLOCK_slh__c393/Z CLKBUF_X1 Rise  0.3420  0.0280 0.0080             0.490946 1.06234  1.55329           1       100                    | 
|    inRegA/Q_reg[14]/D       DFF_X1    Rise  0.3420  0.0000 0.0080                      1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegA/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                     FA            | 
|    inRegA/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0390 0.0120 22.0286  1.42116  23.4497           1       100      FA   K        | 
|    inRegA/CTS_L4_c_tid0_3/A  CLKBUF_X3     Rise  0.1680 0.0010 0.0120          1.42116                                     F             | 
|    inRegA/CTS_L4_c_tid0_3/Z  CLKBUF_X3     Rise  0.2420 0.0740 0.0540 30.8913  30.3889  61.2802           32      100      F    K        | 
|    inRegA/Q_reg[14]/CK       DFF_X1        Rise  0.2510 0.0090 0.0540          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2510 0.2510 | 
| library hold check                        |  0.0180 0.2690 | 
| data required time                        |  0.2690        | 
|                                           |                | 
| data arrival time                         |  0.3420        | 
| data required time                        | -0.2690        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0730        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[15]/D 
  
 Path Start Point : b[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------|
|    b[15]                              Rise  0.2000 0.0000 0.0000 0.495899 0.699202 1.1951            1       100      c             | 
|    CLOCK_slh__c60/A         CLKBUF_X1 Rise  0.2000 0.0000 0.0000          0.77983                                                   | 
|    CLOCK_slh__c60/Z         CLKBUF_X1 Rise  0.2340 0.0340 0.0140 3.8609   0.894119 4.75502           1       100                    | 
|    inRegB/D[15]                       Rise  0.2340 0.0000                                                                           | 
|    inRegB/i_0_17/A2         AND2_X1   Rise  0.2340 0.0000 0.0140          0.97463                                                   | 
|    inRegB/i_0_17/ZN         AND2_X1   Rise  0.2650 0.0310 0.0070 0.305091 0.699202 1.00429           1       100                    | 
|    inRegB/CLOCK_slh__c126/A CLKBUF_X1 Rise  0.2650 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c126/Z CLKBUF_X1 Rise  0.2900 0.0250 0.0060 0.178989 0.699202 0.878191          1       100                    | 
|    inRegB/CLOCK_slh__c127/A CLKBUF_X1 Rise  0.2900 0.0000 0.0060          0.77983                                                   | 
|    inRegB/CLOCK_slh__c127/Z CLKBUF_X1 Rise  0.3150 0.0250 0.0070 0.28946  0.699202 0.988662          1       100                    | 
|    inRegB/CLOCK_slh__c128/A CLKBUF_X1 Rise  0.3150 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c128/Z CLKBUF_X1 Rise  0.3450 0.0300 0.0090 1.3132   1.06234  2.37554           1       100                    | 
|    inRegB/Q_reg[15]/D       DFF_X1    Rise  0.3450 0.0000 0.0090          1.14029                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[15]/CK       DFF_X1        Rise  0.2520 0.0110 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2520 0.2520 | 
| library hold check                        |  0.0190 0.2710 | 
| data required time                        |  0.2710        | 
|                                           |                | 
| data arrival time                         |  0.3450        | 
| data required time                        | -0.2710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0740        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[10]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_12/A1    AND2_X1 Fall  0.2770 0.0050 0.0360          0.874832                                                  | 
|    outReg/i_0_12/ZN    AND2_X1 Fall  0.3180 0.0410 0.0060 0.639896 1.06234  1.70224           1       100                    | 
|    outReg/Q_reg[10]/D  DFF_X1  Fall  0.3180 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[10]/CK       DFF_X1        Rise  0.2220 0.0330 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2220 0.2220 | 
| library hold check                        |  0.0110 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[7]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_9/A1     AND2_X1 Fall  0.2790 0.0070 0.0370          0.874832                                                  | 
|    outReg/i_0_9/ZN     AND2_X1 Fall  0.3200 0.0410 0.0060 0.408501 1.06234  1.47084           1       100                    | 
|    outReg/Q_reg[7]/D   DFF_X1  Fall  0.3200 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[7]/CK        DFF_X1        Rise  0.2240 0.0350 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2240 0.2240 | 
| library hold check                        |  0.0110 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[4]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_6/A1     AND2_X1 Fall  0.2800 0.0080 0.0370          0.874832                                                  | 
|    outReg/i_0_6/ZN     AND2_X1 Fall  0.3210 0.0410 0.0060 0.415393 1.06234  1.47774           1       100                    | 
|    outReg/Q_reg[4]/D   DFF_X1  Fall  0.3210 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[4]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[4]/CK        DFF_X1        Rise  0.2250 0.0360 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2250 0.2250 | 
| library hold check                        |  0.0110 0.2360 | 
| data required time                        |  0.2360        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.2360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[1]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_3/A1     AND2_X1 Fall  0.2810 0.0090 0.0370          0.874832                                                  | 
|    outReg/i_0_3/ZN     AND2_X1 Fall  0.3220 0.0410 0.0060 0.374982 1.06234  1.43732           1       100                    | 
|    outReg/Q_reg[1]/D   DFF_X1  Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[1]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[1]/CK        DFF_X1        Rise  0.2260 0.0370 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2260 0.2260 | 
| library hold check                        |  0.0110 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[2]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_4/A1     AND2_X1 Fall  0.2810 0.0090 0.0370          0.874832                                                  | 
|    outReg/i_0_4/ZN     AND2_X1 Fall  0.3220 0.0410 0.0060 0.315826 1.06234  1.37817           1       100                    | 
|    outReg/Q_reg[2]/D   DFF_X1  Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[2]/CK        DFF_X1        Rise  0.2260 0.0370 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2260 0.2260 | 
| library hold check                        |  0.0110 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[33]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[33] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_35/A1    AND2_X1 Fall  0.2820 0.0100 0.0370          0.874832                                                  | 
|    outReg/i_0_35/ZN    AND2_X1 Fall  0.3230 0.0410 0.0060 0.522583 1.06234  1.58493           1       100                    | 
|    outReg/Q_reg[33]/D  DFF_X1  Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[33]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[33]/CK       DFF_X1        Rise  0.2270 0.0380 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2270 0.2270 | 
| library hold check                        |  0.0110 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.3230        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[35]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[35] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_37/A1    AND2_X1 Fall  0.2820 0.0100 0.0380          0.874832                                                  | 
|    outReg/i_0_37/ZN    AND2_X1 Fall  0.3230 0.0410 0.0060 0.240994 1.06234  1.30334           1       100                    | 
|    outReg/Q_reg[35]/D  DFF_X1  Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[35]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[35]/CK       DFF_X1        Rise  0.2270 0.0380 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2270 0.2270 | 
| library hold check                        |  0.0110 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.3230        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[37]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[37] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_39/A1    AND2_X1 Fall  0.2830 0.0110 0.0380          0.874832                                                  | 
|    outReg/i_0_39/ZN    AND2_X1 Fall  0.3240 0.0410 0.0060 0.289826 1.06234  1.35217           1       100                    | 
|    outReg/Q_reg[37]/D  DFF_X1  Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[37]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[37]/CK       DFF_X1        Rise  0.2280 0.0390 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0110 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[39]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[39] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_41/A1    AND2_X1 Fall  0.2840 0.0120 0.0380          0.874832                                                  | 
|    outReg/i_0_41/ZN    AND2_X1 Fall  0.3250 0.0410 0.0060 0.271137 1.06234  1.33348           1       100                    | 
|    outReg/Q_reg[39]/D  DFF_X1  Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[39]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[39]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2290 0.2290 | 
| library hold check                        |  0.0110 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[40]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[40] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_42/A1    AND2_X1 Fall  0.2840 0.0120 0.0380          0.874832                                                  | 
|    outReg/i_0_42/ZN    AND2_X1 Fall  0.3250 0.0410 0.0060 0.239308 1.06234  1.30165           1       100                    | 
|    outReg/Q_reg[40]/D  DFF_X1  Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[40]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[40]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2290 0.2290 | 
| library hold check                        |  0.0110 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[41]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[41] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_43/A1    AND2_X1 Fall  0.2840 0.0120 0.0380          0.874832                                                  | 
|    outReg/i_0_43/ZN    AND2_X1 Fall  0.3250 0.0410 0.0060 0.240406 1.06234  1.30275           1       100                    | 
|    outReg/Q_reg[41]/D  DFF_X1  Fall  0.3250 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[41]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[41]/CK       DFF_X1        Rise  0.2290 0.0400 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2290 0.2290 | 
| library hold check                        |  0.0110 0.2400 | 
| data required time                        |  0.2400        | 
|                                           |                | 
| data arrival time                         |  0.3250        | 
| data required time                        | -0.2400        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[30]/D 
  
 Path Start Point : b[30] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[30]                              Rise  0.2000  0.0000 0.0000             2.05242  0.699202 2.75162           1       100      c             | 
|    CLOCK_slh__c50/A         CLKBUF_X1 Rise  0.2000  0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c50/Z         CLKBUF_X1 Rise  0.2470  0.0470 0.0270             9.48003  0.894119 10.3742           1       100                    | 
|    inRegB/D[30]                       Rise  0.2470  0.0000                                                                                       | 
|    inRegB/i_0_32/A2         AND2_X1   Rise  0.2490  0.0020 0.0270                      0.97463                                                   | 
|    inRegB/i_0_32/ZN         AND2_X1   Rise  0.2830  0.0340 0.0080             0.420907 0.699202 1.12011           1       100                    | 
|    inRegB/CLOCK_slh__c102/A CLKBUF_X1 Rise  0.2830  0.0000 0.0080                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c102/Z CLKBUF_X1 Rise  0.3090  0.0260 0.0070             0.235873 0.699202 0.935075          1       100                    | 
|    inRegB/CLOCK_slh__c103/A CLKBUF_X1 Rise  0.3090  0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c103/Z CLKBUF_X1 Rise  0.3340  0.0250 0.0060             0.196886 0.699202 0.896088          1       100                    | 
|    inRegB/CLOCK_slh__c104/A CLKBUF_X1 Rise  0.3340  0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c104/Z CLKBUF_X1 Rise  0.3640  0.0300 0.0100             1.57603  1.06234  2.63837           1       100                    | 
|    inRegB/Q_reg[30]/D       DFF_X1    Rise  0.3630 -0.0010 0.0100    -0.0010           1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[30]/CK       DFF_X1        Rise  0.2590 0.0180 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2590 0.2590 | 
| library hold check                        |  0.0190 0.2780 | 
| data required time                        |  0.2780        | 
|                                           |                | 
| data arrival time                         |  0.3630        | 
| data required time                        | -0.2780        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0850        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[12]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_14/A1    AND2_X1 Fall  0.2770 0.0050 0.0360          0.874832                                                  | 
|    outReg/i_0_14/ZN    AND2_X1 Fall  0.3180 0.0410 0.0060 0.573644 1.06234  1.63599           1       100                    | 
|    outReg/Q_reg[12]/D  DFF_X1  Fall  0.3180 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[12]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[12]/CK       DFF_X1        Rise  0.2210 0.0320 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2210 0.2210 | 
| library hold check                        |  0.0110 0.2320 | 
| data required time                        |  0.2320        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2320        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[11]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_13/A1    AND2_X1 Fall  0.2780 0.0060 0.0370          0.874832                                                  | 
|    outReg/i_0_13/ZN    AND2_X1 Fall  0.3190 0.0410 0.0060 0.44013  1.06234  1.50247           1       100                    | 
|    outReg/Q_reg[11]/D  DFF_X1  Fall  0.3190 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[11]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[11]/CK       DFF_X1        Rise  0.2220 0.0330 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2220 0.2220 | 
| library hold check                        |  0.0110 0.2330 | 
| data required time                        |  0.2330        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2330        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[8]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_10/A1    AND2_X1 Fall  0.2790 0.0070 0.0370          0.874832                                                  | 
|    outReg/i_0_10/ZN    AND2_X1 Fall  0.3200 0.0410 0.0060 0.368285 1.06234  1.43063           1       100                    | 
|    outReg/Q_reg[8]/D   DFF_X1  Fall  0.3200 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[8]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[8]/CK        DFF_X1        Rise  0.2230 0.0340 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2230 0.2230 | 
| library hold check                        |  0.0110 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[9]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_11/A1    AND2_X1 Fall  0.2780 0.0060 0.0370          0.874832                                                  | 
|    outReg/i_0_11/ZN    AND2_X1 Fall  0.3200 0.0420 0.0060 0.570264 1.06234  1.63261           1       100                    | 
|    outReg/Q_reg[9]/D   DFF_X1  Fall  0.3200 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[9]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[9]/CK        DFF_X1        Rise  0.2230 0.0340 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2230 0.2230 | 
| library hold check                        |  0.0110 0.2340 | 
| data required time                        |  0.2340        | 
|                                           |                | 
| data arrival time                         |  0.3200        | 
| data required time                        | -0.2340        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[5]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_7/A1     AND2_X1 Fall  0.2800 0.0080 0.0370          0.874832                                                  | 
|    outReg/i_0_7/ZN     AND2_X1 Fall  0.3210 0.0410 0.0060 0.238621 1.06234  1.30096           1       100                    | 
|    outReg/Q_reg[5]/D   DFF_X1  Fall  0.3210 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[5]/CK        DFF_X1        Rise  0.2240 0.0350 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2240 0.2240 | 
| library hold check                        |  0.0110 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[6]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_8/A1     AND2_X1 Fall  0.2800 0.0080 0.0370          0.874832                                                  | 
|    outReg/i_0_8/ZN     AND2_X1 Fall  0.3210 0.0410 0.0060 0.384285 1.06234  1.44663           1       100                    | 
|    outReg/Q_reg[6]/D   DFF_X1  Fall  0.3210 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[6]/CK        DFF_X1        Rise  0.2240 0.0350 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2240 0.2240 | 
| library hold check                        |  0.0110 0.2350 | 
| data required time                        |  0.2350        | 
|                                           |                | 
| data arrival time                         |  0.3210        | 
| data required time                        | -0.2350        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[0]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_2/A1     AND2_X1 Fall  0.2810 0.0090 0.0370          0.874832                                                  | 
|    outReg/i_0_2/ZN     AND2_X1 Fall  0.3220 0.0410 0.0060 0.33096  1.06234  1.3933            1       100                    | 
|    outReg/Q_reg[0]/D   DFF_X1  Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[0]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[0]/CK        DFF_X1        Rise  0.2250 0.0360 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2250 0.2250 | 
| library hold check                        |  0.0110 0.2360 | 
| data required time                        |  0.2360        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.2360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[3]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_5/A1     AND2_X1 Fall  0.2810 0.0090 0.0370          0.874832                                                  | 
|    outReg/i_0_5/ZN     AND2_X1 Fall  0.3220 0.0410 0.0060 0.280589 1.06234  1.34293           1       100                    | 
|    outReg/Q_reg[3]/D   DFF_X1  Fall  0.3220 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[3]/CK        DFF_X1        Rise  0.2250 0.0360 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2250 0.2250 | 
| library hold check                        |  0.0110 0.2360 | 
| data required time                        |  0.2360        | 
|                                           |                | 
| data arrival time                         |  0.3220        | 
| data required time                        | -0.2360        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[34]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[34] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_36/A1    AND2_X1 Fall  0.2820 0.0100 0.0370          0.874832                                                  | 
|    outReg/i_0_36/ZN    AND2_X1 Fall  0.3230 0.0410 0.0060 0.384678 1.06234  1.44702           1       100                    | 
|    outReg/Q_reg[34]/D  DFF_X1  Fall  0.3230 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[34]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[34]/CK       DFF_X1        Rise  0.2260 0.0370 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2260 0.2260 | 
| library hold check                        |  0.0110 0.2370 | 
| data required time                        |  0.2370        | 
|                                           |                | 
| data arrival time                         |  0.3230        | 
| data required time                        | -0.2370        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[36]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[36] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_38/A1    AND2_X1 Fall  0.2830 0.0110 0.0380          0.874832                                                  | 
|    outReg/i_0_38/ZN    AND2_X1 Fall  0.3240 0.0410 0.0060 0.246487 1.06234  1.30883           1       100                    | 
|    outReg/Q_reg[36]/D  DFF_X1  Fall  0.3240 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[36]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[36]/CK       DFF_X1        Rise  0.2270 0.0380 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2270 0.2270 | 
| library hold check                        |  0.0110 0.2380 | 
| data required time                        |  0.2380        | 
|                                           |                | 
| data arrival time                         |  0.3240        | 
| data required time                        | -0.2380        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[42]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[42] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000  0.0000 0.0000             6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000  0.0000                                                                                       | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010  0.0010 0.0000                      1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080  0.0070 0.0050             1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080  0.0000 0.0050                      1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720  0.0640 0.0360             34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_44/A1    AND2_X1 Fall  0.2840  0.0120 0.0390                      0.874832                                                  | 
|    outReg/i_0_44/ZN    AND2_X1 Fall  0.3280  0.0440 0.0070             1.06791  1.06234  2.13025           1       100                    | 
|    outReg/Q_reg[42]/D  DFF_X1  Fall  0.3270 -0.0010 0.0070    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[42]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[42]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2300 0.2300 | 
| library hold check                        |  0.0110 0.2410 | 
| data required time                        |  0.2410        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[43]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[43] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000  0.0000 0.0000             6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000  0.0000                                                                                       | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010  0.0010 0.0000                      1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080  0.0070 0.0050             1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080  0.0000 0.0050                      1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720  0.0640 0.0360             34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_45/A1    AND2_X1 Fall  0.2850  0.0130 0.0390                      0.874832                                                  | 
|    outReg/i_0_45/ZN    AND2_X1 Fall  0.3280  0.0430 0.0060             0.80202  1.06234  1.86436           1       100                    | 
|    outReg/Q_reg[43]/D  DFF_X1  Fall  0.3270 -0.0010 0.0060    -0.0010           1.06234                                     F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[43]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[43]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2300 0.2300 | 
| library hold check                        |  0.0110 0.2410 | 
| data required time                        |  0.2410        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[44]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[44] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_46/A1    AND2_X1 Fall  0.2850 0.0130 0.0390          0.874832                                                  | 
|    outReg/i_0_46/ZN    AND2_X1 Fall  0.3270 0.0420 0.0060 0.451414 1.06234  1.51376           1       100                    | 
|    outReg/Q_reg[44]/D  DFF_X1  Fall  0.3270 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[44]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[44]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2300 0.2300 | 
| library hold check                        |  0.0110 0.2410 | 
| data required time                        |  0.2410        | 
|                                           |                | 
| data arrival time                         |  0.3270        | 
| data required time                        | -0.2410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0860        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[14]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_16/A1    AND2_X1 Fall  0.2770 0.0050 0.0360          0.874832                                                  | 
|    outReg/i_0_16/ZN    AND2_X1 Fall  0.3170 0.0400 0.0060 0.21715  1.06234  1.27949           1       100                    | 
|    outReg/Q_reg[14]/D  DFF_X1  Fall  0.3170 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[14]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[14]/CK       DFF_X1        Rise  0.2190 0.0300 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2190 0.2190 | 
| library hold check                        |  0.0110 0.2300 | 
| data required time                        |  0.2300        | 
|                                           |                | 
| data arrival time                         |  0.3170        | 
| data required time                        | -0.2300        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[13]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_15/A1    AND2_X1 Fall  0.2770 0.0050 0.0360          0.874832                                                  | 
|    outReg/i_0_15/ZN    AND2_X1 Fall  0.3180 0.0410 0.0060 0.409903 1.06234  1.47225           1       100                    | 
|    outReg/Q_reg[13]/D  DFF_X1  Fall  0.3180 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[13]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[13]/CK       DFF_X1        Rise  0.2200 0.0310 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2200 0.2200 | 
| library hold check                        |  0.0110 0.2310 | 
| data required time                        |  0.2310        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2310        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[38]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[38] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_40/A1    AND2_X1 Fall  0.2830 0.0110 0.0380          0.874832                                                  | 
|    outReg/i_0_40/ZN    AND2_X1 Fall  0.3260 0.0430 0.0060 0.962579 1.06234  2.02492           1       100                    | 
|    outReg/Q_reg[38]/D  DFF_X1  Fall  0.3260 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[38]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[38]/CK       DFF_X1        Rise  0.2280 0.0390 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2280 0.2280 | 
| library hold check                        |  0.0110 0.2390 | 
| data required time                        |  0.2390        | 
|                                           |                | 
| data arrival time                         |  0.3260        | 
| data required time                        | -0.2390        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[45]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[45] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_47/A1    AND2_X1 Fall  0.2850 0.0130 0.0390          0.874832                                                  | 
|    outReg/i_0_47/ZN    AND2_X1 Fall  0.3280 0.0430 0.0060 0.616256 1.06234  1.6786            1       100                    | 
|    outReg/Q_reg[45]/D  DFF_X1  Fall  0.3280 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[45]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[45]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2300 0.2300 | 
| library hold check                        |  0.0110 0.2410 | 
| data required time                        |  0.2410        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[46]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[46] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_48/A1    AND2_X1 Fall  0.2850 0.0130 0.0390          0.874832                                                  | 
|    outReg/i_0_48/ZN    AND2_X1 Fall  0.3280 0.0430 0.0060 0.583888 1.06234  1.64623           1       100                    | 
|    outReg/Q_reg[46]/D  DFF_X1  Fall  0.3280 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[46]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[46]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2300 0.2300 | 
| library hold check                        |  0.0110 0.2410 | 
| data required time                        |  0.2410        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[47]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[47] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_49/A1    AND2_X1 Fall  0.2850 0.0130 0.0390          0.874832                                                  | 
|    outReg/i_0_49/ZN    AND2_X1 Fall  0.3280 0.0430 0.0060 0.695737 1.06234  1.75808           1       100                    | 
|    outReg/Q_reg[47]/D  DFF_X1  Fall  0.3280 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[47]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[47]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2300 0.2300 | 
| library hold check                        |  0.0110 0.2410 | 
| data required time                        |  0.2410        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[48]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[48] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_50/A1    AND2_X1 Fall  0.2850 0.0130 0.0390          0.874832                                                  | 
|    outReg/i_0_50/ZN    AND2_X1 Fall  0.3280 0.0430 0.0060 0.937447 1.06234  1.99979           1       100                    | 
|    outReg/Q_reg[48]/D  DFF_X1  Fall  0.3280 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[48]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[48]/CK       DFF_X1        Rise  0.2300 0.0410 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2300 0.2300 | 
| library hold check                        |  0.0110 0.2410 | 
| data required time                        |  0.2410        | 
|                                           |                | 
| data arrival time                         |  0.3280        | 
| data required time                        | -0.2410        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0870        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[3]/D 
  
 Path Start Point : b[3] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------|
|    b[3]                              Rise  0.2000 0.0000 0.0000             2.30598  0.699202 3.00518           1       100      c             | 
|    CLOCK_slh__c34/A        CLKBUF_X1 Rise  0.2000 0.0000 0.0000                      0.77983                                                   | 
|    CLOCK_slh__c34/Z        CLKBUF_X1 Rise  0.2520 0.0520 0.0330             11.5921  0.894119 12.4862           1       100                    | 
|    inRegB/D[3]                       Rise  0.2520 0.0000                                                                                       | 
|    inRegB/i_0_5/A2         AND2_X1   Rise  0.2520 0.0000 0.0330    -0.0030           0.97463                                                   | 
|    inRegB/i_0_5/ZN         AND2_X1   Rise  0.2870 0.0350 0.0070             0.159108 0.699202 0.85831           1       100                    | 
|    inRegB/CLOCK_slh__c54/A CLKBUF_X1 Rise  0.2870 0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c54/Z CLKBUF_X1 Rise  0.3120 0.0250 0.0060             0.144716 0.699202 0.843918          1       100                    | 
|    inRegB/CLOCK_slh__c55/A CLKBUF_X1 Rise  0.3120 0.0000 0.0060                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c55/Z CLKBUF_X1 Rise  0.3370 0.0250 0.0070             0.333504 0.699202 1.03271           1       100                    | 
|    inRegB/CLOCK_slh__c56/A CLKBUF_X1 Rise  0.3370 0.0000 0.0070                      0.77983                                                   | 
|    inRegB/CLOCK_slh__c56/Z CLKBUF_X1 Rise  0.3670 0.0300 0.0090             1.3137   1.06234  2.37604           1       100                    | 
|    inRegB/Q_reg[3]/D       DFF_X1    Rise  0.3670 0.0000 0.0090                      1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[3]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[3]/CK        DFF_X1        Rise  0.2600 0.0190 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2600 0.2600 | 
| library hold check                        |  0.0190 0.2790 | 
| data required time                        |  0.2790        | 
|                                           |                | 
| data arrival time                         |  0.3670        | 
| data required time                        | -0.2790        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0880        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[16]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_18/A1    AND2_X1 Fall  0.2770 0.0050 0.0360          0.874832                                                  | 
|    outReg/i_0_18/ZN    AND2_X1 Fall  0.3180 0.0410 0.0060 0.435219 1.06234  1.49756           1       100                    | 
|    outReg/Q_reg[16]/D  DFF_X1  Fall  0.3180 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[16]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[16]/CK       DFF_X1        Rise  0.2180 0.0290 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2180 0.2180 | 
| library hold check                        |  0.0110 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[17]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_19/A1    AND2_X1 Fall  0.2750 0.0030 0.0360          0.874832                                                  | 
|    outReg/i_0_19/ZN    AND2_X1 Fall  0.3180 0.0430 0.0070 1.62033  1.06234  2.68268           1       100                    | 
|    outReg/Q_reg[17]/D  DFF_X1  Fall  0.3180 0.0000 0.0070          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[17]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[17]/CK       DFF_X1        Rise  0.2180 0.0290 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2180 0.2180 | 
| library hold check                        |  0.0110 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.3180        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0890        | 
--------------------------------------------------------------


 Timing Path to outReg/Q_reg[15]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : outReg/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    rst                         Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    outReg/rst                  Rise  0.2000 0.0000                                                                           | 
|    outReg/i_0_1/A      INV_X1  Rise  0.2010 0.0010 0.0000          1.70023                                                   | 
|    outReg/i_0_1/ZN     INV_X1  Fall  0.2080 0.0070 0.0050 1.37011  2.2886   3.65871           2       100                    | 
|    outReg/hfn_ipo_c5/A BUF_X2  Fall  0.2080 0.0000 0.0050          1.5894                                                    | 
|    outReg/hfn_ipo_c5/Z BUF_X2  Fall  0.2720 0.0640 0.0360 34.9172  29.7443  64.6615           34      100                    | 
|    outReg/i_0_17/A1    AND2_X1 Fall  0.2770 0.0050 0.0360          0.874832                                                  | 
|    outReg/i_0_17/ZN    AND2_X1 Fall  0.3190 0.0420 0.0060 0.81133  1.06234  1.87367           1       100                    | 
|    outReg/Q_reg[15]/D  DFF_X1  Fall  0.3190 0.0000 0.0060          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to outReg/Q_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000             2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                                       | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000                      0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310             2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/clk_CTS_0_PP_9                      Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_CTS_0_PP_0                   Rise  0.0510 0.0000                                                                                       | 
|    outReg/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.0520 0.0010 0.0310                      7.95918                                     FA            | 
|    outReg/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.0860 0.0340 0.0100             15.2476  1.42116  16.6688           1       100      FA   K        | 
|    outReg/CTS_L3_c_tid1_9/A  CLKBUF_X3     Rise  0.0880 0.0020 0.0100    0.0010            1.42116                                     F             | 
|    outReg/CTS_L3_c_tid1_9/Z  CLKBUF_X3     Rise  0.1890 0.1010 0.0990             52.529   60.7778  113.307           64      100      F    K        | 
|    outReg/Q_reg[15]/CK       DFF_X1        Rise  0.2180 0.0290 0.1020    0.0040            0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2180 0.2180 | 
| library hold check                        |  0.0110 0.2290 | 
| data required time                        |  0.2290        | 
|                                           |                | 
| data arrival time                         |  0.3190        | 
| data required time                        | -0.2290        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0900        | 
--------------------------------------------------------------


 Timing Path to inRegA/clk_gate_Q_reg/E 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/clk_gate_Q_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.0000 2.018    2.37715  4.39516           3       100      c             | 
|    inRegA/en                             Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_0/A1         OR2_X1        Rise  0.2000 0.0000 0.0000          0.946814                                                  | 
|    inRegA/i_0_0/ZN         OR2_X1        Rise  0.2180 0.0180 0.0060 0.400594 0.863898 1.26449           1       100                    | 
|    inRegA/clk_gate_Q_reg/E CLKGATETST_X8 Rise  0.2180 0.0000 0.0060          0.901507                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/clk_gate_Q_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.20335  0.77983 2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                    Rise  0.0000 0.0000                                                                          | 
|    M64/CTS_L1_c_tid0_77/A   CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                    F             | 
|    M64/CTS_L1_c_tid0_77/Z   CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509 11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A   CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                    F             | 
|    M64/CTS_L2_c_tid0_64/Z   CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454 36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                     Rise  0.1250 0.0000                                                                          | 
|    inRegA/clk_CTS_0_PP_0                  Rise  0.1250 0.0000                                                                          | 
|    inRegA/clk_gate_Q_reg/CK CLKGATETST_X8 Rise  0.1280 0.0030 0.0470          7.95918                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1280 0.1280 | 
| library hold check                        | -0.0030 0.1250 | 
| data required time                        |  0.1250        | 
|                                           |                | 
| data arrival time                         |  0.2180        | 
| data required time                        | -0.1250        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0930        | 
--------------------------------------------------------------


 Timing Path to inRegB/clk_gate_Q_reg/E 
  
 Path Start Point : en 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/clk_gate_Q_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    en                                    Rise  0.2000 0.0000 0.0000 2.018    2.37715  4.39516           3       100      c             | 
|    inRegB/en                             Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_0/A1         OR2_X1        Rise  0.2000 0.0000 0.0000          0.946814                                                  | 
|    inRegB/i_0_0/ZN         OR2_X1        Rise  0.2220 0.0220 0.0100 2.07245  0.863898 2.93634           1       100                    | 
|    inRegB/clk_gate_Q_reg/E CLKGATETST_X8 Rise  0.2220 0.0000 0.0100          0.901507                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/clk_gate_Q_reg/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.20335  0.77983 2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                    Rise  0.0000 0.0000                                                                          | 
|    M64/CTS_L1_c_tid0_77/A   CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                    F             | 
|    M64/CTS_L1_c_tid0_77/Z   CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509 11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A   CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                    F             | 
|    M64/CTS_L2_c_tid0_64/Z   CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454 36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                     Rise  0.1250 0.0000                                                                          | 
|    inRegB/clk_CTS_0_PP_0                  Rise  0.1250 0.0000                                                                          | 
|    inRegB/clk_gate_Q_reg/CK CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.1290 0.1290 | 
| library hold check                        | -0.0030 0.1260 | 
| data required time                        |  0.1260        | 
|                                           |                | 
| data arrival time                         |  0.2220        | 
| data required time                        | -0.1260        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0960        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[2]/D 
  
 Path Start Point : rst 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    rst                               Rise  0.2000 0.0000 0.0000 6.52713  11.6717  18.1988           7       100      c             | 
|    inRegB/rst                        Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_1/A          INV_X2    Rise  0.2010 0.0010 0.0000          3.25089                                                   | 
|    inRegB/i_0_1/ZN         INV_X2    Fall  0.2410 0.0400 0.0330 32.9543  27.9946  60.9489           32      100                    | 
|    inRegB/i_0_4/A1         AND2_X1   Fall  0.2430 0.0020 0.0330          0.874832                                                  | 
|    inRegB/i_0_4/ZN         AND2_X1   Fall  0.2820 0.0390 0.0060 0.663113 0.699202 1.36231           1       100                    | 
|    inRegB/CLOCK_slh__c84/A CLKBUF_X1 Fall  0.2820 0.0000 0.0060          0.699202                                                  | 
|    inRegB/CLOCK_slh__c84/Z CLKBUF_X1 Fall  0.3100 0.0280 0.0070 0.904082 0.699202 1.60328           1       100                    | 
|    inRegB/CLOCK_slh__c85/A CLKBUF_X1 Fall  0.3100 0.0000 0.0070          0.699202                                                  | 
|    inRegB/CLOCK_slh__c85/Z CLKBUF_X1 Fall  0.3380 0.0280 0.0070 0.777239 0.699202 1.47644           1       100                    | 
|    inRegB/CLOCK_slh__c86/A CLKBUF_X1 Fall  0.3380 0.0000 0.0070          0.699202                                                  | 
|    inRegB/CLOCK_slh__c86/Z CLKBUF_X1 Fall  0.3690 0.0310 0.0090 1.44823  1.06234  2.51057           1       100                    | 
|    inRegB/Q_reg[2]/D       DFF_X1    Fall  0.3690 0.0000 0.0090          1.06234                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[2]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.0000 2.20335  0.77983  2.98318           1       100      c    K        | 
|    M64/clk_CTS_0_PP_10                     Rise  0.0000 0.0000                                                                           | 
|    M64/CTS_L1_c_tid0_77/A    CLKBUF_X1     Rise  0.0000 0.0000 0.0000          0.77983                                     F             | 
|    M64/CTS_L1_c_tid0_77/Z    CLKBUF_X1     Rise  0.0510 0.0510 0.0310 2.57884  9.36509  11.9439           2       100      F    K        | 
|    M64/CTS_L2_c_tid0_64/A    CLKBUF_X2     Rise  0.0510 0.0000 0.0310          1.40591                                     F             | 
|    M64/CTS_L2_c_tid0_64/Z    CLKBUF_X2     Rise  0.1250 0.0740 0.0470 18.015   18.7454  36.7605           4       100      F    K        | 
|    M64/clk_CTS_0_PP_0                      Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_CTS_0_PP_0                   Rise  0.1250 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK  CLKGATETST_X8 Rise  0.1290 0.0040 0.0470          7.95918                                     FA            | 
|    inRegB/clk_gate_Q_reg/GCK CLKGATETST_X8 Rise  0.1670 0.0380 0.0120 22.0992  1.42116  23.5204           1       100      FA   K        | 
|    inRegB/CTS_L4_c_tid1_3/A  CLKBUF_X3     Rise  0.1700 0.0030 0.0120          1.42116                                     F             | 
|    inRegB/CTS_L4_c_tid1_3/Z  CLKBUF_X3     Rise  0.2410 0.0710 0.0550 30.8943  30.3889  61.2832           32      100      F    K        | 
|    inRegB/Q_reg[2]/CK        DFF_X1        Rise  0.2600 0.0190 0.0560          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2600 0.2600 | 
| library hold check                        |  0.0110 0.2710 | 
| data required time                        |  0.2710        | 
|                                           |                | 
| data arrival time                         |  0.3690        | 
| data required time                        | -0.2710        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0980        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 495M, CVMEM - 2079M, PVMEM - 2939M)
