// Seed: 2725000613
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  module_2 modCall_1 ();
  input wire id_1;
endmodule
module module_1 (
    input wand id_0
);
  logic [-1 : -1] id_2 = 1;
  logic id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_2 = 32'd93
) (
    id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  output wire id_1;
  wire [!  -1 'b0 : 1] id_4;
  logic ["" : -1] id_5;
  module_2 modCall_1 ();
  wire id_6;
  wire [id_2 : id_2] id_7;
endmodule
