$date
	Wed Jun 21 22:10:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$scope module u1 $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var reg 4 % count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
1$
1#
0"
b0 !
$end
#10
1"
#15
0$
#20
0"
#30
b1 !
b1 %
1"
#40
0"
#50
b10 !
b10 %
1"
#55
0#
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
#110
1"
#115
