module trigger_module
(
	CLK,Set,Clr,D,q
);
	 input wire CLK;
	 input wire Set;
	 input wire Clr;
	 input wire [7:0]D;
	 output reg [7:0]q;

	always @(posedge CLK or posedge Set or posedge Clr)
		begin
			q[0]<=(D[0]&(~Set)&(~Clr))|Set;
			q[1]<=(D[1]&(~Set)&(~Clr))|Set;
			q[2]<=(D[2]&(~Set)&(~Clr))|Set;
			q[3]<=(D[3]&(~Set)&(~Clr))|Set;
			q[4]<=(D[4]&(~Set)&(~Clr))|Set;
			q[5]<=(D[5]&(~Set)&(~Clr))|Set;
			q[6]<=(D[6]&(~Set)&(~Clr))|Set;
			q[7]<=(D[7]&(~Set)&(~Clr))|Set;
		end
	
endmodule 