Drill report for /home/little/Documents/UNI/Dynamics/Fe203/PCB/Fe203.kicad_pcb
Created on s√°b 14 mar 2020 11:46:13 CET

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Fe203.drl' contains
    plated through holes:
    =============================================================
    T1  1,00mm  0,039"  (22 holes)
    T2  1,07mm  0,042"  (20 holes)

    Total plated holes count 42


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================

    Total unplated holes count 0
