m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/simulation/modelsim
valtera_reset_controller
Z1 !s110 1607717516
!i10b 1
!s100 AbYPDDXoUZYQzY_kQ2LCk2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IS0M<J3Knd>e<1zJAoe>:50
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1607549948
8C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_reset_controller.v
FC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_reset_controller.v
!i122 10
L0 42 278
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1607717516.000000
!s107 C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z7 o-work rst_controller
Z8 tCvgOpt 0
valtera_reset_synchronizer
R1
!i10b 1
!s100 BQ8==cV75_ke3L4GKGWGO3
R2
I4HHiVD;B8@k<e5^`REEUY3
R3
R0
R4
8C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_reset_synchronizer.v
FC:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_reset_synchronizer.v
!i122 11
L0 24 63
R5
r1
!s85 0
31
R6
!s107 C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/sjfre/Documents/FPGADesign/Final/Final_3002_restored/quartus/jtag_pll/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R7
R8
