Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Feb 19 23:50:04 2024
| Host         : DESKTOP-LIT4FMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file matrix_mul_timing_summary_routed.rpt -pb matrix_mul_timing_summary_routed.pb -rpx matrix_mul_timing_summary_routed.rpx -warn_on_violation
| Design       : matrix_mul
| Device       : 7a35t-csg325
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  145         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (145)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (312)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (145)
--------------------------
 There are 145 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (312)
--------------------------------------------------
 There are 312 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  320          inf        0.000                      0                  320           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           320 Endpoints
Min Delay           320 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.994ns  (logic 4.149ns (46.130%)  route 4.845ns (53.870%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          1.617     5.446    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.570 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3/O
                         net (fo=1, routed)           0.537     6.107    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.644 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry/O[2]
                         net (fo=3, routed)           0.821     7.466    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_n_5
    SLICE_X2Y1           LUT3 (Prop_lut3_I0_O)        0.302     7.768 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_1/O
                         net (fo=1, routed)           0.000     7.768    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.144 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.376 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry__0/O[0]
                         net (fo=2, routed)           0.618     8.994    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[7]
    SLICE_X2Y6           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[6]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 3.796ns (42.315%)  route 5.175ns (57.685%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          1.617     5.446    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.570 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3/O
                         net (fo=1, routed)           0.537     6.107    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.644 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry/O[2]
                         net (fo=3, routed)           0.821     7.466    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_n_5
    SLICE_X2Y1           LUT3 (Prop_lut3_I0_O)        0.302     7.768 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_1/O
                         net (fo=1, routed)           0.000     7.768    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.023 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/O[3]
                         net (fo=2, routed)           0.948     8.971    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[6]
    SLICE_X1Y4           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.560ns  (logic 3.791ns (44.289%)  route 4.769ns (55.711%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          1.617     5.446    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.570 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3/O
                         net (fo=1, routed)           0.537     6.107    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.644 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry/O[2]
                         net (fo=3, routed)           0.577     7.222    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_n_5
    SLICE_X2Y1           LUT2 (Prop_lut2_I0_O)        0.302     7.524 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_2/O
                         net (fo=1, routed)           0.000     7.524    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.774 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/O[2]
                         net (fo=2, routed)           0.786     8.560    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[5]
    SLICE_X1Y4           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 4.149ns (49.537%)  route 4.227ns (50.463%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          1.617     5.446    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.570 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3/O
                         net (fo=1, routed)           0.537     6.107    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.644 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry/O[2]
                         net (fo=3, routed)           0.821     7.466    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_n_5
    SLICE_X2Y1           LUT3 (Prop_lut3_I0_O)        0.302     7.768 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_1/O
                         net (fo=1, routed)           0.000     7.768    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.144 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/CO[3]
                         net (fo=1, routed)           0.000     8.144    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_n_0
    SLICE_X2Y2           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     8.376 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry__0/O[0]
                         net (fo=2, routed)           0.000     8.376    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[7]
    SLICE_X2Y2           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 3.796ns (47.316%)  route 4.227ns (52.684%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          1.617     5.446    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.570 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3/O
                         net (fo=1, routed)           0.537     6.107    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.644 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry/O[2]
                         net (fo=3, routed)           0.821     7.466    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_n_5
    SLICE_X2Y1           LUT3 (Prop_lut3_I0_O)        0.302     7.768 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_1/O
                         net (fo=1, routed)           0.000     7.768    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_1_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     8.023 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/O[3]
                         net (fo=2, routed)           0.000     8.023    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[6]
    SLICE_X2Y1           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.776ns  (logic 3.462ns (44.522%)  route 4.314ns (55.478%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          1.623     5.451    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.124     5.575 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_6/O
                         net (fo=1, routed)           0.000     5.575    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_6_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.802 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry/O[1]
                         net (fo=1, routed)           0.963     6.766    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_n_6
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.303     7.069 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_3/O
                         net (fo=1, routed)           0.000     7.069    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_3_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.299 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/O[1]
                         net (fo=2, routed)           0.477     7.776    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[4]
    SLICE_X3Y2           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.774ns  (logic 3.791ns (48.768%)  route 3.983ns (51.232%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT6=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          1.617     5.446    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X0Y3           LUT6 (Prop_lut6_I0_O)        0.124     5.570 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3/O
                         net (fo=1, routed)           0.537     6.107    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_3_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     6.644 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry/O[2]
                         net (fo=3, routed)           0.577     7.222    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_n_5
    SLICE_X2Y1           LUT2 (Prop_lut2_I0_O)        0.302     7.524 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_2/O
                         net (fo=1, routed)           0.000     7.524    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_2_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250     7.774 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/O[2]
                         net (fo=2, routed)           0.000     7.774    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[5]
    SLICE_X2Y1           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.316ns  (logic 3.856ns (52.705%)  route 3.460ns (47.295%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          0.812     4.641    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X2Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__0_carry_i_3/O
                         net (fo=1, routed)           0.407     5.172    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__0_carry_i_3_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     5.768 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__0_carry/O[3]
                         net (fo=2, routed)           0.434     6.202    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__0_carry_n_4
    SLICE_X2Y1           LUT2 (Prop_lut2_I0_O)        0.306     6.508 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_4/O
                         net (fo=1, routed)           0.000     6.508    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.760 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/O[0]
                         net (fo=2, routed)           0.556     7.316    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[3]
    SLICE_X1Y3           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.299ns  (logic 3.462ns (47.434%)  route 3.837ns (52.566%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          1.623     5.451    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.124     5.575 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_6/O
                         net (fo=1, routed)           0.000     5.575    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_i_6_n_0
    SLICE_X1Y3           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.802 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry/O[1]
                         net (fo=1, routed)           0.963     6.766    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__22_carry_n_6
    SLICE_X2Y1           LUT2 (Prop_lut2_I1_O)        0.303     7.069 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_3/O
                         net (fo=1, routed)           0.000     7.069    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_3_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.299 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/O[1]
                         net (fo=2, routed)           0.000     7.299    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[4]
    SLICE_X2Y1           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.760ns  (logic 3.856ns (57.038%)  route 2.904ns (42.962%))
  Logic Levels:           6  (CARRY4=2 LUT2=2 LUT4=1 RAMB18E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     2.454 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=2, routed)           1.251     3.705    douta[1]
    SLICE_X6Y1           LUT2 (Prop_lut2_I1_O)        0.124     3.829 r  matrixmul_i_15/O
                         net (fo=14, routed)          0.812     4.641    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/b_q0[1]
    SLICE_X2Y0           LUT4 (Prop_lut4_I0_O)        0.124     4.765 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__0_carry_i_3/O
                         net (fo=1, routed)           0.407     5.172    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__0_carry_i_3_n_0
    SLICE_X3Y0           CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     5.768 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__0_carry/O[3]
                         net (fo=2, routed)           0.434     6.202    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__0_carry_n_4
    SLICE_X2Y1           LUT2 (Prop_lut2_I0_O)        0.306     6.508 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_4/O
                         net (fo=1, routed)           0.000     6.508    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry_i_4_n_0
    SLICE_X2Y1           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.760 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_8s_6s_8_1_1_U9/tmp_product__34_carry/O[0]
                         net (fo=2, routed)           0.000     6.760    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/dout[3]
    SLICE_X2Y1           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/mul_ln83_reg_387_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/j_a_fu_54_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/i_a_fu_58_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/j_a_fu_54_reg[2]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/j_a_fu_54_reg[2]/Q
                         net (fo=4, routed)           0.076     0.217    matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/flow_control_loop_pipe_sequential_init_U/j_a_fu_54[0]
    SLICE_X8Y7           LUT6 (Prop_lut6_I5_O)        0.045     0.262 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/flow_control_loop_pipe_sequential_init_U/a_address0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.000     0.262    matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/flow_control_loop_pipe_sequential_init_U_n_16
    SLICE_X8Y7           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/i_a_fu_58_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/empty_fu_50_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=8, routed)           0.122     0.263    matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1
    SLICE_X5Y5           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/empty_fu_50_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/empty_fu_50_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=8, routed)           0.122     0.263    matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1
    SLICE_X5Y5           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/empty_fu_50_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/empty_fu_50_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=8, routed)           0.122     0.263    matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1
    SLICE_X5Y5           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/empty_fu_50_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/empty_fu_50_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.636%)  route 0.122ns (46.364%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y6           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/C
    SLICE_X5Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=8, routed)           0.122     0.263    matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/ap_enable_reg_pp0_iter1
    SLICE_X5Y5           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a00_sum00_fu_50/empty_fu_50_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a10_sum10_fu_64/indvar_flatten16_fu_64_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a10_sum10_fu_64/indvar_flatten16_fu_64_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a10_sum10_fu_64/indvar_flatten16_fu_64_reg[3]/C
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a10_sum10_fu_64/indvar_flatten16_fu_64_reg[3]/Q
                         net (fo=3, routed)           0.068     0.196    matrixmul/inst/grp_matrixmul_Pipeline_Row_a10_sum10_fu_64/flow_control_loop_pipe_sequential_init_U/indvar_flatten16_fu_64_reg[4]_1
    SLICE_X11Y1          LUT6 (Prop_lut6_I5_O)        0.099     0.295 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a10_sum10_fu_64/flow_control_loop_pipe_sequential_init_U/indvar_flatten16_fu_64[4]_i_2/O
                         net (fo=1, routed)           0.000     0.295    matrixmul/inst/grp_matrixmul_Pipeline_Row_a10_sum10_fu_64/add_ln69_1_fu_117_p2[4]
    SLICE_X11Y1          FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a10_sum10_fu_64/indvar_flatten16_fu_64_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/trunc_ln83_4_reg_382_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.639%)  route 0.121ns (39.361%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[6]/C
    SLICE_X5Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[6]/Q
                         net (fo=3, routed)           0.121     0.262    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/flow_control_loop_pipe_sequential_init_U/tmp_reg_372_reg[0]_0[2]
    SLICE_X6Y4           LUT6 (Prop_lut6_I1_O)        0.045     0.307 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/flow_control_loop_pipe_sequential_init_U/trunc_ln83_4_reg_382[2]_i_1/O
                         net (fo=1, routed)           0.000     0.307    matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/flow_control_loop_pipe_sequential_init_U_n_13
    SLICE_X6Y4           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_r_Col_r_fu_78/trunc_ln83_4_reg_382_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=8, routed)           0.167     0.308    matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1
    SLICE_X5Y3           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=8, routed)           0.167     0.308    matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1
    SLICE_X5Y3           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.815%)  route 0.167ns (54.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y4           FDRE                         0.000     0.000 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/C
    SLICE_X7Y4           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=8, routed)           0.167     0.308    matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/ap_enable_reg_pp0_iter1
    SLICE_X5Y3           FDRE                                         r  matrixmul/inst/grp_matrixmul_Pipeline_Row_a01_sum01_fu_57/empty_fu_50_reg[6]/CE
  -------------------------------------------------------------------    -------------------





