
---------- Begin Simulation Statistics ----------
simSeconds                                   0.113428                       # Number of seconds simulated (Second)
simTicks                                 113427732000                       # Number of ticks simulated (Tick)
finalTick                                113427732000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    684.91                       # Real time elapsed on the host (Second)
hostTickRate                                165609220                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     702324                       # Number of bytes of host memory used (Byte)
simInsts                                     68587234                       # Number of instructions simulated (Count)
simOps                                       68588785                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   100140                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     100142                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        113427736                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.653773                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.604678                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                       103393634                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     6881                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       92359334                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  44823                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             34811729                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          18872293                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 563                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           113281925                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.815305                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.415227                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  74273096     65.56%     65.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  15371899     13.57%     79.13% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   8252563      7.28%     86.42% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   6624654      5.85%     92.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   4667880      4.12%     96.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   3018492      2.66%     99.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    739518      0.65%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    263325      0.23%     99.94% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     70498      0.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             113281925                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   26381      1.43%      1.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                     95      0.01%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                      19      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%      1.44% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1576754     85.69%     87.13% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                236890     12.87%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                2      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatArith             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorMisc                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::VectorConfig                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         3343      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      44594658     48.28%     48.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        13019      0.01%     48.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          5060      0.01%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            7      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            4      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          236      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           25      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            9      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     48.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     38787046     42.00%     90.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8955909      9.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            4      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite           14      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       92359334                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.814257                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1840141                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.019924                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                299884957                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               138227235                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        89435642                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       600                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1654                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              292                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    94195831                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          301                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                    903518                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                            3904                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          145811                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads       43191063                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      10593555                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads     20813285                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      4278670                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                16137518                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          12303607                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            665614                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              9159872                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               351175                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 9154250                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999386                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1254694                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 63                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            8456                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8068                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              388                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          167                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        35008189                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            6318                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            664745                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    108362868                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.632955                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.770899                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        86646301     79.96%     79.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         9714656      8.96%     88.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4209025      3.88%     92.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          989145      0.91%     93.72% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1134006      1.05%     94.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          361447      0.33%     95.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          349259      0.32%     95.42% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          622401      0.57%     96.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4336628      4.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    108362868                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        2985                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                637714                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         2991      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     32762152     47.77%     47.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        12216      0.02%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         3595      0.01%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            2      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            4      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           16      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            2      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            6      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     47.79% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     28573260     41.66%     89.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7234523     10.55%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            4      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           14      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     68588785                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4336628                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts             68587234                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               68588785                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP       68587234                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         68588785                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.653773                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.604678                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs           35807801                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                 48                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          67854147                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts         28571822                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         7234537                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass         2991      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu     32762152     47.77%     47.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        12216      0.02%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv         3595      0.01%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            2      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            4      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt           16      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            2      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            6      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     47.79% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead     28573260     41.66%     89.45% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      7234523     10.55%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead            4      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite           14      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     68588785                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl      8645850                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl      8000527                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       645323                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl      6624188                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl      2021662                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       637714                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       637711                       # Class of control type instructions committed (Count)
system.cpu.dcache.demandHits::cpu.data       23330294                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          23330294                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      23330294                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         23330294                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      5730135                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5730135                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      5730135                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5730135                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 362324069970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 362324069970                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 362324069970                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 362324069970                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     29060429                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      29060429                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     29060429                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     29060429                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.197180                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.197180                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.197180                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.197180                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 63231.332241                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 63231.332241                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 63231.332241                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 63231.332241                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      5264210                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         8595                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       232303                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          306                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      22.660964                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    28.088235                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       690835                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            690835                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      2924950                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       2924950                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      2924950                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      2924950                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2805185                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2805185                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2805185                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2805185                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 169283366534                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 169283366534                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 169283366534                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 169283366534                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.096529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.096529                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.096529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.096529                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 60346.596226                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 60346.596226                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 60346.596226                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 60346.596226                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2805237                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data          910                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          910                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data         1040                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total         1040                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data     18616000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total     18616000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data         1950                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total         1950                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.533333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.533333                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        17900                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        17900                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data          925                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total          925                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data          115                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total          115                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data      1732500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total      1732500                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.058974                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.058974                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data 15065.217391                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total 15065.217391                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     16749553                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        16749553                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      5077884                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5077884                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 330423217000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 330423217000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     21827437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     21827437                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.232638                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.232638                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 65071.044750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 65071.044750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2530360                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2530360                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2547524                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2547524                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 157064627500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 157064627500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.116712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.116712                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 61653.836235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 61653.836235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data         1434                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total         1434                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.misses::cpu.data          111                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.misses::total          111                       # number of StoreCondReq misses (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data         1545                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total         1545                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.missRate::cpu.data     0.071845                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.StoreCondReq.missRate::total     0.071845                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu.dcache.SwapReq.hits::cpu.data         1441                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1441                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             1                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data        75000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total        75000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         1442                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1442                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.000693                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.000693                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        75000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        75000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            1                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data        72500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total        72500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.000693                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.000693                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        72500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        72500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6580741                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6580741                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       652251                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       652251                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  31900852970                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  31900852970                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7232992                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7232992                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.090177                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.090177                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 48908.860193                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 48908.860193                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       394590                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       394590                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       257661                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       257661                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  12218739034                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  12218739034                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.035623                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.035623                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 47421.763612                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 47421.763612                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            63.998222                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             26139380                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2805301                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               9.317852                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              192500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    63.998222                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999972                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           60936033                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          60936033                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  8854591                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              86188022                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  13765636                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3794486                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 679190                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7750708                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   903                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              109566192                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2813                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts            91455816                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches         10909263                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts        38235241                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        8835305                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.806291                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegReads            107                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites           269                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads     102224154                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites     70744771                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs          47070546                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads         1168                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites           60                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches           10417012                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      96102131                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1360142                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  15021128                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                142131                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          113281925                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.123902                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.384270                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 86707912     76.54%     76.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2736357      2.42%     78.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3881687      3.43%     82.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  4059257      3.58%     85.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  3617426      3.19%     89.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1015101      0.90%     90.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1693383      1.49%     91.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1631628      1.44%     92.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  7939174      7.01%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            113281925                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts             127315619                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             1.122438                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches           16137518                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.142271                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     16499492                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst       14937485                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          14937485                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      14937485                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         14937485                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        83642                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           83642                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        83642                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          83642                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst   1517800998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total   1517800998                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst   1517800998                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total   1517800998                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     15021127                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      15021127                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     15021127                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     15021127                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.005568                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.005568                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.005568                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.005568                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 18146.397719                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 18146.397719                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 18146.397719                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 18146.397719                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          866                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           24                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      36.083333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        81881                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             81881                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1696                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1696                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1696                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1696                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        81946                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        81946                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        81946                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        81946                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst   1307153998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total   1307153998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst   1307153998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total   1307153998                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005455                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005455                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005455                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005455                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 15951.407000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 15951.407000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 15951.407000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 15951.407000                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  81881                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     14937485                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        14937485                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        83642                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         83642                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst   1517800998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total   1517800998                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     15021127                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     15021127                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.005568                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.005568                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 18146.397719                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 18146.397719                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1696                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1696                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        81946                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        81946                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst   1307153998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total   1307153998                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005455                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005455                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 15951.407000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 15951.407000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            63.998383                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             15019430                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              81945                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             183.286717                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    63.998383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999975                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           30124199                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          30124199                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    679190                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    4396461                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 36291053                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts              103400515                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                16836                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 43191063                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                10593555                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3864                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      6071                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 36325266                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents          17173                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         341727                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       381725                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               723452                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 89800247                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                89435934                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  65361660                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  71331014                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.788484                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.916315                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                    15847720                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                14619241                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                57298                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation               17173                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                3357576                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 184366                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           28571822                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             11.391689                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            26.646681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               24678147     86.37%     86.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               847388      2.97%     89.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                96279      0.34%     89.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39               102545      0.36%     90.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               130204      0.46%     90.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                77714      0.27%     90.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                90697      0.32%     91.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79              1655046      5.79%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               253973      0.89%     97.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               249904      0.87%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             238714      0.84%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              33220      0.12%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              15333      0.05%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              20945      0.07%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              14325      0.05%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               7311      0.03%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               4794      0.02%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3032      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1805      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1427      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1127      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1424      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               1273      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1360      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1687      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               1943      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2421      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               2932      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               3749      0.01%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               3963      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            27140      0.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              681                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             28571822                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 679190                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 10858953                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                40759877                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         196785                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15371825                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              45415295                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              105648453                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3183                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2340891                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               44585598                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 233755                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            82409847                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   124488576                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                121155535                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       974                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              53353479                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 29056368                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    2425                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                2550                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  25071631                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        207617169                       # The number of ROB reads (Count)
system.cpu.rob.writes                       212130869                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 68587234                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   68588785                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   340                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  78729                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 864623                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    943352                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 78729                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                864623                       # number of overall hits (Count)
system.l2.overallHits::total                   943352                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 3217                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1940463                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1943680                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                3217                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1940463                       # number of overall misses (Count)
system.l2.overallMisses::total                1943680                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       274861500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    152763462500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       153038324000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      274861500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   152763462500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      153038324000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              81946                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2805086                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2887032                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             81946                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2805086                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2887032                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.039258                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.691766                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.673245                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.039258                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.691766                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.673245                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 85440.317066                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 78725.264280                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    78736.378416                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 85440.317066                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 78725.264280                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   78736.378416                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               299837                       # number of writebacks (Count)
system.l2.writebacks::total                    299837                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             3217                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1940463                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1943680                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            3217                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1940463                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1943680                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    242701500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 133358832500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   133601534000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    242701500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 133358832500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  133601534000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.039258                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.691766                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.673245                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.039258                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.691766                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.673245                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 75443.425552                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 68725.264280                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 68736.383561                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 75443.425552                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 68725.264280                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 68736.383561                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2004380                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        32346                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          32346                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            177                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               177                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           38                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              38                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          215                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           215                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.176744                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.176744                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           38                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           38                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       746000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       746000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.176744                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.176744                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 19631.578947                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 19631.578947                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           78729                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              78729                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          3217                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3217                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    274861500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    274861500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        81946                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          81946                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.039258                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.039258                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 85440.317066                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 85440.317066                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         3217                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         3217                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    242701500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    242701500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.039258                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.039258                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 75443.425552                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 75443.425552                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             117586                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                117586                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           140674                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              140674                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  10291942000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    10291942000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         258260                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            258260                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.544699                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.544699                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 73161.650341                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 73161.650341                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       140674                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          140674                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   8885202000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   8885202000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.544699                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.544699                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 63161.650341                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 63161.650341                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         747037                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            747037                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data      1799789                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1799789                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data 142471520500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 142471520500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data      2546826                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2546826                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.706679                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.706679                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79160.124048                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79160.124048                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data      1799789                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1799789                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 124473630500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 124473630500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.706679                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.706679                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69160.124048                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69160.124048                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        81880                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            81880                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        81880                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        81880                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       690835                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           690835                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       690835                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       690835                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                   255.918587                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5741964                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2004813                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.864090                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      10.982344                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst         0.717685                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data       244.218559                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.042900                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.002803                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.953979                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999682                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024            256                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  215                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   41                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   48199605                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  48199605                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    294651.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      3216.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1857029.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003799718250                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        17853                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        17853                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3971491                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             277264                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1943679                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     299837                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1943679                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   299837                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                  83434                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                  5186                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.54                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1943679                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               299837                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1160803                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  552105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  125988                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   21285                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      56                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   3528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   4180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  14682                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  17094                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  17598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  18278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  18200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  18309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  18320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  18357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  18529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  19218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  18116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  18165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  18317                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  17909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  17920                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  17872                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        17853                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     104.195877                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     65.253999                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    372.214317                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         17694     99.11%     99.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           60      0.34%     99.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535           24      0.13%     99.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047           13      0.07%     99.65% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559           18      0.10%     99.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            4      0.02%     99.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583            5      0.03%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.01%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607            3      0.02%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.01%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631            3      0.02%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5632-6143            7      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            6      0.03%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6656-7167            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.01%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11264-11775            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13312-13823            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         17853                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        17853                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.503277                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.477879                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.942530                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            13491     75.57%     75.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              669      3.75%     79.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2892     16.20%     95.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              687      3.85%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              100      0.56%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21               13      0.07%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         17853                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                 5339776                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               124395456                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             19189568                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1096693496.43700886                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              169178803.64565518                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  113427647000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      50557.98                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       205824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    118849856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     18856512                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1814582.698347525671                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1047802454.517912745476                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 166242519.950941085815                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         3216                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1940463                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       299837                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    109325500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  53803058250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2765191132750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33994.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     27726.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9222314.57                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       205824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    124189632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      124395456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       205824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       205824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     19189568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     19189568                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         3216                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1940463                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1943679                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       299837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         299837                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1814583                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1094878914                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1096693496                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1814583                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1814583                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    169178804                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        169178804                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    169178804                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1814583                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1094878914                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       1265872300                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1860245                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              294633                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       201525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       176958                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       155234                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       104933                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        71722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        71467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       158100                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       115979                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        81402                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        66851                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        59009                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        69654                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       107009                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       127662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       143153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       149587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        11073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        10831                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         9040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         5346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         2204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         2255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6       127287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        58449                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        26210                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         3397                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         8568                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         9045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         9194                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             19032790000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            9301225000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        53912383750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10231.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28981.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1526594                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             270161                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            82.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           91.69                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       358113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   385.100167                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   248.196436                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   327.906578                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        90447     25.26%     25.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        71250     19.90%     45.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        38827     10.84%     55.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        28928      8.08%     64.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        49612     13.85%     77.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        16376      4.57%     82.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         9585      2.68%     85.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         7299      2.04%     87.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        45789     12.79%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       358113                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             119055680                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           18856512                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1049.617037                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              166.242520                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    9.50                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                8.20                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.30                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      1426514880                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       758184075                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     7539254520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1182251700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 8953460880.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  47465316450                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   3585456480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   70910438985                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   625.159630                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8910299250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3787420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 100730012750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      1130483340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       600854760                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5742894780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     355732560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 8953460880.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  45686111040                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   5083734720                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   67553272080                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   595.562222                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  12815586500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3787420000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  96824725500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1803005                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        299837                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1643588                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             140674                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            140674                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1803005                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             38                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5830821                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5830821                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    143585024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                143585024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1943717                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1943717    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1943717                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          5930555000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        10248426500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3887142                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1943441                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            2628771                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       990672                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        81881                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          3818945                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            258260                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           258260                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          81946                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2546826                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           215                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          215                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       245772                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8415839                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                8661611                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     10484864                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    223738944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               234223808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2004380                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  19189568                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4891627                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.019077                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.136795                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 4798311     98.09%     98.09% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   93316      1.91%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4891627                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 113427732000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3659898500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy         122923488                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        4207736999                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       5774365                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2887118                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           93300                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        93300                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
