# PDF转Markdown结果


---
# 第1页


| ANALOG 8-Bit, 40/80/100 MSPS
### FEATURES FUNCTIONAL BLOCK DIAGRAM
Dual 8-bit, 40 MSPS, 80 MSPS, and 100 MSPS ADC Ypp
Low power: 90 mW at 100 MSPS per channel ©
On-chip reference and track-and-hold ENC, O AD9288 Fq
475 MHz analog bandwidth each channel a
SNR = 47 dB @ 41 MHz nA Cy AE Len
1V p-p analog input range each channel wh © 5
Single 3.0 V supply operation (2.7 V to 3.6 V) REF WA 5 O SELECT 1
Standby mode for single-channel operation REFout 5d REF Q SELECT 2
Twos complement or offset binary output mode REF vB Fa i DATA FORMAT
Output data alignment mode aa b SELECT
Pin-compatible 10-bit upgrade available AB O a|q| 8 7
i a Cd Ee 0 ore Die
=
APPLICATIONS ENCg 5
Battery-powered instruments s
O—O—_ i
Hand-held scopemeters Yo GND Vop 3
Low cost digital oscilloscopes .
oe Figure 1.
land Q communications
### GENERAL DESCRIPTION
The AD9288 is a dual 8-bit monolithic sampling analog-to- The Encode input is TTL/CMOS-compatible, and the 8-bit
digital converter with on-chip track-and-hold circuits, It is digital outputs can be operated from 3.0 V (2.5 V to 3.6 V)
optimized for low cost, low power, small size, and ease of use. supplies. User-selectable options offer a combination of standby
The product operates at a 100 MSPS conversion rate with modes, digital data formats, and digital data timing schemes, In
outstanding dynamic performance over its full operating range. standby mode, the digital outputs are driven to a high
Each channel can be operated independently. impedance state.
The ADC requires only a single 3.0 V (2.7 V to 3.6 V) power Fabricated on an advanced CMOS process, the AD9288 is
supply and an Encode clock for full-performance operation. No available in a 48-lead surface-mount plastic package (7 mm x
external reference or driver components are required for many 7 mm, 1.4 mm LQFP) specified over the industrial temperature
applications. The digital outputs are TTL/CMOS-compatible, range (-40°C to +85°C), The AD9288 is pin-compatible with
and a separate output power supply pin supports interfacing the 10-bit AD9218, facilitating future system migrations.
with 3.3 V or 2.5 V logic.
## Rev. C
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
Specifications subject to change witout natice.No licenses granted by implication One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
or otherwise under any patent or patent rights of Analog Devices. Trademarks and Tel: 781.329.4700 www.analog.com
registered trademarks are the property of their respective owners. Fax: 781.326.8703 © 2004 Analog Devices, Inc. All rights reserved.


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


**公式3**：（已检测到可能的公式区域）


**公式4**：（已检测到可能的公式区域）


**公式5**：（已检测到可能的公式区域）


**公式6**：（已检测到可能的公式区域）


![页面1图像](temp_page_1.png)


---
# 第2页


### AD9288

### TABLE OF CONTENTS

Specifications....sssssssseesssesssssssssssssessseeesssssssssssssssesssssssssssssssessssssesnee B THM oseesaessssssssssssssssssscnenscssssssussssssesssssssssnsssessssssssssssssssessensesee LA
Explanation of Test Levels .ssssssssssssssessesssssssesssssessessssessesseneees A User-Selectable Options ....esscssssssssssnssessssssseesscsnserssssnsesssssnsanse LA
Timing Diagrams.....ssssessseesssssersssesssssessssessnsssssnsesesssesnsesenseses D AD9218/AD9288 Customer PCB BOM..u.scesssssssssssssssssssssssessseeee 15.

Absolute Maximum Ratings.....ssscsssssssessssesesssssesesssseesesssssesesseeee 2 Evaluation Board .......sssssccssssssscccsnsseccennseeeccennsesesennnesssenneeessssnseeeee 16
ESD Caution avssssssescsssssescsssssessssssnssesssssssssssssssesssssssssssssssesssssses 7 Power Connector. .ecsosssssccssssssssssnsessssnssasssssnssessssnssatssssssessssenssesee 16

Pin Configuration and Function Descriptions... 8 Analog Inputs w..ssssssssscsssssessssnssessssssseessssnssassssnnsesssssnssassssnssarsssen 16

Typical Performance Characteristics ....ssssessssessssssesesssssesessssee 9 Voltage Reference ....sccsssssssssssssssssssesssssnsearsssnnsensssssseassssnnsersssen 16

Test Cinculits....ssssssscsssssescssssssssssssssssssssssssssssssssssssssssssssssssessssessessssses LZ CLOCKING... ssssssssssescsssnssesssssnsenssssnsetsssnssasssssssetsssnssenssssnsessssensseses 16

Terminology .sssvvsssesssesesssssssssssesssessssssssssssesssssssssssssssssessessssssssnsseees 13 Data OUtputs.....csccccconsssscccnnsssccsonseessssnsesssssnssessssnnsessssnsssrsssnseesse 16

Theory of Operation ...cssssesssssssessesssssessessssessesssssesessssesesssseessee LA Data Format/Gaint ....sesscsssssssccconesscconsessccssnssseccennesescesnseeessenneeeee 16
Using the AD9288 ...sssssssssssssesssssssssesesssessssssssssessssessssssssssssesssseees LA THM oseesaessssssssssssssssssseneessssssssusssssnnessssssssnsssssnssesssssssssssesenssesse LO.
Encode Input.....sssssssessssseesssssssssessssesssssssssssesssssesssssssssssesssseessssees LA Troubleshooting.....sssssssssccccscessssnssssscsssssssssnnsssesssssssssssnnsssessssssses 20)
Digital Outputs .....ccsscsssssesssssssessesssseesesssssessesssseesesssssssessesseesses LA Outline Dimensions ......sccssssscecssseessssnseessssnseessssnssenssssnsearsesnnes 21
Analog Input .....sssssssssssssssssssssesessssessecssssessessssessesssssesssssseessesees LA Ordering Guide ....ssssccssssssssssnenssssnseessssnnenssssnsanssssnseessssnnes 21
Voltage Reference .....sssssesssssssessessssessesssssessessssessesssssesssssseessesees LA

### REVISION HISTORY

12/04—Rey. B to Rey. C

Change to Absolute Maximum Ratings.....sccsssssscssnarsssnnnesssee 7

Replaced Evaluation Board Section ......sssssssssssssssssnerseseneeees 16

Updated Outline Dimensions... 21

Changes to Ordering Guide ......csssssssssssssessssssenssssnsearssssnnensee 21

2/02—Revy. A to Rev. B

Edits to ABSOLUTE MAXIMUM RATINGS wosssssssssssessssseassesnnee 3

1/01—Rev. 0 to Rev. A

2/99—Revision 0; Initial Version

Rev. C | Page 2 of 24


![页面2图像](temp_page_2.png)


---
# 第3页


### AD9288
### SPECIFICATIONS
Von = 3.0 V; Vp = 3.0 V, differential input; external reference, unless otherwise noted.
## Table 1.
reno | eet tin “ip ox | tn “ape toe | tin “Typ ae |
Parameter Temp | Level | Min Typ Max Min Typ Max Min Typ Max Unit
### DC ACCURACY
Differential Nonlinearity 25°C I £05 41.25 £05 41.25 £05 41.25 | LSB
Full Vi 1.50 1.50 1.50 LSB
Integral Nonlinearity 25°C I +£0.50 41.25 +£0.50 41.25 +£0.50 41.25 | LSB
Full Vi 1.50 1.50 1.50 LSB
No Missing Codes Full vi Guaranteed Guaranteed Guaranteed
Gain Error! 25°C I -6 £25 +6 -6 #25 +6 -6 #25 +6 %FS
Full Vi -8 +8 -8 48 -8 48 %FS
Gain Tempco' Full Vi 80 80 80 ppm/*c
Gain Matching 25°C Vv 215 £15 #15 %FS
Voltage Matching 25°C v #15 #15 #15 mv
### ANALOG INPUT
Input Voltage Range (with Full v #512 #512 #512 mV p-p
Respect to Aww)
Common-Mode Voltage Full v 03x 03xVD 0.3 x 03x 0.3xVD 0.3 x 0.3x 0.3 xVD 0.3 x v
### VD VD VD VD VD VD
0.2 +0.2 -0.2 +0.2 0.2 40.2
Input Offset Voltage 25°C I -35 #10 435 35 +10 435 -35 +10 435 mV
Full Vi 40 +40 -40 +40 -40 +40 mV
Reference Voltage Full vi 1.2 1.25 1.3 1.2 1.25 1.3 1.2 1.25 1.3 v
Reference Tempco Full vi +130 +130 +130 ppm/*c
Input Resistance 25°C I 7 10 13 7 10 13 7 10 13 ka
Full vi 5 16 5 16 5 16
Input Capacitance 25°C v 2 2 2 pF
Analog Bandwidth, Full 25°C Vv 475 475 475 MHz
## Power
### SWITCHING PERFORMANCE
Maximum Conversion Rate Full Vi 100 80 40 MSPS
Minimum Conversion Rate 25°C Vv 1 1 1 MSPS
Encode Pulse Width High (tex) | 25°C Vv 43 1000 5.0 1000 8.0 1000 ns
Encode Pulse Width Low (te) | 25°C Vv 43 1000 5.0 1000 8.0 1000 ns
Aperture Delay (ta} 25°C Vv 300 300 300 ps
Aperture Uncertainty (Jitter) | 25°C Vv 5 5 5 ps rms
Output Valid Time (ty)? Full vi 2 3.0 2 3.0 2 3.0 ns
Output Propagation Delay Full Vi 45 6.0 45 6.0 45 6.0 ns
(tro)?
### DIGITAL INPUTS
Logic 1 Voltage Full Vi 2.0 2.0 2.0 v
Logic 0 Voltage Full Vi 08 08 08 v
Logic 1 Current Full vi #1 #1 #1 pA
Logic 0 Current Full vi #1 #1 #1 pA
Input Capacitance 25°C v 20 20 20 pF
### DIGITAL OUTPUTS?
Logic 1 Voltage Full Vi 2.45 245 2.45 v
Logic 0 Voltage Full Vi 0.05 0.05 0.05 v
### POWER SUPPLY
Power Dissipation* Full vi 180 218 171 207 156 189 mw
Standby Dissipation*? Full VI 6 1 6 1 6 1 mW
Power Supply Rejection 25°C I 8 20 8 20 8 20 mv/V
Ratio (PSRR)
Rev. C | Page 3 of 24


**公式1**：（已检测到可能的公式区域）


![页面3图像](temp_page_3.png)


---
# 第4页


### AD9288
[remo | tee | in “ype oto | tn “pen aoe | tin “Typ ae |
Parameter Temp | Level | Min Typ Max Min Typ Max Min Typ Max Unit
### DYNAMIC PERFORMANCES
Transient Response 25°C v 2 2 2 ns
Overvoltage Recovery Time | 25°C v 2 2 2 ns
Signal-to-Noise Ratio (SNR)
(without Harmonics)
fin= 10.3 MHz 25°C I 475 475 44 475 dB
fly = 26 MHz 25°C I 475 44 47 dB
fin= 41 MHz 25°C I 44 47.0 dB
Signal-to-Noise Ratio
(SINAD) (with Harmonics)
fin= 10.3 MHz 25°C I 47 47 44 47 dB
fin= 26 MHz 25°C I 47 44 47 dB
fin= 41 MHz 25°C I 44 47 47 dB
Effective Number of Bits
fin= 10.3 MHz 25°C I 75 75 7.0 75 Bits
fin= 26 MHz 25°C I 75 7.0 75 Bits
fin= 41 MHz 25°C I 7.0 75 75 Bits
## Second Harmonic Distortion
fin= 10.3 MHz 25°C I 70 70 55 70 dBc
fin= 26 MHz 25°C I 70 55 70 dBc
fin= 41 MHz 25°C I 55 70 70 dBc
## Third Harmonic Distortion
fin= 10.3 MHz 25°C I 60 60 55 60 dBc
fin= 26 MHz 25°C I 60 55 60 dBc
fin= 41 MHz 25°C I 52 60 60 dBc
## Two-Tone Intermod
Distortion (IMD)
fin= 10.3 MHz 25°C Vv 60 60 60 dBc
‘Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.25 V external reference}.
? ty and tep are measured from the 1.5 V level of the Encode input to the 10%/90% levels of the digital outputs swing. The digital output load during test is not to exceed
an ac load of 10 pF or ade current of +40 pA.
3 Digital supply current based on Vpo = 3.0 V output drive with < 10 pF loading under dynamic test conditions.
* Power dissipation measured under the following conditions: fs= 100 MSPS, analog input is -0.7 dBFS, both channels in operation.
5 Standby dissipation calculated with Encode clock in operation.
* SNR/harmonics based on an analog input voltage of -0.7 dBFS referenced to a 1.024 V full-scale input range.
### EXPLANATION OF TEST LEVELS
## Level Description
| 100% production tested.
ll 100% production tested at 25°C and sample tested at specified temperatures.
Ml Sample tested only.
lV Parameter is guaranteed by design and characterization testing.
Vv Parameter is a typical value only.
Vi 100% production tested at 25°C; guaranteed by design and characterization testing for industrial temperature range;
100% production tested at temperature extremes for military devices.
Rev. C | Page 4 of 24


![页面4图像](temp_page_4.png)


---
# 第5页


### AD9288
### TIMING DIAGRAMS
### SAMPLE N SAMPLE N +1 SAMPLE N+5
Ain, AinB . ' r
tam] ie SAMPLEN+2 SAMPLEN+3 SAMMEN+4
ten tet
pad ifs
### ENCODE A, B ||
trp |- ae} jae ty
D7p-D0, KX DATAN-4 XX DATAN-3 i DATAN-2 KX DATAN-1 XK DATAN KX DATAN+1 i
### 4 VV VV VW VV VW VV W :
Figure 2. Normal Operation, Same Clock (Sf = 1, S2 = 0) Channel Timing
### SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE
### N N+4 N+2 N+3 N+4
ta .
ten tet ifs
### ENCODE A\ |_| WN J \
### ENCODE B \ \\
D7q-D0, KX DATAN-8 KX DATAN-6 KX DATAN-4 KX DATA N-2 KX DATA N \X DATAN +2 KX
See fC) Con) Ce) NED ae
3
Figure 3. Normal Operation with Two Clock Sources (S1 = 1, 52 = 0) Channel Timing
Rev. C | Page 5 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


**公式3**：（已检测到可能的公式区域）


**公式4**：（已检测到可能的公式区域）


**公式5**：（已检测到可能的公式区域）


**公式6**：（已检测到可能的公式区域）


**公式7**：（已检测到可能的公式区域）


**公式8**：（已检测到可能的公式区域）


**公式9**：（已检测到可能的公式区域）


**公式10**：（已检测到可能的公式区域）


**公式11**：（已检测到可能的公式区域）


**公式12**：（已检测到可能的公式区域）


**公式13**：（已检测到可能的公式区域）


**公式14**：（已检测到可能的公式区域）


![页面5图像](temp_page_5.png)


---
# 第6页


### AD9288
### SAMPLE SAMPLE SAMPLE SAMPLE SAMPLE
SeaVAVAVAT AT arAUAVA :
ta >|
ten ter ifs
### ENCODE A | " WN ~
.
### ENCODE B \ \\
### VV VV VW VV WV VW
### D7,-D0, _ - - - )
### D7,-D0, - - - - - +
B-D0g KX DATAN-9 KK DATAN-7 XX DATAN=5 XX DATAN~3 KX DATAN~1 XX DATAN +1 KX i
Figure 4. Data Align with Two Clock Sources ($1 = 1, 2 = 1) Channel Timing
Rev. C | Page 6 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


**公式3**：（已检测到可能的公式区域）


**公式4**：（已检测到可能的公式区域）


**公式5**：（已检测到可能的公式区域）


**公式6**：（已检测到可能的公式区域）


**公式7**：（已检测到可能的公式区域）


**公式8**：（已检测到可能的公式区域）


**公式9**：（已检测到可能的公式区域）


**公式10**：（已检测到可能的公式区域）


**公式11**：（已检测到可能的公式区域）


![页面6图像](temp_page_6.png)


---
# 第7页


## Table 2.
## Parameter Rating
Vo, Von av Stresses above those listed under Absolute Maximum Ratings
Analog Inputs -0.5VtoVot+ 0.5V may cause permanent damage to the device. This is a stress
Digital Inputs -0.5V to Voo+ 0.5 V rating only; functional operation of the device at these or any
VREF IN O05 VtoVo+0.5V other conditions outside of those indicated in the operation
Digital Output Current 20mA sections of this specification is not implied, Exposure to
Operating Temperature -55°C to +125°C absolute maximum ratings for extended periods may affect
Storage Temperature -65°C to +150°C device reliability.
Maximum Junction Temperature 150°C
Maximum Case Temperature 150°C
Thermal Impedance 8ja 57°C/W
### ESD CAUTION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on
the human body and test equipment and can discharge without detection. Although this product features [eaRnnc Sy)
proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy Se
electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance SST
degradation or loss of functionality.

Rev. C | Page 7 of 24


**公式1**：（已检测到可能的公式区域）


![页面7图像](temp_page_7.png)


---
# 第8页


### A
4 =
QoaGae ata tad
az aztnreownrwroanre
## Pu>Ooaggagcaad
[4s] [27] [46]f45] 24] [43] [42] [1] 40]fs9][e] [27]
GND [LiJe, [55] Nc
AwA [2] IDENTIFIER [35] NC
AnAB] [34] GND
pFs [4] [33] Vop
REF yA [5] [32] GND
REFour [6] AD9288 EH] Vo
REFinB {Not to Seale) 2] Vo
si [8] [23] GND
s2[3] [28] Yoo
Ay [19] GND
AayB [1] [26] NC
### GND [12] [25] NC
[13][4][15]ft6] [17] [19] [+9] [20] 24 [22] [23] [24]
### SP ESI SSS ILLS
NC = NO CONNECT a7 oaceneneee 8
ry i
## Figure 5. Pin Configuration
## Table 3.
## Pin No. | Name | Description
1, 12, 16, 27,29, | GND Ground
32, 34,45
2 Awd Analog Input for Channel A.
3 AnwA Analog Input for Channel A (Complementary).
4 DFS Data Format Select. Offset binary output available if set low. Twos complement output available if set high.
5 REFiwA Reference Voltage Input for Channel A.
6 REFour Internal Reference Voltage.
7 REFinB Reference Voltage Input for Channel B.
8 S1 User Select 1. Refer to Table 4. Tied with respect to Vo.
9 $2 User Select 2. Refer to Table 4. Tied with respect to Vo.
10 AwB Analog Input for Channel B (Complementary).
11 AwB Analog Input for Channel B.
13, 30, 31, 48 Vo Analog Supply (3 V).
14 ENCs Clock Input for Channel B.
15, 28, 33, 46 Voo Digital Supply (3 V).
17-24 D7s-D0s | Digital Output for Channel B.
25, 26, 35, 36 NC Do Not Connect.
37-44 DOz-D7 | Digital Output for Channel A.
47 ENCa Clock Input for Channel A.
Rev. C | Page 8 of 24


**公式1**：（已检测到可能的公式区域）


![页面8图像](temp_page_8.png)


---
# 第9页


0 72
### -10 || SNR = 48.5208 68
SINAD = 48.08dB / \|
-20 SECOND HARMONIC = -62.54dBe 64 ma P| et
|| THIRD HARMONIC = ~63.56dBce
= pi Ne |
ee °
Se PAIN | Tt
* © Lbs TS
ee 2} 2 Sse
os SERS hess
### 48 N
-70 NaN
Me esi lls ery pif} | | Sr
“s dsb r M4,
ee ot titi ti} ii
### SAMPLE 0 4 20 30 40 50 60 70 80 90
MHz
Figure 6. Spectrum: fs= 100 MSPS, fin = 10 MHz, Single-Ended Input Figure 9. Harmonic Distortion vs. Ain Frequency
0 0
### ENCODE = 100MSPS ENCODE = 100MSPS
10 | Ain = 47MH2 10 Ayyt = 9.3MHz
SNR = 47.87dB | | al Ajy2 = 10.3MHz
SINAD = 46.27dB IMD = -60.0dBc
~20 F SECOND HARMONIC = -54.10dBc -20
-30 -30
of ———SSS ee |
ej | |
‘s | es |
|__| -s
ot |i | 1, tI | ee
-o Hera Alvi ine eo ao AACA ul oy
3
### SAMPLE SAMPLE
Figure 7. Spectrum: fs= 100 MSPS, fin= 41 MHz, Single-Ended Input Figure 10. Two-Tone Intermodulation Distortion
0 50
### ENCODE = 100MSPS | ENCODE RATE = 100MSPS
-10 SiR = 47-408 48 = —
ae Sat SS
“= secon a ed
### 40 “ CR
ee eo | | | | STN
-50 42 .
of | | Pit et Ty I
## Lj , {|} | °
hak ial | Pt tt tT tt |
Kio Polarity HAP tien Arlt 38 <
es Pitt Tt Tt
90 i 36 3
### SAMPLE 0 4 20 30 40 50 60 70 80 90
MHz
Figure 8. Spectrum: fs = 100 MSPS, fin = 76 MHz, Single-Ended Input Figure 11. SINAD/SNR vs. Ain Frequency
Rev. C| Page 9 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


**公式3**：（已检测到可能的公式区域）


**公式4**：（已检测到可能的公式区域）


**公式5**：（已检测到可能的公式区域）


**公式6**：（已检测到可能的公式区域）


**公式7**：（已检测到可能的公式区域）


**公式8**：（已检测到可能的公式区域）


**公式9**：（已检测到可能的公式区域）


**公式10**：（已检测到可能的公式区域）


![页面9图像](temp_page_9.png)


---
# 第10页


### AD9288
49 190
Peel TN ee
HT [be TTT EN mt |||] tT Tt [
a TTT SENT os {ttt ttt tA
|| | | ft | | dt Ue
= 170 4
ELEN PCP eee
### 2 F
zo | | | | trl ll
oO 160 5
“ || Tee TT
150 i a
6 i wo tt | | | | Tt ft |
30 40 50 60 70 80 90 100 110 oO 10 20 30 40 50 60 70 80 90 100
### MSPS MSPS
Figure 12. SINAD/SNR vs. Encode Rate Figure 15. Analog Power Dissipation vs. Encode Rate
80 [sve] TT [Td 480 ENCODE RATE = 100MSPS
|| | HERR i
wl | Atoms OEE EAS || oY
ANNE a oe
46.5
aL \\ ee eee
46.0
eT TIN ef NT
### ODER "
### LETT | | +}
7.0 6.5 6.0 5.5 5.0 45 4.0 35 3.0 —40 25 85
ENCODE HIGH PULSE WIDTH (ns) TEMPERATURE (°C)
Figure 13. SINAD/SNR vs. Encode Pulse Width High Figure 16. SINAD/SNR vs. Temperature
oe i
SN a
=> 1-4 i
a os
a ee rs
| ee |
oO 100 200 300 400 500 600 —40 25 85
BANDWIDTH (MHz) TEMPERATURE (°C)
Figure 14. ADC Frequency Response: fs= 100 MSPS Figure 17. ADC Gain vs. Temperature (with External 1.25 V Reference)
Rev. C | Page 10 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


**公式3**：（已检测到可能的公式区域）


**公式4**：（已检测到可能的公式区域）


**公式5**：（已检测到可能的公式区域）


![页面10图像](temp_page_10.png)


---
# 第11页


2.0 43
; =|
### 05 _ NX
[pacer np crtceernell F
a 9 AM rel Wa, pans at 5 40 IN
Q v en SA 8 1
## Caen
@
0.5 >
2 ttt} tA
0.8
15 © \
po
-2.0 3 07 5
### CODE 0 025 050 O75 100 125 4.50 1.75
LOAD (mA)
Figure 18. integral Nonlinearity Figure 20. Voltage Reference Out vs. Current Load
0.25
a O PRT rR alae) wal al
~ ee
~ ee
- Po i
1.00 g
### CODE
Figure 19. Differential Nonlinearity
Rev. C | Page 11 of 24


![页面11图像](temp_page_11.png)


---
# 第12页


## Vo Vpp
28kO. 4 28kQ
ouT
AN An
12k. : 4 ‘3 12k. i §
## Vv 3 3
Figure 21. Equivalent Analog Input Circuit Figure 24. Equivalent Digital Output Circuit
## Vb Vb
## Veias
REF R ot
q OUT
: 4
4
Figure 22. Equivalent Reference Input Circuit 3
3
Vp Figure 25. Equivalent Reference Output Circuit
### ENCODE
8
2
### E]
Figure 23. Equivalent Encode Input Circuit
Rev. C | Page 12 of 24


![页面12图像](temp_page_12.png)


---
# 第13页


### AD9288

### TERMINOLOGY
Analog Bandwidth (Small Signal) Output Propagation Delay | .
The analog input frequency at which the spectral power of the The delay between a 50% crossing of Encode and the time
fundamental frequency (as determined by the EFT analysis) is when all output data bits are within valid logic levels.
reduced by 3 dB. Power Supply Rejection Ratio
Aperture Delay The ratio of a change in input offset voltage to a change in
The delay between a 50% crossing of Encode and the instant at power supply voltage.
which the analog input is sampled. Signal-to-Noise-and-Distortion (SINAD)
Aperture Uncertainty (Jitter) The ratio of the rms signal amplitude (set at 1 dB below full
‘The sample-to-sample variation in aperture delay. scale) to the rms value of the sum of all other spectral compo-

nents, including harmonics but excluding dc.
## Differential Nonlinearity

Signal-to-Noise Ratio (SNR)
The deviation of any code from an ideal 1 LSB step. The ratio of the rms signal amplitude (set at 1 dB below full
Encode Pulse Width/Duty Cycle scale) to the rms value of the sum of all other spectral
Pulse width high is the minimum amount of time that the components, excluding the first five harmonics and dc.
Encode pulse should be left in Logic 1 state to achieve rated Spurious-Free Dynamic Range (SEDR)
performance; pulse width low is the minimum time Encode The ratio of the rms signal amplitude to the rms value of the
pulse should be left in low state. At a given clock rate, these peak spurious spectral component, The peak spurious compo-
specs define an acceptable Encode duty cycle. nent may or may not be a harmonic. May be reported in dBc
Integral Nonlinearity (ie., degrades as signal level is lowered), or in dBFS (always
The deviation of the transfer function from a reference line related back to converter full scale).
measured in fractions of 1 LSB using a “best straight line” ‘Two-Tone Intermodulation Distortion Rejection
determined by a least square curve fit. Two-Tone SEDR
Minimum Conversion Rate The ratio of the rms value of either input tone to the rms value
The Encode rate at which the SNR of the lowest analog signal of the peak spurious component. The peak spurious component
frequency drops by no more than 3 dB below the guaranteed may or may not be an IMD product. May be reported in dBc
limit. (ie., degrades as signal level is lowered), or in dBFS (always
Maximum Conversion Rate related back to converter full scale).
The Encode rate at which parametric testing is performed. Worst Harmonic

The ratio of the rms value of either input tone to the rms value

of the worst third order intermodulation product; reported in

dBc,

Rev. C | Page 13 of 24


![页面13图像](temp_page_13.png)


---
# 第14页


The AD9288 ADC architecture is a bit-per-stage pipeline-type the input is overdriven. The nominal input range is 1.024'V p-p
converter utilizing switch capacitor techniques, These stages centered at Vo x 0.3.
determine the 5 MSBs and drive a 3-bit flash. Each stage VOLTAGE REFERENCE
provides sufficient overlap and error correction, allowing A stable and accurate 1.25 V voltage reference is built into the
optimization of comparator accuracy. The input buffers are AD9288 (REFour). In normal operation, the internal reference
differential, and both sets of inputs are internally biased. This is used by strapping Pins 5 (REA) and 7 (REFwB) to Pin 6
allows the most flexible use of ac or dc and differential or (REFOUT). The input range can be adjusted by varying the
single-ended input modes. The output staging block aligns the reference voltage applied to the AD9288, No appreciable
data, carries out the error correction, and feeds the data to degradation in performance occurs when the reference is
output buffers, The set of output buffers are powered from a adjusted 5%, The full-scale range of the ADC tracks reference
separate supply, allowing adjustment of the output voltage voltage, which changes linearly.
swing. There is no discernible difference in performance
between the two channels. TIMING
USING THE AD9288 The AD9288 provides latched data outputs, with four pipeline
. . . delays, Data outputs are available one propagation delay (ten)

Good high speed design practices must be followed when after the rising edge of the Encode command (see Figure 2,
using the AD9288. To obtain maximum benefit, decoupling Figure 3, and Figure 4). The length of the output data lines and
capacitors should be physically as close as possible to the chip, loads placed on them must be minimized to reduce transients
minimizing trace and via inductance between chip pins and within the AD9288. These transients can detract from the
capacitor (0603 surface-mount capacitors are used on the converter’s dynamic performance.
AD9288/PCB evaluation board), It is recommended to place a _ ; ;
0.1 pE capacitor at each power-ground pin pair for high The minimum guaranteed conversion rate of the AD9288 is
frequency decoupling, and to include one 10 uF capacitor for 1 MSPS. At clock rates below 1 MSPS, dynamic performance ;
local low frequency decoupling. The VREF IN pin should also degrades. Typical power-up recovery time after standby mode is
be decoupled by a 0.1 (F capacitor. It is also recommended to 15 dock cycles.
use a split power plane and a contiguous ground plane (see the USER-SELECTABLE OPTIONS
Evaluation Board section). Data output traces should be short Two pins are available for a combination of operational modes.
(< 1 inch), minimizing on-chip noise at switching, These options allow the user to place both channels, excluding
ENCODE INPUT the reference, into standby mode, or just the B channel. Both
Any high speed A/D converter is extremely sensitive to the modes place the output buffers and clock inputs into high
quality of the sampling clock provided by the user. A track-and- impedance states.
hold circuit is essentially a mixer. Any noise, distortion, or The other option allows the user to skew the B channel output
timing jitter on the clock is combined with the desired signal at data by 1/2 of a clock cycle. In other words, if two clocks are fed
the A/D output. For that reason, considerable care has been to the AD9288 and are 180° out of phase, enabling the data
taken in the design of the Encode (Clock) input of the AD9288, align allows Channel B output data to be available at the rising
and the user is advised to give commensurate thought to the edge of Clock A. If the same Encode clock is provided to both
clock source. The Encode input is fully TTL/CMOS-compatible. channels and the data align pin is enabled, then output data
DIGITAL OUTPUTS from Channel B is 180° out of phase with respect to Channel A.

a . If the same Encode clock is provided to both channels and the
The digital outputs are TTL/CMOS-compatible for lower power data align pin is disabled, both outputs are delivered on the
consumption. During standby, the output buffers transition to a same rising edge of the clock.
high impedance state. A data format selection option supports .
either twos complement (set high) or offset binary output (set Table 4. User-Selectable Options
low) formats. Si Option
ANALOG INPUT 0/0 Standby Both Channels A and B.
The analog input to the AD9288 is a differential buffer. For best o jt Standby Channel B Only. . .

. . —_ 1 Q Normal Operation (Data Align Disabled).
dynamic performance, impedance at Am and Aw should match. 1 1 Data Align Enabled (data from both channels avail-
Special care was taken in the design of the analog input stage of able on rising edge of Clock A. Channel B data is
the AD9288 to prevent damage and corruption of data when delayed a 1/2 clock cycle).
Rev. C | Page 14 of 24


![页面14图像](temp_page_14.png)


---
# 第15页


### AD9288
### AD9218/AD9288 CUSTOMER PCB BOM
Table 5, Bill of Materials
[Nio. | ty. | Reference Designator [Device —~«di Package ——~([ Value ——*( Comments
LP escent cece |
### C25, C27, C30-C35, C39-C42
3 [7 [cre-c1s,€26,657,CG8__[ Capacitor ————S«dTADSC*d TOF
a a a
### E34-E38
[4 [anna nara ——~SC*dTOLE——SCSC~C~*~rLE SSCS
re [5 [25.4415 «(SMA ~~S~*~*~SMACSS*SCSC*dCSCSCSCS*S*S*«~iSR race
a ee
## Connector
a a ec
### L-D-RA
not placed
A ee
### R24, R30, R51 R24, R30, R51
not placed
R20, R33, R35, R36, R37, R40, not placed
### R42, R43, R50, R53
not placed
a a ee
not placed
a A
he [2 [agnor esstor Sift
ee
### R46-R49, R52, R54, R55
a
0
### EE 0
[2 [usueSSS~* Saved SSCSC*dSS
‘a [2 [unum ——~—~«dADaT3@opame™ Sid SCC SC*dSCSSCSCS~*
‘"P2, P3 are implemented as one physical 80-pin connector SAMTEC TSW-140-08-L-D-RA.
? AD9288/PCB populated with AD9288-100.
3To use optional amp: place R22, R23, R30, R24, R16, R29, remove R4, R36.
Rev. C | Page 15 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


**公式3**：（已检测到可能的公式区域）


**公式4**：（已检测到可能的公式区域）


**公式5**：（已检测到可能的公式区域）


![页面15图像](temp_page_15.png)


---
# 第16页


The AD9218/AD9288 customer evaluation board offers an easy CLOCKING
way to test the AD9218 or the AD9288, The compatible pinout Each channel can be clocked by a common clock input at SMA
of the two parts facilitates the use of one PCB for testing either input ENCODE A/B. The channels can also be clocked
part. The PCB requires power supplies, a clock source, and a independently by a simple board modification, The clock input
filtered analog source for most ADC testing required. should be a low jitter sine source for maximum performance.
### POWER CONNECTOR DATA OUTPUTS
Power is supplied to the board via a detachable 12-lead power The data outputs are latched on-board by two 10-bit latches and
strip. The minimum 3 V supplies required to run the board are drive an 8-pin connector which is compatible with the dual-
Vop, Vo, and Von. To allow the use of the optional amplifier channel FIFO board available from Analog Devices, This board,
path, +5 V supplies are required. together with ADC analyzer software, can greatly simplify ADC
ANALOG INPUTS testing.
Each channel has an independent analog path that uses a DATA FORMAT/GAIN
wideband transformer to drive the ADC differentially from a The DFS/Gain pin can be biased for desired operation at the DFS
single-ended sine source at the input SMAs. The transformer jumper located at the $1, $2 jumpers.
paths can be bypassed to allow the use of a de-coupled path by TIMING
using two AD 8138 op amps with a simple board modification. Timing on each channel can be controlled if needed on the
The analog input should be band-pass filtered to remove any PCB. Clock signals at the latches or the data ready signals that
harmonics in the input signal and to minimize aliasing. go to the output 80-pin connector can be inverted if required.
VOLTAGE REFERENCE Jumpers also allow for biasing of Pins $1 and $2 for power-
The AD9288 has an internal 1.25 V voltage reference; an down and timing alignment control.
external reference for each channel can be used instead by
connecting two external voltage references at the power
connector and setting jumpers at E18 and E19. The evaluation
board is shipped configured for internal reference mode.

Rev. C | Page 16 of 24


![页面16图像](temp_page_16.png)


---
# 第17页


a a cosson
ih ge fF
a a
au < a
ui 9 9
BE 2 2 © roo
oo 4 On o ing o °
gS ares Brey £ Be
ge go |z2 [#2 $ g @ $83 38
55 Es = % 3 gs+ es eee
SE ge a gE @ agdaa
cpa ES a 204 FA oF fat se
go 8 a 6 A 8 teg 2g Sesegh se
5 $ a 78 | Eg
re 6 5 2 = fa
=~ a 7 ES e &
a
3 SE a
encod cafes a 9 3 BS | 6B O08 8
e/2R RATS Ze4 L-0z
2/5
fry Fa
59 x2 | 2 2/8es 2. ok
z oe B86 |6 6/688 ae ta
a Rlegeazg28 990 | 4 9) 009 ga OH
a ETFIENSTEIE! °
a
a ellelelels|=lelial=| sels]
a Fey
b | opwok poz ef2 82553 2892
z |Bjgs ° aa Bag>68 > 588
Ces fe)
ec lea & nba Pa
29 782 & |e? a ° veao—[|¥2a ta |%}—o8za Sep
i § ¥, Y g o%eq 5 7
4 hy ‘cao— ee [Yea eg | & | Reo
a 8 Ypao—fee | %ra o 89q [ez +o 8ra 83
8 Ysqo—[or] Ysa 3 gq [7z}—o sa
fry ag 3g 2 Yoqgo—[¥ [Yoo 2 89q | 07 }—o 890 2 9
Zo 02 G Yzqgo—[zr]¥za gs aza/er--—e 820 oe Go
rs Yeqo—[er |¥sa cj 8a [er }-—o Sea i o
Pies = i
83 wel {asw) Yeaqo—f?r [Yea g Sea [21 }-~-o 56a (gsi) ge ca L
= = o
Bo of Py anoo—{=r] ano a ano [er }—o ano é fé
F ge ° Sano [ar] ay Fer} om! fe
a |@5 be
w a Yonao— zr |Yona Song [rt }-—o Fone = An
35@ oz %o [ar Jon Zz bo I, Oo” sé
$< 5a =
a wo S232 a.
a a Bree in ao 4 laral
a a Se 2SS2 GHGs oe Se és aan
a a *T SeleGere5ulecs T°? ge
N oJ s
= ae 3 Ar lel-Tll-Tel eee] 3 gen
2 2 ti
9 9 Fe 3 ne aa
5 fe eae8 be eae
al os H2Ee
are PM g| |/Paaa 2 on
2g “eg e an
gg | 88 a ok
Te6 ae) eee
a Pq a O sn Ben
a E eo 8a ol
> $ 2 a Be
2 ; é Fj > ay Peers
2
ae ec c Loko ok 7 Ba
8S ss es 7 ao ay i es 8s
ze re etl ofS. a fs} . o
22 2 2 2
Erbe! Ss eg 200 giz. giz
FPF EPI] sy “s Say, ° 88 83 83 3 °
nay RB
eIS@ssass e 5 S835
4 > wo = w o0 00
$o cows 8
2 Pe > PY
= 2 2g Bid en COREA
### "EEE 1 - |
FELIS EIEN a
z8 2g Bg gg
< 788 aSF 9 gg 7es by z ado
2 5 ae 20 ab
< 8 & 3 22 52 es gz 2 FFE
g Fd & Jeg ° 8 gg] 8% G38 [xg oo ag] & 3900
g o = Fs Fs a ow a & 3 ge 2
a of 3 ba ba Panel 4&8 % bg =<
ss Fs <9 cd
° wh 3g 8s z2 2 eg Ell el]
of ze owls 2 8 ous ze :
i ww sg o KE z
gS iga ar
9339S] 2 ~[a]° oo tlae
23 28] 8 |
i ° es fei BE a ge ge ga2.
, $ OS oS “3 | 2 “3 | O38 63 seb
: ~ 9009
ae 5 | gles | = 8 8 a
a of 2 2 zo
au i do of = 6 & FE
ge a z og 2 2 3d Fil]
ba gh oy 28 #39 z
us oS & < a oS
a z z
a ilo of can Zo
td F ra? 3@p~% 5@-%
aa « [28
Sa a a
Pe g2@-g
t z
ai
Figure 26. PCB Schematic
Rev. C | Page 17 of 24


**公式1**：（已检测到可能的公式区域）


![页面17图像](temp_page_17.png)


---
# 第18页


_zceson
2SS5RRR 555523 2828228338 gse2egeggegggeagaaaeags
eaegaAndanaaanagngaadanaoeoHeHooeHHS OoOgqoganon An aA gn aaa oaeeoag
ECON EA ESV ESA ES EST Et EO ESSA SAD Sd WES 0 Ct 0 a [3] [510118] 1 [8 108) 18) PVE) EEE el lel fl 1
o/2@ BS SSRRRRASERS ESR HH o([2SSS5RRRR RSE REE TR BH
a &
Eg] aa
a a
"lea g3S R885 SREP ESS wo ww *le¢sggesAg 88888 2228 fw oe ww
ere, rer
oooaganaaoaaogaoagaoaa zZ gogggogog¢caogdg Zz
SGe ODT ON re S oO Sra OTHOR GSD o
B2a5e8eaGsaa Bas 8 aa8SBSB
ESTES SE a SS Sv SITES SITES BEAT EVES EV ESE
a(R FP RR BER RE e[FFP FRR Peee
gu est
seelee dd dedd 33 Seg¢dd ede RR 99
od od
$ >
Fle awe e oe nwo cw ot» os wo 2
### FANFIC) FANPAGE!
### RXR ERERREX SERBEREERS 0
aa66a660044 & Baadaaaaaaa &
o SEER ENEREE RS 4» GEERRERBERRS
ge BARR RRRRAS SA gi SRSRRRRER BRS
go 3°
[al[sl [als fel fel?) [elle Fel alfa} [al isl fl [21 [#11 [21 [21 [1/21
SEreRk EERE EES gers PEREE EE Y
s|2 a =|? a
## Py Py
83 83
### = 8 = A
### BRERRRKLRRRS BRERARRRAKRRLS
FIFI I El] FAN PETE Tenens ENT
OoOZ2 2222222020 go222222222Z22z2a0
SGa42884a8b848s Saacgaadgascbaas
### EBSEE2E82 222222 ZZ222222222Z2
### SZEZRERRZE ZZRRRR 228%
B8588a88 8 a8 Baa BARRE BS
EWEN EST SWEET En ESAU ESTES ENEWS VEINS T EVENS ESE
gi PF FRRRSSRE eg/®FRPFSRSSee
gu en
od og
7l- ae eo en wo Fle wo ew oe wo 2
FIFI elz! FAN PETS eel]
SZ 3835828 Seogaaegaeeas
2a5eae8ae8aa Bass8aae8588
og eg
zB 88
og 5 so 8
& ee 8 , Bg 8g |
fry Ro of Bo of
FS 2 > oO 2 > oO
5 g St g Se
© 8 wy 2S ©
B ¢ ES 9 8S 2a os
2 2 r=) ¢ 9 2 | oc o
8 2
z 8° is | 32 é 5° 8 | 32 B
r 08 08
oO = a o
w Ue] 5 2 All § 3
FA ZEtrte ZEese <
ce} ol/TS>2 ol/Tors.
Zz fa ° 9 fa fe} °
= = > + 1 = > * ok
8 I 5 2 Q 5 oa
5 fize0i3 tiz013
5 72» § 4 72s 4 m
z ARETE] 5 EAT) 5
a O38 of
= 2c & 2 g 2
= go ag z° SB
### B F
= 38
### B 8
Figure 27. PCB Schematic (Continued)
Rev. C | Page 18 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


![页面18图像](temp_page_18.png)


---
# 第19页


© =e © 6 maa ©
© Se a ENOQOEA 3 Some eo e
4 TRE A Or , y P oe
WPUT A . = Ps ee
### @. 88 | H
CHEN "es é
fat lon
8a, © 783 oe
a ES oF aie :
1 oe 3 9, S Sie
oxore yo)” sta tee wel Je S80 Gp ees b= #
ve sos ee a |
## Be 5 :
1 40/80/100 usps oF (| i ae b ° ee
20/6 ze «om Bis f
Faems  e88esehlg.ag 7 55 one °° 8 §eO E
bite: /fewewanalg.com/fostodes a ea it TIMING CONTROLS ee
= Beto | |g Sls SCEGOCGEO ee] 5
© Om Os i only
Figure 28. Top Silkscreen Figure 31. Split Power Plane
## ©) On 5) Oo,
Svensk 1S Via: He? F i ee
Oe es = oS oy e :
f _AaNS 3 ; Co) 3
: oe * \ a an e fat
Be tp AES 0 RCRAIY e @ oes
SN AS =—joq yy 0
; tate NOY ‘=
\ OiOrfi: ae Ce Go e 3
at ae
ooo eo co BBO & Brea) nal = es
. pat § . El hes BORD ote fe
Os ©) (8) q OI ?
3 g
Figure 29. Top Routing Figure 32. Bottom Routing
Oo} on ; Swit Kanbor
e £35303] ee gge
OF? o © 4
80 ee
° pe Bee
ay 4 oO
Co ord
88°, ag p-t : PE
® oho W ee = . oS
of @ NN: 8
° ood
eff ® =
> O © be
Goe ° ee
© a fi og oF se Fe
® 66 68 08 Eee = 2 MA AR ANA
Oe ‘ome we
## Figure 33. Bottom Silkscreen
## Figure 30. Ground Plane
Rev. C | Page 19 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


**公式3**：（已检测到可能的公式区域）


**公式4**：（已检测到可能的公式区域）


**公式5**：（已检测到可能的公式区域）


**公式6**：（已检测到可能的公式区域）


![页面19图像](temp_page_19.png)


---
# 第20页


### TROUBLESHOOTING
If the board does not seem to be working correctly, try the The AD9218/AD9288 evaluation board is provided as a design
following: example for customers of Analog Devices, Inc. ADI makes no
© Verify power at the IC pins. warranties, express, statutory, or implied, regarding
p pins. merchantability or fitness for a particular purpose.

e Check that all jumpers are in the correct position for the

desired mode of operation.
e = Verify that Vase is at 1.23 V.
e Try running Encode clock and analog inputs at low speeds

(20 MSPS/1 MHz) and monitor LCX821 outputs, DAC

outputs, and ADC outputs for toggling.

Rev. C | Page 20 of 24


![页面20图像](temp_page_20.png)


---
# 第21页


gas 4 4.60 9.00 BSC
0.45 as PGR Agon a oder
ry 4, SO?
seams’ SS) \— pint Es
10° PLANE =| Ea
1.48 & ss] prsoom [Es asesa
### 7.40 Z| 9.20 =| ES
1.35 hr [ 0.09 VIEWA Es |
Ty re =| Es
### 0.05 SEATING | 0.08 MAX 0.50 O27
PLANE COPLANARITY Bsc oll oz
VIEW A a7
### ROTATED 90° CCW
### COMPLIANT TO JEDEC STANDARDS MS-026BBC
Figure 34. 48-Lead Low Profile Quad Flat Package [LQFP]}
### (ST-48)
Dimensions shown in millimeters
### ORDERING GUIDE
Model Temperature Range Package Description Package Options
AD9288BST-40 —40°C to +85°C 48-Lead Low Profile Quad Flat Package ST-48
AD9288BSTZ-40" —40°C to +85°C 48-Lead Low Profile Quad Flat Package ST-48
AD9288BSTZRL-40' -40°C to +85°C 48-Lead Low Profile Quad Flat Package ST-48
AD9288BST-80 —40°C to +85°C 48-Lead Low Profile Quad Flat Package ST-48
AD9288BSTZ-80' —40°C to +85°C 48-Lead Low Profile Quad Flat Package ST-48
AD9288BST-100 —40°C to +85°C 48-Lead Low Profile Quad Flat Package ST-48
AD9288BSTZ-100' —40°C to +85°C 48-Lead Low Profile Quad Flat Package ST-48
AD9288/PCB Evaluation Board
'Z = Pb-free part.
Rev. C | Page 21 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


![页面21图像](temp_page_21.png)


---
# 第22页


### AD9288
### NOTES
Rev. C | Page 22 of 24


![页面22图像](temp_page_22.png)


---
# 第23页


### AD9288
### NOTES
Rev. C | Page 23 of 24


![页面23图像](temp_page_23.png)


---
# 第24页


### AD9288

### NOTES

ene ts ois eae. [>] ANALOG
Rev. C | Page 24 of 24


**公式1**：（已检测到可能的公式区域）


**公式2**：（已检测到可能的公式区域）


![页面24图像](temp_page_24.png)
