#! /usr/remote/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x10e0870 .scope module, "testbench" "testbench" 2 22;
 .timescale 0 0;
v0x1119570_0 .net "JRmuxOut", 31 0, v0x110d4d0_0;  1 drivers
v0x11196a0_0 .net "PCplus4", 31 0, L_0x112b270;  1 drivers
L_0x7eff8246e0f0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x11197f0_0 .net/2u *"_s6", 31 0, L_0x7eff8246e0f0;  1 drivers
v0x11198b0_0 .net "adderResult", 31 0, v0x110f710_0;  1 drivers
v0x1119970_0 .net "aluAddress", 31 0, v0x10f1780_0;  1 drivers
v0x1119a80_0 .net "aluMuxOut", 31 0, v0x110f2d0_0;  1 drivers
v0x1119b90_0 .net "andResult", 0 0, v0x110fcc0_0;  1 drivers
v0x1119c80_0 .net "branchMuxResult", 31 0, v0x1110590_0;  1 drivers
v0x1119d90_0 .var "clk", 0 0;
v0x1119f50_0 .net "controlSignals", 10 0, v0x1111380_0;  1 drivers
v0x111a010_0 .net "currPC", 31 0, v0x110e5c0_0;  1 drivers
v0x111a0b0_0 .net "dataMemRead", 31 0, v0x1114d70_0;  1 drivers
v0x111a170_0 .net "instr", 31 0, v0x1116260_0;  1 drivers
v0x111a2c0_0 .net "instructionCount", 31 0, v0x1116370_0;  1 drivers
v0x111a380_0 .net "isJAL", 0 0, v0x1110d00_0;  1 drivers
v0x111a420_0 .net "isJR", 0 0, v0x1110df0_0;  1 drivers
v0x111a510_0 .net "jumpAddr", 31 0, L_0x112b8c0;  1 drivers
v0x111a6c0_0 .net "nextPC", 31 0, v0x1116a70_0;  1 drivers
v0x111a7b0_0 .net "readData1", 31 0, v0x11174b0_0;  1 drivers
v0x111a8c0_0 .net "readData2", 31 0, v0x1117580_0;  1 drivers
v0x111a980_0 .net "regA0", 31 0, L_0x112bc70;  1 drivers
v0x111aa90_0 .net "regRA", 31 0, L_0x112bce0;  1 drivers
v0x111aba0_0 .net "regV0", 31 0, L_0x112b310;  1 drivers
v0x111acb0_0 .net "runStats", 0 0, v0x11192a0_0;  1 drivers
v0x111ada0_0 .net "signExtendedValue", 31 0, v0x1118cd0_0;  1 drivers
v0x111ae60_0 .net "syscall_control", 0 0, v0x1111460_0;  1 drivers
v0x111af50_0 .net "writeData", 31 0, v0x1115560_0;  1 drivers
v0x111b060_0 .net "writeReg", 4 0, v0x1118920_0;  1 drivers
v0x111b170_0 .net "zero", 0 0, v0x110cdb0_0;  1 drivers
L_0x112ba40 .part v0x1111380_0, 10, 1;
L_0x112bb30 .part v0x1116260_0, 16, 5;
L_0x112bbd0 .part v0x1116260_0, 11, 5;
L_0x112bd50 .arith/sum 32, v0x110e5c0_0, L_0x7eff8246e0f0;
L_0x112beb0 .part v0x1116260_0, 21, 5;
L_0x112c060 .part v0x1116260_0, 16, 5;
L_0x112c100 .part v0x1111380_0, 2, 1;
L_0x112c1a0 .part v0x1111380_0, 8, 1;
L_0x112c2d0 .part v0x1111380_0, 9, 1;
L_0x112c370 .part v0x1111380_0, 1, 1;
L_0x112c470 .part v0x1111380_0, 3, 3;
L_0x112c510 .part v0x1111380_0, 0, 1;
L_0x112c6c0 .part v0x1111380_0, 7, 1;
L_0x112c760 .part v0x1111380_0, 6, 1;
S_0x10dc460 .scope module, "ALU_block" "alu" 2 99, 3 9 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1"
    .port_info 1 /INPUT 32 "data2"
    .port_info 2 /INPUT 3 "aluOp"
    .port_info 3 /OUTPUT 32 "address"
    .port_info 4 /OUTPUT 1 "zero"
v0x10f1780_0 .var "address", 31 0;
v0x110cb00_0 .net "aluOp", 2 0, L_0x112c470;  1 drivers
v0x110cbe0_0 .net "data1", 31 0, v0x11174b0_0;  alias, 1 drivers
v0x110ccd0_0 .net "data2", 31 0, v0x110f2d0_0;  alias, 1 drivers
v0x110cdb0_0 .var "zero", 0 0;
E_0x10dd850 .event edge, v0x110cb00_0, v0x110cbe0_0, v0x110ccd0_0, v0x10f1780_0;
S_0x110cf60 .scope module, "JRmux" "mux" 2 68, 4 6 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x110d220_0 .net "controlSignal", 0 0, v0x1110df0_0;  alias, 1 drivers
v0x110d300_0 .net "input0", 31 0, L_0x112b8c0;  alias, 1 drivers
v0x110d3e0_0 .net "input1", 31 0, L_0x112bce0;  alias, 1 drivers
v0x110d4d0_0 .var "muxOut", 31 0;
E_0x110d1c0 .event edge, v0x110d220_0, v0x110d300_0, v0x110d3e0_0;
S_0x110d660 .scope module, "JumpAddr_block" "getJumpAddr" 2 62, 5 8 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /INPUT 32 "PCplus4"
    .port_info 2 /OUTPUT 32 "jumpAddr"
v0x110d880_0 .net "PCplus4", 31 0, L_0x112b270;  alias, 1 drivers
v0x110d980_0 .net *"_s1", 3 0, L_0x112b410;  1 drivers
v0x110da60_0 .net *"_s10", 29 0, L_0x112b780;  1 drivers
L_0x7eff8246e0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x110db50_0 .net *"_s15", 1 0, L_0x7eff8246e0a8;  1 drivers
v0x110dc30_0 .net *"_s3", 25 0, L_0x112b4b0;  1 drivers
v0x110dd60_0 .net *"_s4", 25 0, L_0x112b640;  1 drivers
v0x110de40_0 .net *"_s6", 23 0, L_0x112b550;  1 drivers
L_0x7eff8246e060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x110df20_0 .net *"_s8", 1 0, L_0x7eff8246e060;  1 drivers
v0x110e000_0 .net "instr", 31 0, v0x1116260_0;  alias, 1 drivers
v0x110e170_0 .net "jumpAddr", 31 0, L_0x112b8c0;  alias, 1 drivers
L_0x112b410 .part L_0x112b270, 28, 4;
L_0x112b4b0 .part v0x1116260_0, 0, 26;
L_0x112b550 .part L_0x112b4b0, 0, 24;
L_0x112b640 .concat [ 2 24 0 0], L_0x7eff8246e060, L_0x112b550;
L_0x112b780 .concat [ 26 4 0 0], L_0x112b640, L_0x112b410;
L_0x112b8c0 .concat [ 30 2 0 0], L_0x112b780, L_0x7eff8246e0a8;
S_0x110e290 .scope module, "PC_block" "pc" 2 53, 6 12 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "nextPC"
    .port_info 2 /OUTPUT 32 "currPC"
v0x110e4e0_0 .net "clk", 0 0, v0x1119d90_0;  1 drivers
v0x110e5c0_0 .var "currPC", 31 0;
v0x110e6a0_0 .net "nextPC", 31 0, v0x1116a70_0;  alias, 1 drivers
E_0x110e460 .event posedge, v0x110e4e0_0;
S_0x110e810 .scope module, "PCadd4" "add4" 2 56, 7 4 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "PCplus4"
v0x110ea70_0 .net "PCplus4", 31 0, L_0x112b270;  alias, 1 drivers
L_0x7eff8246e018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x110eb50_0 .net/2u *"_s0", 31 0, L_0x7eff8246e018;  1 drivers
v0x110ec10_0 .net "currPC", 31 0, v0x110e5c0_0;  alias, 1 drivers
L_0x112b270 .arith/sum 32, v0x110e5c0_0, L_0x7eff8246e018;
S_0x110ed50 .scope module, "aluMux" "mux" 2 96, 4 6 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x110f020_0 .net "controlSignal", 0 0, L_0x112c370;  1 drivers
v0x110f100_0 .net "input0", 31 0, v0x1117580_0;  alias, 1 drivers
v0x110f1e0_0 .net "input1", 31 0, v0x1118cd0_0;  alias, 1 drivers
v0x110f2d0_0 .var "muxOut", 31 0;
E_0x110efc0 .event edge, v0x110f020_0, v0x110f100_0, v0x110f1e0_0;
S_0x110f450 .scope module, "branchAdder" "adder" 2 80, 8 9 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcPlus4"
    .port_info 1 /INPUT 32 "signedImmediate"
    .port_info 2 /OUTPUT 32 "adderResult"
v0x110f710_0 .var "adderResult", 31 0;
v0x110f810_0 .net "pcPlus4", 31 0, L_0x112b270;  alias, 1 drivers
v0x110f920_0 .net "signedImmediate", 31 0, v0x1118cd0_0;  alias, 1 drivers
E_0x110f690 .event edge, v0x110d880_0, v0x110f1e0_0;
S_0x110fa20 .scope module, "branchAnd" "andGate" 2 83, 9 8 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch"
    .port_info 1 /INPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "andResult"
v0x110fcc0_0 .var "andResult", 0 0;
v0x110fda0_0 .net "branch", 0 0, L_0x112c1a0;  1 drivers
v0x110fe60_0 .net "zero", 0 0, v0x110cdb0_0;  alias, 1 drivers
E_0x110fc40 .event edge, v0x110fda0_0, v0x110cdb0_0;
S_0x110ffa0 .scope module, "branchMux" "mux" 2 86, 4 6 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x1110300_0 .net "controlSignal", 0 0, v0x110fcc0_0;  alias, 1 drivers
v0x11103f0_0 .net "input0", 31 0, L_0x112b270;  alias, 1 drivers
v0x1110490_0 .net "input1", 31 0, v0x110f710_0;  alias, 1 drivers
v0x1110590_0 .var "muxOut", 31 0;
E_0x11102a0 .event edge, v0x110fcc0_0, v0x110d880_0, v0x110f710_0;
S_0x1110700 .scope module, "control_block" "control" 2 65, 10 20 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "syscall"
    .port_info 2 /OUTPUT 11 "signals"
    .port_info 3 /OUTPUT 1 "isJR"
    .port_info 4 /OUTPUT 1 "isJAL"
v0x1110980_0 .var "ALUop", 2 0;
v0x1110a80_0 .var "ALUsrc", 0 0;
v0x1110b40_0 .var "branch", 0 0;
v0x1110c10_0 .net "instr", 31 0, v0x1116260_0;  alias, 1 drivers
v0x1110d00_0 .var "isJAL", 0 0;
v0x1110df0_0 .var "isJR", 0 0;
v0x1110e90_0 .var "jump", 0 0;
v0x1110f30_0 .var "memRead", 0 0;
v0x1110ff0_0 .var "memToReg", 0 0;
v0x1111140_0 .var "memWrite", 0 0;
v0x1111200_0 .var "regDst", 0 0;
v0x11112c0_0 .var "regWrite", 0 0;
v0x1111380_0 .var "signals", 10 0;
v0x1111460_0 .var "syscall", 0 0;
E_0x1110900 .event edge, v0x110e000_0;
S_0x11115f0 .scope module, "dataMem" "memReadWrite" 2 102, 11 15 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memWrite"
    .port_info 2 /INPUT 1 "memRead"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /INPUT 32 "writeData"
    .port_info 5 /OUTPUT 32 "readData"
v0x1112130_0 .net "address", 31 0, v0x10f1780_0;  alias, 1 drivers
v0x1112220_0 .net "clk", 0 0, v0x1119d90_0;  alias, 1 drivers
v0x11122c0 .array "mem", 536870655 536870911, 31 0;
v0x1114ba0_0 .net "memRead", 0 0, L_0x112c6c0;  1 drivers
v0x1114c60_0 .net "memWrite", 0 0, L_0x112c510;  1 drivers
v0x1114d70_0 .var "readData", 31 0;
v0x1114e50_0 .net "writeData", 31 0, v0x1117580_0;  alias, 1 drivers
E_0x1111850 .event negedge, v0x110e4e0_0;
v0x11122c0_0 .array/port v0x11122c0, 0;
v0x11122c0_1 .array/port v0x11122c0, 1;
E_0x11118d0/0 .event edge, v0x1114ba0_0, v0x10f1780_0, v0x11122c0_0, v0x11122c0_1;
v0x11122c0_2 .array/port v0x11122c0, 2;
v0x11122c0_3 .array/port v0x11122c0, 3;
v0x11122c0_4 .array/port v0x11122c0, 4;
v0x11122c0_5 .array/port v0x11122c0, 5;
E_0x11118d0/1 .event edge, v0x11122c0_2, v0x11122c0_3, v0x11122c0_4, v0x11122c0_5;
v0x11122c0_6 .array/port v0x11122c0, 6;
v0x11122c0_7 .array/port v0x11122c0, 7;
v0x11122c0_8 .array/port v0x11122c0, 8;
v0x11122c0_9 .array/port v0x11122c0, 9;
E_0x11118d0/2 .event edge, v0x11122c0_6, v0x11122c0_7, v0x11122c0_8, v0x11122c0_9;
v0x11122c0_10 .array/port v0x11122c0, 10;
v0x11122c0_11 .array/port v0x11122c0, 11;
v0x11122c0_12 .array/port v0x11122c0, 12;
v0x11122c0_13 .array/port v0x11122c0, 13;
E_0x11118d0/3 .event edge, v0x11122c0_10, v0x11122c0_11, v0x11122c0_12, v0x11122c0_13;
v0x11122c0_14 .array/port v0x11122c0, 14;
v0x11122c0_15 .array/port v0x11122c0, 15;
v0x11122c0_16 .array/port v0x11122c0, 16;
v0x11122c0_17 .array/port v0x11122c0, 17;
E_0x11118d0/4 .event edge, v0x11122c0_14, v0x11122c0_15, v0x11122c0_16, v0x11122c0_17;
v0x11122c0_18 .array/port v0x11122c0, 18;
v0x11122c0_19 .array/port v0x11122c0, 19;
v0x11122c0_20 .array/port v0x11122c0, 20;
v0x11122c0_21 .array/port v0x11122c0, 21;
E_0x11118d0/5 .event edge, v0x11122c0_18, v0x11122c0_19, v0x11122c0_20, v0x11122c0_21;
v0x11122c0_22 .array/port v0x11122c0, 22;
v0x11122c0_23 .array/port v0x11122c0, 23;
v0x11122c0_24 .array/port v0x11122c0, 24;
v0x11122c0_25 .array/port v0x11122c0, 25;
E_0x11118d0/6 .event edge, v0x11122c0_22, v0x11122c0_23, v0x11122c0_24, v0x11122c0_25;
v0x11122c0_26 .array/port v0x11122c0, 26;
v0x11122c0_27 .array/port v0x11122c0, 27;
v0x11122c0_28 .array/port v0x11122c0, 28;
v0x11122c0_29 .array/port v0x11122c0, 29;
E_0x11118d0/7 .event edge, v0x11122c0_26, v0x11122c0_27, v0x11122c0_28, v0x11122c0_29;
v0x11122c0_30 .array/port v0x11122c0, 30;
v0x11122c0_31 .array/port v0x11122c0, 31;
v0x11122c0_32 .array/port v0x11122c0, 32;
v0x11122c0_33 .array/port v0x11122c0, 33;
E_0x11118d0/8 .event edge, v0x11122c0_30, v0x11122c0_31, v0x11122c0_32, v0x11122c0_33;
v0x11122c0_34 .array/port v0x11122c0, 34;
v0x11122c0_35 .array/port v0x11122c0, 35;
v0x11122c0_36 .array/port v0x11122c0, 36;
v0x11122c0_37 .array/port v0x11122c0, 37;
E_0x11118d0/9 .event edge, v0x11122c0_34, v0x11122c0_35, v0x11122c0_36, v0x11122c0_37;
v0x11122c0_38 .array/port v0x11122c0, 38;
v0x11122c0_39 .array/port v0x11122c0, 39;
v0x11122c0_40 .array/port v0x11122c0, 40;
v0x11122c0_41 .array/port v0x11122c0, 41;
E_0x11118d0/10 .event edge, v0x11122c0_38, v0x11122c0_39, v0x11122c0_40, v0x11122c0_41;
v0x11122c0_42 .array/port v0x11122c0, 42;
v0x11122c0_43 .array/port v0x11122c0, 43;
v0x11122c0_44 .array/port v0x11122c0, 44;
v0x11122c0_45 .array/port v0x11122c0, 45;
E_0x11118d0/11 .event edge, v0x11122c0_42, v0x11122c0_43, v0x11122c0_44, v0x11122c0_45;
v0x11122c0_46 .array/port v0x11122c0, 46;
v0x11122c0_47 .array/port v0x11122c0, 47;
v0x11122c0_48 .array/port v0x11122c0, 48;
v0x11122c0_49 .array/port v0x11122c0, 49;
E_0x11118d0/12 .event edge, v0x11122c0_46, v0x11122c0_47, v0x11122c0_48, v0x11122c0_49;
v0x11122c0_50 .array/port v0x11122c0, 50;
v0x11122c0_51 .array/port v0x11122c0, 51;
v0x11122c0_52 .array/port v0x11122c0, 52;
v0x11122c0_53 .array/port v0x11122c0, 53;
E_0x11118d0/13 .event edge, v0x11122c0_50, v0x11122c0_51, v0x11122c0_52, v0x11122c0_53;
v0x11122c0_54 .array/port v0x11122c0, 54;
v0x11122c0_55 .array/port v0x11122c0, 55;
v0x11122c0_56 .array/port v0x11122c0, 56;
v0x11122c0_57 .array/port v0x11122c0, 57;
E_0x11118d0/14 .event edge, v0x11122c0_54, v0x11122c0_55, v0x11122c0_56, v0x11122c0_57;
v0x11122c0_58 .array/port v0x11122c0, 58;
v0x11122c0_59 .array/port v0x11122c0, 59;
v0x11122c0_60 .array/port v0x11122c0, 60;
v0x11122c0_61 .array/port v0x11122c0, 61;
E_0x11118d0/15 .event edge, v0x11122c0_58, v0x11122c0_59, v0x11122c0_60, v0x11122c0_61;
v0x11122c0_62 .array/port v0x11122c0, 62;
v0x11122c0_63 .array/port v0x11122c0, 63;
v0x11122c0_64 .array/port v0x11122c0, 64;
v0x11122c0_65 .array/port v0x11122c0, 65;
E_0x11118d0/16 .event edge, v0x11122c0_62, v0x11122c0_63, v0x11122c0_64, v0x11122c0_65;
v0x11122c0_66 .array/port v0x11122c0, 66;
v0x11122c0_67 .array/port v0x11122c0, 67;
v0x11122c0_68 .array/port v0x11122c0, 68;
v0x11122c0_69 .array/port v0x11122c0, 69;
E_0x11118d0/17 .event edge, v0x11122c0_66, v0x11122c0_67, v0x11122c0_68, v0x11122c0_69;
v0x11122c0_70 .array/port v0x11122c0, 70;
v0x11122c0_71 .array/port v0x11122c0, 71;
v0x11122c0_72 .array/port v0x11122c0, 72;
v0x11122c0_73 .array/port v0x11122c0, 73;
E_0x11118d0/18 .event edge, v0x11122c0_70, v0x11122c0_71, v0x11122c0_72, v0x11122c0_73;
v0x11122c0_74 .array/port v0x11122c0, 74;
v0x11122c0_75 .array/port v0x11122c0, 75;
v0x11122c0_76 .array/port v0x11122c0, 76;
v0x11122c0_77 .array/port v0x11122c0, 77;
E_0x11118d0/19 .event edge, v0x11122c0_74, v0x11122c0_75, v0x11122c0_76, v0x11122c0_77;
v0x11122c0_78 .array/port v0x11122c0, 78;
v0x11122c0_79 .array/port v0x11122c0, 79;
v0x11122c0_80 .array/port v0x11122c0, 80;
v0x11122c0_81 .array/port v0x11122c0, 81;
E_0x11118d0/20 .event edge, v0x11122c0_78, v0x11122c0_79, v0x11122c0_80, v0x11122c0_81;
v0x11122c0_82 .array/port v0x11122c0, 82;
v0x11122c0_83 .array/port v0x11122c0, 83;
v0x11122c0_84 .array/port v0x11122c0, 84;
v0x11122c0_85 .array/port v0x11122c0, 85;
E_0x11118d0/21 .event edge, v0x11122c0_82, v0x11122c0_83, v0x11122c0_84, v0x11122c0_85;
v0x11122c0_86 .array/port v0x11122c0, 86;
v0x11122c0_87 .array/port v0x11122c0, 87;
v0x11122c0_88 .array/port v0x11122c0, 88;
v0x11122c0_89 .array/port v0x11122c0, 89;
E_0x11118d0/22 .event edge, v0x11122c0_86, v0x11122c0_87, v0x11122c0_88, v0x11122c0_89;
v0x11122c0_90 .array/port v0x11122c0, 90;
v0x11122c0_91 .array/port v0x11122c0, 91;
v0x11122c0_92 .array/port v0x11122c0, 92;
v0x11122c0_93 .array/port v0x11122c0, 93;
E_0x11118d0/23 .event edge, v0x11122c0_90, v0x11122c0_91, v0x11122c0_92, v0x11122c0_93;
v0x11122c0_94 .array/port v0x11122c0, 94;
v0x11122c0_95 .array/port v0x11122c0, 95;
v0x11122c0_96 .array/port v0x11122c0, 96;
v0x11122c0_97 .array/port v0x11122c0, 97;
E_0x11118d0/24 .event edge, v0x11122c0_94, v0x11122c0_95, v0x11122c0_96, v0x11122c0_97;
v0x11122c0_98 .array/port v0x11122c0, 98;
v0x11122c0_99 .array/port v0x11122c0, 99;
v0x11122c0_100 .array/port v0x11122c0, 100;
v0x11122c0_101 .array/port v0x11122c0, 101;
E_0x11118d0/25 .event edge, v0x11122c0_98, v0x11122c0_99, v0x11122c0_100, v0x11122c0_101;
v0x11122c0_102 .array/port v0x11122c0, 102;
v0x11122c0_103 .array/port v0x11122c0, 103;
v0x11122c0_104 .array/port v0x11122c0, 104;
v0x11122c0_105 .array/port v0x11122c0, 105;
E_0x11118d0/26 .event edge, v0x11122c0_102, v0x11122c0_103, v0x11122c0_104, v0x11122c0_105;
v0x11122c0_106 .array/port v0x11122c0, 106;
v0x11122c0_107 .array/port v0x11122c0, 107;
v0x11122c0_108 .array/port v0x11122c0, 108;
v0x11122c0_109 .array/port v0x11122c0, 109;
E_0x11118d0/27 .event edge, v0x11122c0_106, v0x11122c0_107, v0x11122c0_108, v0x11122c0_109;
v0x11122c0_110 .array/port v0x11122c0, 110;
v0x11122c0_111 .array/port v0x11122c0, 111;
v0x11122c0_112 .array/port v0x11122c0, 112;
v0x11122c0_113 .array/port v0x11122c0, 113;
E_0x11118d0/28 .event edge, v0x11122c0_110, v0x11122c0_111, v0x11122c0_112, v0x11122c0_113;
v0x11122c0_114 .array/port v0x11122c0, 114;
v0x11122c0_115 .array/port v0x11122c0, 115;
v0x11122c0_116 .array/port v0x11122c0, 116;
v0x11122c0_117 .array/port v0x11122c0, 117;
E_0x11118d0/29 .event edge, v0x11122c0_114, v0x11122c0_115, v0x11122c0_116, v0x11122c0_117;
v0x11122c0_118 .array/port v0x11122c0, 118;
v0x11122c0_119 .array/port v0x11122c0, 119;
v0x11122c0_120 .array/port v0x11122c0, 120;
v0x11122c0_121 .array/port v0x11122c0, 121;
E_0x11118d0/30 .event edge, v0x11122c0_118, v0x11122c0_119, v0x11122c0_120, v0x11122c0_121;
v0x11122c0_122 .array/port v0x11122c0, 122;
v0x11122c0_123 .array/port v0x11122c0, 123;
v0x11122c0_124 .array/port v0x11122c0, 124;
v0x11122c0_125 .array/port v0x11122c0, 125;
E_0x11118d0/31 .event edge, v0x11122c0_122, v0x11122c0_123, v0x11122c0_124, v0x11122c0_125;
v0x11122c0_126 .array/port v0x11122c0, 126;
v0x11122c0_127 .array/port v0x11122c0, 127;
v0x11122c0_128 .array/port v0x11122c0, 128;
v0x11122c0_129 .array/port v0x11122c0, 129;
E_0x11118d0/32 .event edge, v0x11122c0_126, v0x11122c0_127, v0x11122c0_128, v0x11122c0_129;
v0x11122c0_130 .array/port v0x11122c0, 130;
v0x11122c0_131 .array/port v0x11122c0, 131;
v0x11122c0_132 .array/port v0x11122c0, 132;
v0x11122c0_133 .array/port v0x11122c0, 133;
E_0x11118d0/33 .event edge, v0x11122c0_130, v0x11122c0_131, v0x11122c0_132, v0x11122c0_133;
v0x11122c0_134 .array/port v0x11122c0, 134;
v0x11122c0_135 .array/port v0x11122c0, 135;
v0x11122c0_136 .array/port v0x11122c0, 136;
v0x11122c0_137 .array/port v0x11122c0, 137;
E_0x11118d0/34 .event edge, v0x11122c0_134, v0x11122c0_135, v0x11122c0_136, v0x11122c0_137;
v0x11122c0_138 .array/port v0x11122c0, 138;
v0x11122c0_139 .array/port v0x11122c0, 139;
v0x11122c0_140 .array/port v0x11122c0, 140;
v0x11122c0_141 .array/port v0x11122c0, 141;
E_0x11118d0/35 .event edge, v0x11122c0_138, v0x11122c0_139, v0x11122c0_140, v0x11122c0_141;
v0x11122c0_142 .array/port v0x11122c0, 142;
v0x11122c0_143 .array/port v0x11122c0, 143;
v0x11122c0_144 .array/port v0x11122c0, 144;
v0x11122c0_145 .array/port v0x11122c0, 145;
E_0x11118d0/36 .event edge, v0x11122c0_142, v0x11122c0_143, v0x11122c0_144, v0x11122c0_145;
v0x11122c0_146 .array/port v0x11122c0, 146;
v0x11122c0_147 .array/port v0x11122c0, 147;
v0x11122c0_148 .array/port v0x11122c0, 148;
v0x11122c0_149 .array/port v0x11122c0, 149;
E_0x11118d0/37 .event edge, v0x11122c0_146, v0x11122c0_147, v0x11122c0_148, v0x11122c0_149;
v0x11122c0_150 .array/port v0x11122c0, 150;
v0x11122c0_151 .array/port v0x11122c0, 151;
v0x11122c0_152 .array/port v0x11122c0, 152;
v0x11122c0_153 .array/port v0x11122c0, 153;
E_0x11118d0/38 .event edge, v0x11122c0_150, v0x11122c0_151, v0x11122c0_152, v0x11122c0_153;
v0x11122c0_154 .array/port v0x11122c0, 154;
v0x11122c0_155 .array/port v0x11122c0, 155;
v0x11122c0_156 .array/port v0x11122c0, 156;
v0x11122c0_157 .array/port v0x11122c0, 157;
E_0x11118d0/39 .event edge, v0x11122c0_154, v0x11122c0_155, v0x11122c0_156, v0x11122c0_157;
v0x11122c0_158 .array/port v0x11122c0, 158;
v0x11122c0_159 .array/port v0x11122c0, 159;
v0x11122c0_160 .array/port v0x11122c0, 160;
v0x11122c0_161 .array/port v0x11122c0, 161;
E_0x11118d0/40 .event edge, v0x11122c0_158, v0x11122c0_159, v0x11122c0_160, v0x11122c0_161;
v0x11122c0_162 .array/port v0x11122c0, 162;
v0x11122c0_163 .array/port v0x11122c0, 163;
v0x11122c0_164 .array/port v0x11122c0, 164;
v0x11122c0_165 .array/port v0x11122c0, 165;
E_0x11118d0/41 .event edge, v0x11122c0_162, v0x11122c0_163, v0x11122c0_164, v0x11122c0_165;
v0x11122c0_166 .array/port v0x11122c0, 166;
v0x11122c0_167 .array/port v0x11122c0, 167;
v0x11122c0_168 .array/port v0x11122c0, 168;
v0x11122c0_169 .array/port v0x11122c0, 169;
E_0x11118d0/42 .event edge, v0x11122c0_166, v0x11122c0_167, v0x11122c0_168, v0x11122c0_169;
v0x11122c0_170 .array/port v0x11122c0, 170;
v0x11122c0_171 .array/port v0x11122c0, 171;
v0x11122c0_172 .array/port v0x11122c0, 172;
v0x11122c0_173 .array/port v0x11122c0, 173;
E_0x11118d0/43 .event edge, v0x11122c0_170, v0x11122c0_171, v0x11122c0_172, v0x11122c0_173;
v0x11122c0_174 .array/port v0x11122c0, 174;
v0x11122c0_175 .array/port v0x11122c0, 175;
v0x11122c0_176 .array/port v0x11122c0, 176;
v0x11122c0_177 .array/port v0x11122c0, 177;
E_0x11118d0/44 .event edge, v0x11122c0_174, v0x11122c0_175, v0x11122c0_176, v0x11122c0_177;
v0x11122c0_178 .array/port v0x11122c0, 178;
v0x11122c0_179 .array/port v0x11122c0, 179;
v0x11122c0_180 .array/port v0x11122c0, 180;
v0x11122c0_181 .array/port v0x11122c0, 181;
E_0x11118d0/45 .event edge, v0x11122c0_178, v0x11122c0_179, v0x11122c0_180, v0x11122c0_181;
v0x11122c0_182 .array/port v0x11122c0, 182;
v0x11122c0_183 .array/port v0x11122c0, 183;
v0x11122c0_184 .array/port v0x11122c0, 184;
v0x11122c0_185 .array/port v0x11122c0, 185;
E_0x11118d0/46 .event edge, v0x11122c0_182, v0x11122c0_183, v0x11122c0_184, v0x11122c0_185;
v0x11122c0_186 .array/port v0x11122c0, 186;
v0x11122c0_187 .array/port v0x11122c0, 187;
v0x11122c0_188 .array/port v0x11122c0, 188;
v0x11122c0_189 .array/port v0x11122c0, 189;
E_0x11118d0/47 .event edge, v0x11122c0_186, v0x11122c0_187, v0x11122c0_188, v0x11122c0_189;
v0x11122c0_190 .array/port v0x11122c0, 190;
v0x11122c0_191 .array/port v0x11122c0, 191;
v0x11122c0_192 .array/port v0x11122c0, 192;
v0x11122c0_193 .array/port v0x11122c0, 193;
E_0x11118d0/48 .event edge, v0x11122c0_190, v0x11122c0_191, v0x11122c0_192, v0x11122c0_193;
v0x11122c0_194 .array/port v0x11122c0, 194;
v0x11122c0_195 .array/port v0x11122c0, 195;
v0x11122c0_196 .array/port v0x11122c0, 196;
v0x11122c0_197 .array/port v0x11122c0, 197;
E_0x11118d0/49 .event edge, v0x11122c0_194, v0x11122c0_195, v0x11122c0_196, v0x11122c0_197;
v0x11122c0_198 .array/port v0x11122c0, 198;
v0x11122c0_199 .array/port v0x11122c0, 199;
v0x11122c0_200 .array/port v0x11122c0, 200;
v0x11122c0_201 .array/port v0x11122c0, 201;
E_0x11118d0/50 .event edge, v0x11122c0_198, v0x11122c0_199, v0x11122c0_200, v0x11122c0_201;
v0x11122c0_202 .array/port v0x11122c0, 202;
v0x11122c0_203 .array/port v0x11122c0, 203;
v0x11122c0_204 .array/port v0x11122c0, 204;
v0x11122c0_205 .array/port v0x11122c0, 205;
E_0x11118d0/51 .event edge, v0x11122c0_202, v0x11122c0_203, v0x11122c0_204, v0x11122c0_205;
v0x11122c0_206 .array/port v0x11122c0, 206;
v0x11122c0_207 .array/port v0x11122c0, 207;
v0x11122c0_208 .array/port v0x11122c0, 208;
v0x11122c0_209 .array/port v0x11122c0, 209;
E_0x11118d0/52 .event edge, v0x11122c0_206, v0x11122c0_207, v0x11122c0_208, v0x11122c0_209;
v0x11122c0_210 .array/port v0x11122c0, 210;
v0x11122c0_211 .array/port v0x11122c0, 211;
v0x11122c0_212 .array/port v0x11122c0, 212;
v0x11122c0_213 .array/port v0x11122c0, 213;
E_0x11118d0/53 .event edge, v0x11122c0_210, v0x11122c0_211, v0x11122c0_212, v0x11122c0_213;
v0x11122c0_214 .array/port v0x11122c0, 214;
v0x11122c0_215 .array/port v0x11122c0, 215;
v0x11122c0_216 .array/port v0x11122c0, 216;
v0x11122c0_217 .array/port v0x11122c0, 217;
E_0x11118d0/54 .event edge, v0x11122c0_214, v0x11122c0_215, v0x11122c0_216, v0x11122c0_217;
v0x11122c0_218 .array/port v0x11122c0, 218;
v0x11122c0_219 .array/port v0x11122c0, 219;
v0x11122c0_220 .array/port v0x11122c0, 220;
v0x11122c0_221 .array/port v0x11122c0, 221;
E_0x11118d0/55 .event edge, v0x11122c0_218, v0x11122c0_219, v0x11122c0_220, v0x11122c0_221;
v0x11122c0_222 .array/port v0x11122c0, 222;
v0x11122c0_223 .array/port v0x11122c0, 223;
v0x11122c0_224 .array/port v0x11122c0, 224;
v0x11122c0_225 .array/port v0x11122c0, 225;
E_0x11118d0/56 .event edge, v0x11122c0_222, v0x11122c0_223, v0x11122c0_224, v0x11122c0_225;
v0x11122c0_226 .array/port v0x11122c0, 226;
v0x11122c0_227 .array/port v0x11122c0, 227;
v0x11122c0_228 .array/port v0x11122c0, 228;
v0x11122c0_229 .array/port v0x11122c0, 229;
E_0x11118d0/57 .event edge, v0x11122c0_226, v0x11122c0_227, v0x11122c0_228, v0x11122c0_229;
v0x11122c0_230 .array/port v0x11122c0, 230;
v0x11122c0_231 .array/port v0x11122c0, 231;
v0x11122c0_232 .array/port v0x11122c0, 232;
v0x11122c0_233 .array/port v0x11122c0, 233;
E_0x11118d0/58 .event edge, v0x11122c0_230, v0x11122c0_231, v0x11122c0_232, v0x11122c0_233;
v0x11122c0_234 .array/port v0x11122c0, 234;
v0x11122c0_235 .array/port v0x11122c0, 235;
v0x11122c0_236 .array/port v0x11122c0, 236;
v0x11122c0_237 .array/port v0x11122c0, 237;
E_0x11118d0/59 .event edge, v0x11122c0_234, v0x11122c0_235, v0x11122c0_236, v0x11122c0_237;
v0x11122c0_238 .array/port v0x11122c0, 238;
v0x11122c0_239 .array/port v0x11122c0, 239;
v0x11122c0_240 .array/port v0x11122c0, 240;
v0x11122c0_241 .array/port v0x11122c0, 241;
E_0x11118d0/60 .event edge, v0x11122c0_238, v0x11122c0_239, v0x11122c0_240, v0x11122c0_241;
v0x11122c0_242 .array/port v0x11122c0, 242;
v0x11122c0_243 .array/port v0x11122c0, 243;
v0x11122c0_244 .array/port v0x11122c0, 244;
v0x11122c0_245 .array/port v0x11122c0, 245;
E_0x11118d0/61 .event edge, v0x11122c0_242, v0x11122c0_243, v0x11122c0_244, v0x11122c0_245;
v0x11122c0_246 .array/port v0x11122c0, 246;
v0x11122c0_247 .array/port v0x11122c0, 247;
v0x11122c0_248 .array/port v0x11122c0, 248;
v0x11122c0_249 .array/port v0x11122c0, 249;
E_0x11118d0/62 .event edge, v0x11122c0_246, v0x11122c0_247, v0x11122c0_248, v0x11122c0_249;
v0x11122c0_250 .array/port v0x11122c0, 250;
v0x11122c0_251 .array/port v0x11122c0, 251;
v0x11122c0_252 .array/port v0x11122c0, 252;
v0x11122c0_253 .array/port v0x11122c0, 253;
E_0x11118d0/63 .event edge, v0x11122c0_250, v0x11122c0_251, v0x11122c0_252, v0x11122c0_253;
v0x11122c0_254 .array/port v0x11122c0, 254;
v0x11122c0_255 .array/port v0x11122c0, 255;
v0x11122c0_256 .array/port v0x11122c0, 256;
E_0x11118d0/64 .event edge, v0x11122c0_254, v0x11122c0_255, v0x11122c0_256;
E_0x11118d0 .event/or E_0x11118d0/0, E_0x11118d0/1, E_0x11118d0/2, E_0x11118d0/3, E_0x11118d0/4, E_0x11118d0/5, E_0x11118d0/6, E_0x11118d0/7, E_0x11118d0/8, E_0x11118d0/9, E_0x11118d0/10, E_0x11118d0/11, E_0x11118d0/12, E_0x11118d0/13, E_0x11118d0/14, E_0x11118d0/15, E_0x11118d0/16, E_0x11118d0/17, E_0x11118d0/18, E_0x11118d0/19, E_0x11118d0/20, E_0x11118d0/21, E_0x11118d0/22, E_0x11118d0/23, E_0x11118d0/24, E_0x11118d0/25, E_0x11118d0/26, E_0x11118d0/27, E_0x11118d0/28, E_0x11118d0/29, E_0x11118d0/30, E_0x11118d0/31, E_0x11118d0/32, E_0x11118d0/33, E_0x11118d0/34, E_0x11118d0/35, E_0x11118d0/36, E_0x11118d0/37, E_0x11118d0/38, E_0x11118d0/39, E_0x11118d0/40, E_0x11118d0/41, E_0x11118d0/42, E_0x11118d0/43, E_0x11118d0/44, E_0x11118d0/45, E_0x11118d0/46, E_0x11118d0/47, E_0x11118d0/48, E_0x11118d0/49, E_0x11118d0/50, E_0x11118d0/51, E_0x11118d0/52, E_0x11118d0/53, E_0x11118d0/54, E_0x11118d0/55, E_0x11118d0/56, E_0x11118d0/57, E_0x11118d0/58, E_0x11118d0/59, E_0x11118d0/60, E_0x11118d0/61, E_0x11118d0/62, E_0x11118d0/63, E_0x11118d0/64;
S_0x1114ff0 .scope module, "dataMemMux" "mux" 2 105, 4 6 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x11152a0_0 .net "controlSignal", 0 0, L_0x112c760;  1 drivers
v0x1115380_0 .net "input0", 31 0, v0x10f1780_0;  alias, 1 drivers
v0x1115490_0 .net "input1", 31 0, v0x1114d70_0;  alias, 1 drivers
v0x1115560_0 .var "muxOut", 31 0;
E_0x1111770 .event edge, v0x11152a0_0, v0x10f1780_0, v0x1114d70_0;
S_0x11156d0 .scope module, "finalStats" "statistics" 2 107, 12 20 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "runStats"
    .port_info 2 /INPUT 32 "instructionCount"
v0x1115990_0 .net "clk", 0 0, v0x1119d90_0;  alias, 1 drivers
v0x1115aa0_0 .var "clkCount", 31 0;
v0x1115b80_0 .net "instructionCount", 31 0, v0x1116370_0;  alias, 1 drivers
v0x1115c40_0 .var/real "ipc", 0 0;
v0x1115d00_0 .net "runStats", 0 0, v0x11192a0_0;  alias, 1 drivers
E_0x1115910 .event edge, v0x1115d00_0;
S_0x1115e90 .scope module, "instructionMemory" "memory" 2 59, 13 9 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "currPC"
    .port_info 1 /OUTPUT 32 "instr"
    .port_info 2 /OUTPUT 32 "instructionCount"
v0x1116130_0 .net "currPC", 31 0, v0x110e5c0_0;  alias, 1 drivers
v0x1116260_0 .var "instr", 31 0;
v0x1116370_0 .var "instructionCount", 31 0;
v0x1116410 .array "mem", 1048832 1048576, 31 0;
E_0x11160b0 .event edge, v0x110e5c0_0;
S_0x1116530 .scope module, "jumpMux" "mux" 2 89, 4 6 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 32 "input0"
    .port_info 2 /INPUT 32 "input1"
    .port_info 3 /OUTPUT 32 "muxOut"
v0x11167d0_0 .net "controlSignal", 0 0, L_0x112c2d0;  1 drivers
v0x11168b0_0 .net "input0", 31 0, v0x1110590_0;  alias, 1 drivers
v0x1116970_0 .net "input1", 31 0, v0x110d4d0_0;  alias, 1 drivers
v0x1116a70_0 .var "muxOut", 31 0;
E_0x1116770 .event edge, v0x11167d0_0, v0x1110590_0, v0x110d4d0_0;
S_0x1116bb0 .scope module, "reg_block" "registers" 2 74, 14 17 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "isJAL"
    .port_info 2 /INPUT 32 "JALaddress"
    .port_info 3 /INPUT 5 "readReg1"
    .port_info 4 /INPUT 5 "readReg2"
    .port_info 5 /INPUT 5 "writeReg"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "regWrite"
    .port_info 8 /OUTPUT 32 "readOut1"
    .port_info 9 /OUTPUT 32 "readOut2"
    .port_info 10 /OUTPUT 32 "v0"
    .port_info 11 /OUTPUT 32 "a0"
    .port_info 12 /OUTPUT 32 "ra"
v0x1117980_2 .array/port v0x1117980, 2;
L_0x112b310 .functor BUFZ 32, v0x1117980_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1117980_4 .array/port v0x1117980, 4;
L_0x112bc70 .functor BUFZ 32, v0x1117980_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1117980_31 .array/port v0x1117980, 31;
L_0x112bce0 .functor BUFZ 32, v0x1117980_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1116fb0_0 .net "JALaddress", 31 0, L_0x112bd50;  1 drivers
v0x11170b0_0 .net "a0", 31 0, L_0x112bc70;  alias, 1 drivers
v0x1117190_0 .net "clk", 0 0, v0x1119d90_0;  alias, 1 drivers
v0x1117230_0 .var/i "i", 31 0;
v0x11172f0_0 .net "isJAL", 0 0, v0x1110d00_0;  alias, 1 drivers
v0x11173e0_0 .net "ra", 31 0, L_0x112bce0;  alias, 1 drivers
v0x11174b0_0 .var "readOut1", 31 0;
v0x1117580_0 .var "readOut2", 31 0;
v0x1117670_0 .net "readReg1", 4 0, L_0x112beb0;  1 drivers
v0x11177e0_0 .net "readReg2", 4 0, L_0x112c060;  1 drivers
v0x11178c0_0 .net "regWrite", 0 0, L_0x112c100;  1 drivers
v0x1117980 .array "reggies", 31 0, 31 0;
v0x1117f50_0 .net "v0", 31 0, L_0x112b310;  alias, 1 drivers
v0x1118030_0 .net "writeData", 31 0, v0x1115560_0;  alias, 1 drivers
v0x11180f0_0 .net "writeReg", 4 0, v0x1118920_0;  alias, 1 drivers
E_0x1116f30 .event edge, v0x11177e0_0, v0x1117670_0;
S_0x11183c0 .scope module, "registerMux" "regMux" 2 71, 15 9 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controlSignal"
    .port_info 1 /INPUT 5 "input0"
    .port_info 2 /INPUT 5 "input1"
    .port_info 3 /OUTPUT 5 "muxOut"
v0x1118670_0 .net "controlSignal", 0 0, L_0x112ba40;  1 drivers
v0x1118750_0 .net "input0", 4 0, L_0x112bb30;  1 drivers
v0x1118830_0 .net "input1", 4 0, L_0x112bbd0;  1 drivers
v0x1118920_0 .var "muxOut", 4 0;
E_0x11101a0 .event edge, v0x1118670_0, v0x1118750_0, v0x1118830_0;
S_0x1118aa0 .scope module, "signExtend_block" "signExtend" 2 92, 16 7 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 32 "extendedImmediate"
v0x1118cd0_0 .var "extendedImmediate", 31 0;
v0x1118e00_0 .net "instr", 31 0, v0x1116260_0;  alias, 1 drivers
S_0x1118f20 .scope module, "testSyscall" "callSys" 2 77, 17 11 0, S_0x10e0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "syscall"
    .port_info 1 /INPUT 32 "v"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /OUTPUT 1 "runStats"
v0x11191c0_0 .net "a", 31 0, L_0x112bc70;  alias, 1 drivers
v0x11192a0_0 .var "runStats", 0 0;
v0x1119370_0 .net "syscall", 0 0, v0x1111460_0;  alias, 1 drivers
v0x1119470_0 .net "v", 31 0, L_0x112b310;  alias, 1 drivers
E_0x1119160 .event edge, v0x1111460_0, v0x1117f50_0, v0x11170b0_0;
    .scope S_0x110e290;
T_0 ;
    %pushi/vec4 4194336, 0, 32;
    %store/vec4 v0x110e5c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x110e290;
T_1 ;
    %wait E_0x110e460;
    %vpi_func 6 21 "$time" 64 {0 0 0};
    %cmpi/ne 0, 0, 64;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x110e6a0_0;
    %store/vec4 v0x110e5c0_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1115e90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1116370_0, 0, 32;
    %vpi_call 13 15 "$readmemh", "fibonacciRefined5.v", v0x1116410 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x1115e90;
T_3 ;
    %wait E_0x11160b0;
    %load/vec4 v0x1116370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1116370_0, 0, 32;
    %load/vec4 v0x1116130_0;
    %parti/s 30, 2, 3;
    %subi 1048576, 0, 30;
    %ix/vec4 4;
    %load/vec4a v0x1116410, 4;
    %store/vec4 v0x1116260_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1110700;
T_4 ;
    %wait E_0x1110900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1111200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1111140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1111460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110d00_0, 0, 1;
    %load/vec4 v0x1110c10_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %vpi_call 10 110 "$display", "Command not found" {0 0 0};
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110e90_0, 0, 1;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110d00_0, 0, 1;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1111200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %load/vec4 v0x1110c10_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %vpi_call 10 82 "$display", "R-type not yet completed\012" {0 0 0};
    %jmp T_4.22;
T_4.13 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %jmp T_4.22;
T_4.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %jmp T_4.22;
T_4.15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %jmp T_4.22;
T_4.16 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %jmp T_4.22;
T_4.17 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %jmp T_4.22;
T_4.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110e90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110df0_0, 0, 1;
    %jmp T_4.22;
T_4.19 ;
    %vpi_call 10 75 "$display", "\000" {0 0 0};
    %jmp T_4.22;
T_4.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1111200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110e90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110ff0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1110a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1111140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1111460_0, 0, 1;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110b40_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110b40_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110a80_0, 0, 1;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110a80_0, 0, 1;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110a80_0, 0, 1;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110ff0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110a80_0, 0, 1;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1111140_0, 0, 1;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11112c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1110980_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1110a80_0, 0, 1;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %load/vec4 v0x1111200_0;
    %load/vec4 v0x1110e90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1110b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1110f30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1110ff0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1110980_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x11112c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1110a80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1111140_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1111380_0, 0, 11;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x110cf60;
T_5 ;
    %wait E_0x110d1c0;
    %load/vec4 v0x110d220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x110d300_0;
    %store/vec4 v0x110d4d0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x110d3e0_0;
    %store/vec4 v0x110d4d0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x11183c0;
T_6 ;
    %wait E_0x11101a0;
    %load/vec4 v0x1118670_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1118750_0;
    %store/vec4 v0x1118920_0, 0, 5;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1118830_0;
    %store/vec4 v0x1118920_0, 0, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1116bb0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1117230_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x1117230_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x1117230_0;
    %store/vec4a v0x1117980, 4, 0;
    %load/vec4 v0x1117230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1117230_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1116bb0;
T_8 ;
    %wait E_0x1116f30;
    %load/vec4 v0x1117670_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1117980, 4;
    %store/vec4 v0x11174b0_0, 0, 32;
    %load/vec4 v0x11177e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1117980, 4;
    %store/vec4 v0x1117580_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x1116bb0;
T_9 ;
    %wait E_0x1111850;
    %load/vec4 v0x11178c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11180f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x11172f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1116fb0_0;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1117980, 4, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x1118030_0;
    %load/vec4 v0x11180f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1117980, 4, 0;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1118f20;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11192a0_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x1118f20;
T_11 ;
    %wait E_0x1119160;
    %load/vec4 v0x1119370_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x1119470_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_call 17 21 "$display", "print: %d", v0x11191c0_0 {0 0 0};
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1119470_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call 17 24 "$display", "killing program" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11192a0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 17 26 "$finish" {0 0 0};
T_11.4 ;
T_11.3 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x110f450;
T_12 ;
    %wait E_0x110f690;
    %load/vec4 v0x110f810_0;
    %load/vec4 v0x110f920_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x110f710_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x110fa20;
T_13 ;
    %wait E_0x110fc40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x110fcc0_0, 0, 1;
    %load/vec4 v0x110fda0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x110fe60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x110fcc0_0, 0, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x110ffa0;
T_14 ;
    %wait E_0x11102a0;
    %load/vec4 v0x1110300_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x11103f0_0;
    %store/vec4 v0x1110590_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x1110490_0;
    %store/vec4 v0x1110590_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1116530;
T_15 ;
    %wait E_0x1116770;
    %load/vec4 v0x11167d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x11168b0_0;
    %store/vec4 v0x1116a70_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1116970_0;
    %store/vec4 v0x1116a70_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1118aa0;
T_16 ;
    %wait E_0x1110900;
    %load/vec4 v0x1118e00_0;
    %parti/s 6, 26, 6;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x1118e00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1118cd0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x1118e00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x1118e00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1118cd0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x110ed50;
T_17 ;
    %wait E_0x110efc0;
    %load/vec4 v0x110f020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x110f100_0;
    %store/vec4 v0x110f2d0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x110f1e0_0;
    %store/vec4 v0x110f2d0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x10dc460;
T_18 ;
    %wait E_0x10dd850;
    %load/vec4 v0x110cb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %vpi_call 3 35 "$display", "command not found" {0 0 0};
    %jmp T_18.7;
T_18.0 ;
    %load/vec4 v0x110cbe0_0;
    %load/vec4 v0x110ccd0_0;
    %and;
    %store/vec4 v0x10f1780_0, 0, 32;
    %jmp T_18.7;
T_18.1 ;
    %load/vec4 v0x110cbe0_0;
    %load/vec4 v0x110ccd0_0;
    %or;
    %store/vec4 v0x10f1780_0, 0, 32;
    %jmp T_18.7;
T_18.2 ;
    %load/vec4 v0x110cbe0_0;
    %load/vec4 v0x110ccd0_0;
    %add;
    %store/vec4 v0x10f1780_0, 0, 32;
    %jmp T_18.7;
T_18.3 ;
    %load/vec4 v0x110cbe0_0;
    %load/vec4 v0x110ccd0_0;
    %sub;
    %store/vec4 v0x10f1780_0, 0, 32;
    %jmp T_18.7;
T_18.4 ;
    %load/vec4 v0x110cbe0_0;
    %load/vec4 v0x110ccd0_0;
    %cmp/u;
    %jmp/0xz  T_18.8, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x10f1780_0, 0, 32;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x10f1780_0, 0, 32;
T_18.9 ;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x110ccd0_0;
    %concati/vec4 0, 0, 16;
    %pad/u 32;
    %store/vec4 v0x10f1780_0, 0, 32;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %load/vec4 v0x10f1780_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_18.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_18.11, 8;
T_18.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_18.11, 8;
 ; End of false expr.
    %blend;
T_18.11;
    %pad/s 1;
    %store/vec4 v0x110cdb0_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x11115f0;
T_19 ;
    %wait E_0x11118d0;
    %load/vec4 v0x1114ba0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x1112130_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x11122c0, 4;
    %store/vec4 v0x1114d70_0, 0, 32;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x11115f0;
T_20 ;
    %wait E_0x1111850;
    %load/vec4 v0x1114c60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x1114e50_0;
    %load/vec4 v0x1112130_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %subi 536870655, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x11122c0, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1114ff0;
T_21 ;
    %wait E_0x1111770;
    %load/vec4 v0x11152a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x1115380_0;
    %store/vec4 v0x1115560_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1115490_0;
    %store/vec4 v0x1115560_0, 0, 32;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x11156d0;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1115aa0_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x11156d0;
T_23 ;
    %wait E_0x110e460;
    %load/vec4 v0x1115aa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1115aa0_0, 0, 32;
    %jmp T_23;
    .thread T_23;
    .scope S_0x11156d0;
T_24 ;
    %wait E_0x1115910;
    %load/vec4 v0x1115b80_0;
    %load/vec4 v0x1115aa0_0;
    %div;
    %cvt/rv;
    %store/real v0x1115c40_0;
    %vpi_call 12 38 "$display", $time, " time units,\012 clock cycles: %d,\012 number of instructions: %d,\012 Instructions per Clock Cycle: %f", v0x1115aa0_0, v0x1115b80_0, v0x1115c40_0 {0 0 0};
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x10e0870;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1119d90_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x10e0870;
T_26 ;
    %delay 10, 0;
    %load/vec4 v0x1119d90_0;
    %inv;
    %store/vec4 v0x1119d90_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x10e0870;
T_27 ;
    %vpi_call 2 115 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 116 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x10e0870 {0 0 0};
    %delay 50000, 0;
    %vpi_call 2 117 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "myTest.v";
    "././alu.v";
    "././mux.v";
    "././getJumpAddr.v";
    "././pc.v";
    "././add4.v";
    "././adder.v";
    "././andGate.v";
    "././control.v";
    "././memReadWrite.v";
    "././statistics.v";
    "././memory.v";
    "././registers.v";
    "././regMux.v";
    "././signExtend.v";
    "././syscall.v";
