rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1729129537
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00000001', 0, '// LD BC,0x2ff')
('11111111', 0, 0)
('00000010', 0, 0)
('00100001', 0, '// LD HL,0x3344')
('01000100', 0, 0)
('00110011', 0, 0)
('00100010', 0, '// LD (0x2ff),HL')
('11111111', 0, 0)
('00000010', 0, 0)
('00100001', 0, '// LD HL,0x4433')
('00110011', 0, 0)
('01000100', 0, 0)
('00100010', 0, '// LD (0x1ff),HL')
('11111111', 0, 0)
('00000001', 0, 0)
('11101101', 0, '// INI')
('10100010', 'B=00000001,C=11111111,H=01000100,L=00110100,(0100010000110011)=01000100,FlagZ=0,FlagN=1', 0)
('11101101', 0, '// INI')
('10100010', 'B=00000000,C=11111111,H=01000100,L=00110101,(0100010000110100)=00110011,FlagZ=1,FlagN=1', 0)
('ffffffff', 0, 0)
----------------------------------------

// LD BC,0x2ff
00000001
11111111
11111111
00000010
00000010
// LD HL,0x3344
00100001
01000100
01000100
00110011
00110011
// LD (0x2ff),HL
00100010
11111111
11111111
00000010
00000010


// LD HL,0x4433
00100001
00110011
00110011
01000100
01000100
// LD (0x1ff),HL
00100010
11111111
11111111
00000001
00000001


// INI
11101101
10100010
01000100
01000100
01000100

✅ Test( B=00000001 ) is passed.
✅ Test( C=11111111 ) is passed.
✅ Test( H=01000100 ) is passed.
✅ Test( L=00110100 ) is passed.
✅ Test( (0100010000110011)=01000100 ) is passed.
✅ Test( FlagZ=0 ) is passed.
✅ Test( FlagN=1 ) is passed.
// INI
11101101
10100010
00110011
00110011
00110011

✅ Test( B=00000000 ) is passed.
✅ Test( C=11111111 ) is passed.
✅ Test( H=01000100 ) is passed.
✅ Test( L=00110101 ) is passed.
✅ Test( (0100010000110100)=00110011 ) is passed.
✅ Test( FlagZ=1 ) is passed.
✅ Test( FlagN=1 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000010011    DEC:19
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN xxxxxxxx
regF    :    BIN x10x0x1x
regB    :    BIN 00000000    DEC:0
regC    :    BIN 11111111    DEC:255
regD    :    BIN xxxxxxxx
regE    :    BIN xxxxxxxx
regH    :    BIN 01000100    DEC:68
regL    :    BIN 00110101    DEC:53
regPC   :    BIN 0000000000010011    DEC:19
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00001001    DEC:9
regDt   :    BIN 00110011    DEC:51
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 00110011    DEC:51
regOP   :    BIN 10100010    DEC:162
regOPo  :    BIN 11101101    DEC:237
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000000110011    DEC:51

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
(0000001011111111) 01000100
(0000001100000000) 00110011
(0000000111111111) 00110011
(0000001000000000) 01000100
(0100010000110011) 01000100
(0100010000110100) 00110011
----------------------------------------


296000.00ns INFO     cocotb.regression                  tb_instruction passed
296000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      296000.00           0.05    5761112.53  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                296000.00           0.05    5647763.61  **
                                                        *****************************************************************************************
                                                        
