Timing Analyzer report for air_hdmi_top
Tue Jan 17 02:04:36 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 25. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 35. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Output Ports
 52. Unconstrained Output Ports
 53. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; air_hdmi_top                                           ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.21        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.2%      ;
;     Processor 3            ;   6.3%      ;
;     Processor 4            ;   5.3%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; peridot_air.sdc ; OK     ; Tue Jan 17 02:04:34 2023 ;
+-----------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+
; CLOCK_50                                          ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                     ; { CLOCK_50 }                                          ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.461 ; 74.29 MHz  ; 0.000 ; 6.730  ; 50.00      ; 35        ; 52          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.692  ; 371.43 MHz ; 0.000 ; 1.346  ; 50.00      ; 7         ; 52          ;       ;        ;           ;            ; false    ; CLOCK_50 ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 106.42 MHz ; 106.42 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 450.86 MHz ; 402.09 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.474 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.064 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.445 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.205 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.446 ; 0.000         ;
; CLOCK_50                                          ; 9.858 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.474 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.514      ;
; 0.500 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.488      ;
; 0.567 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.118     ; 1.878      ;
; 0.587 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.863      ;
; 0.603 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.111     ; 1.846      ;
; 0.656 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.955      ;
; 0.682 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.929      ;
; 0.684 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.442      ;
; 0.698 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.911      ;
; 0.724 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.401      ;
; 0.728 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.399      ;
; 0.734 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.875      ;
; 0.758 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.368      ;
; 0.764 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.094     ; 1.835      ;
; 0.766 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.101     ; 1.368      ;
; 0.780 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.207      ;
; 0.824 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.620      ;
; 0.825 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 1.783      ;
; 0.830 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.782      ;
; 0.849 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.760      ;
; 0.849 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.760      ;
; 0.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 1.750      ;
; 0.871 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.645      ;
; 0.887 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.564      ;
; 0.890 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.719      ;
; 0.977 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.473      ;
; 0.978 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.636      ;
; 0.979 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.471      ;
; 1.041 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.474      ;
; 1.046 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.470      ;
; 1.048 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.565      ;
; 1.051 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.464      ;
; 1.055 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.461      ;
; 1.056 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.460      ;
; 1.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.459      ;
; 1.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.554      ;
; 1.059 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.552      ;
; 1.062 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.549      ;
; 1.064 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.547      ;
; 1.066 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.543      ;
; 1.067 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.448      ;
; 1.067 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.542      ;
; 1.070 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.539      ;
; 1.070 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.539      ;
; 1.071 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.445      ;
; 1.078 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.177     ; 1.438      ;
; 1.082 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.433      ;
; 1.084 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.431      ;
; 1.087 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.428      ;
; 1.087 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.428      ;
; 1.088 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.427      ;
; 1.090 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.521      ;
; 1.091 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.424      ;
; 1.091 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.521      ;
; 1.092 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.423      ;
; 1.092 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.423      ;
; 1.092 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.423      ;
; 1.092 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.520      ;
; 1.096 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.515      ;
; 1.096 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.516      ;
; 1.096 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.515      ;
; 1.098 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.417      ;
; 1.108 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.407      ;
; 1.115 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.400      ;
; 1.118 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.493      ;
; 1.123 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.488      ;
; 1.142 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.469      ;
; 1.143 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.468      ;
; 1.148 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.463      ;
; 1.148 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.463      ;
; 1.149 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.462      ;
; 1.149 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.462      ;
; 1.168 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.275      ;
; 1.174 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.439      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.336      ;
; 1.187 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.328      ;
; 1.213 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.399      ;
; 1.214 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.298      ;
; 1.214 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.398      ;
; 1.228 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.383      ;
; 1.242 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.273      ;
; 1.243 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.371      ;
; 1.244 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.271      ;
; 1.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.263      ;
; 1.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.262      ;
; 1.262 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.350      ;
; 1.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.178     ; 1.221      ;
; 1.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.315      ;
; 1.312 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.299      ;
; 1.340 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.271      ;
; 1.384 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.228      ;
; 1.384 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.228      ;
; 1.385 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.227      ;
; 1.385 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.227      ;
; 1.386 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.226      ;
; 1.386 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.226      ;
; 1.396 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.216      ;
; 1.397 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.215      ;
; 1.417 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.194      ;
; 1.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.186      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.064 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 9.310      ;
; 4.064 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 9.310      ;
; 4.091 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 9.284      ;
; 4.091 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 9.284      ;
; 4.130 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.832      ;
; 4.131 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.831      ;
; 4.135 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.499     ; 8.828      ;
; 4.137 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.499     ; 8.826      ;
; 4.141 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.499     ; 8.822      ;
; 4.150 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 9.225      ;
; 4.150 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 9.225      ;
; 4.189 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 9.186      ;
; 4.189 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 9.186      ;
; 4.194 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[12]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.488     ; 8.780      ;
; 4.252 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.120     ; 9.090      ;
; 4.292 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.108     ; 9.062      ;
; 4.307 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 9.070      ;
; 4.314 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 9.064      ;
; 4.321 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 9.057      ;
; 4.322 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 9.056      ;
; 4.325 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 9.053      ;
; 4.327 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 9.050      ;
; 4.336 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.111     ; 9.015      ;
; 4.336 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.111     ; 9.015      ;
; 4.359 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 9.016      ;
; 4.359 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 9.016      ;
; 4.360 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.602      ;
; 4.418 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.504     ; 8.540      ;
; 4.437 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.525      ;
; 4.438 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.524      ;
; 4.442 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.499     ; 8.521      ;
; 4.444 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.499     ; 8.519      ;
; 4.448 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.499     ; 8.515      ;
; 4.460 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.529      ;
; 4.462 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.504     ; 8.496      ;
; 4.469 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[213] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.519      ;
; 4.473 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.914      ;
; 4.477 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.901      ;
; 4.488 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.500      ;
; 4.496 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.882      ;
; 4.500 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.474     ; 8.488      ;
; 4.529 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.482     ; 8.451      ;
; 4.530 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.482     ; 8.450      ;
; 4.534 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.481     ; 8.447      ;
; 4.536 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.481     ; 8.445      ;
; 4.540 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.481     ; 8.441      ;
; 4.564 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.114     ; 8.784      ;
; 4.567 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.807      ;
; 4.567 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.807      ;
; 4.568 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.394      ;
; 4.569 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.503     ; 8.390      ;
; 4.571 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[17]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.391      ;
; 4.573 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.389      ;
; 4.576 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.801      ;
; 4.579 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.792      ;
; 4.585 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[162] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.404      ;
; 4.589 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.798      ;
; 4.591 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.786      ;
; 4.593 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.779      ;
; 4.597 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.775      ;
; 4.600 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.114     ; 8.748      ;
; 4.604 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[17]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.111     ; 8.747      ;
; 4.608 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[19]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.111     ; 8.743      ;
; 4.608 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.503     ; 8.351      ;
; 4.609 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[11]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.503     ; 8.350      ;
; 4.615 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.091     ; 8.756      ;
; 4.621 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.766      ;
; 4.623 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.751      ;
; 4.629 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.743      ;
; 4.633 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 8.739      ;
; 4.637 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.738      ;
; 4.641 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[76]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.475     ; 8.346      ;
; 4.641 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.087     ; 8.734      ;
; 4.652 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.337      ;
; 4.667 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.500     ; 8.295      ;
; 4.671 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.GREEN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.120     ; 8.671      ;
; 4.672 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.120     ; 8.670      ;
; 4.675 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.CYAN                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.120     ; 8.667      ;
; 4.689 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[7]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.473     ; 8.300      ;
; 4.689 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.685      ;
; 4.689 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.685      ;
; 4.698 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.679      ;
; 4.699 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.678      ;
; 4.699 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[0]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.110     ; 8.653      ;
; 4.702 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.085     ; 8.675      ;
; 4.705 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.RED                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.119     ; 8.638      ;
; 4.709 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.665      ;
; 4.709 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 8.665      ;
; 4.712 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.666      ;
; 4.713 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.665      ;
; 4.716 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[42]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.472     ; 8.274      ;
; 4.716 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.662      ;
; 4.716 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.662      ;
; 4.716 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.662      ;
; 4.717 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.661      ;
; 4.720 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.658      ;
; 4.725 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.504     ; 8.233      ;
; 4.732 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 8.646      ;
; 4.737 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.650      ;
; 4.741 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[12]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.471     ; 8.250      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.445 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.172      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.179      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                              ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                              ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                            ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                             ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fs_timing_reg                                                                                    ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|request_reg                                                                         ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                            ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                               ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                               ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                              ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                               ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                               ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                               ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                               ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                               ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|y_enable_reg                                                                 ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.WHITELAMP                                                          ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                          ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                          ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.GRAY                                                               ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                          ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.BLUELAMP                                                           ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                          ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.GREENLAMP                                                          ; video_syncgen:u_vga|areastate.GREENLAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                          ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|request_reg                                                                  ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; logo_overlay:u_logo|x_enable_reg                                                                 ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|hsync_reg                                                                    ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|vsync_reg                                                                    ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|vblank_reg                                                                   ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; video_syncgen:u_vga|hblank_reg                                                                   ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                          ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.RED                                                                ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.GREEN                                                              ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.CYAN                                                               ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.MAGENTA                                                            ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.FULLWHITE                                                          ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.BLUE                                                               ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.WHITE                                                              ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                          ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; logo_overlay:u_logo|vec_y_reg                                                                    ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.182      ;
; 0.464 ; melodychime:u_chime|tempo_led_reg                                                                ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                           ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; ms_counter_reg[0]                                                                                ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[2]                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.778      ;
; 0.486 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.213      ;
; 0.499 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[0]                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[53]                                                                      ; hdmi_tx:u_tx|active_reg[52]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[112]                           ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[22]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[2]                                                                       ; hdmi_tx:u_tx|active_reg[1]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[7]                                                                       ; hdmi_tx:u_tx|active_reg[6]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[12]                                                                      ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[15]                                                                      ; hdmi_tx:u_tx|active_reg[14]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[50]                                                                      ; hdmi_tx:u_tx|active_reg[49]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[58]                                                                      ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[5]                                                                       ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[8]                                                                       ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[13]                                                                      ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[18]                                                                      ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[28]                                                                      ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[38]                                                                      ; hdmi_tx:u_tx|active_reg[37]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[46]                                                                      ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[47]                                                                      ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[49]                                                                      ; hdmi_tx:u_tx|active_reg[48]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.527 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.821      ;
; 0.615 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.032      ;
; 0.617 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.034      ;
; 0.617 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.034      ;
; 0.618 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.035      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.666 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.960      ;
; 0.690 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.984      ;
; 0.691 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.985      ;
; 0.694 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.988      ;
; 0.706 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.999      ;
; 0.716 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.010      ;
; 0.719 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.136      ;
; 0.719 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.014      ;
; 0.721 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.015      ;
; 0.733 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.027      ;
; 0.735 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.029      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.035      ;
; 0.746 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.040      ;
; 0.755 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.049      ;
; 0.756 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.050      ;
; 0.774 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 1.188      ;
; 0.796 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.213      ;
; 0.803 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.220      ;
; 0.812 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.229      ;
; 0.815 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.232      ;
; 0.816 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.111      ;
; 0.817 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.112      ;
; 0.817 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.112      ;
; 0.817 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.112      ;
; 0.818 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.113      ;
; 0.818 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.113      ;
; 0.825 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.242      ;
; 0.830 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.247      ;
; 0.835 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.130      ;
; 0.836 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.131      ;
; 0.861 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.278      ;
; 0.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.281      ;
; 0.865 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.282      ;
; 0.865 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.282      ;
; 0.866 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.283      ;
; 0.867 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.284      ;
; 0.867 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.284      ;
; 0.868 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.286      ;
; 0.868 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.286      ;
; 0.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.287      ;
; 0.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.287      ;
; 0.879 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.297      ;
; 0.881 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.175      ;
; 0.907 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.325      ;
; 0.908 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.326      ;
; 0.908 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.326      ;
; 0.914 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.331      ;
; 0.916 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.211      ;
; 0.924 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.186      ; 1.341      ;
; 0.945 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.240      ;
; 0.953 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.250      ;
; 0.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.255      ;
; 0.974 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.269      ;
; 0.975 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.270      ;
; 0.989 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.135      ;
; 1.016 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.310      ;
; 1.029 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.175      ;
; 1.032 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.326      ;
; 1.032 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.326      ;
; 1.045 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.341      ;
; 1.058 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.352      ;
; 1.058 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.352      ;
; 1.079 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.373      ;
; 1.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.377      ;
; 1.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.377      ;
; 1.083 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.377      ;
; 1.085 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.187      ; 1.503      ;
; 1.093 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.387      ;
; 1.096 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.391      ;
; 1.104 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 1.258      ;
; 1.121 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.415      ;
; 1.127 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.423      ;
; 1.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.426      ;
; 1.137 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.290      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 22.771 ns




+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 114.08 MHz ; 114.08 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 479.39 MHz ; 402.09 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.606 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.695 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.400 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.416 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.205 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.444 ; 0.000         ;
; CLOCK_50                                          ; 9.855 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.606 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.445      ;
; 0.656 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.395      ;
; 0.664 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.797      ;
; 0.686 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.775      ;
; 0.726 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.731      ;
; 0.783 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.837      ;
; 0.787 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.833      ;
; 0.802 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.370      ;
; 0.846 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.326      ;
; 0.849 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.323      ;
; 0.850 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.767      ;
; 0.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.759      ;
; 0.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.738      ;
; 0.888 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.284      ;
; 0.889 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.099     ; 1.289      ;
; 0.905 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.716      ;
; 0.915 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.136      ;
; 0.917 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.543      ;
; 0.932 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.687      ;
; 0.938 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.679      ;
; 0.938 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.679      ;
; 0.946 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.673      ;
; 0.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.564      ;
; 0.977 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.484      ;
; 0.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.627      ;
; 1.066 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.558      ;
; 1.078 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.383      ;
; 1.080 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.381      ;
; 1.140 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.484      ;
; 1.148 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.472      ;
; 1.151 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.469      ;
; 1.154 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.466      ;
; 1.155 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.465      ;
; 1.167 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.450      ;
; 1.168 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.369      ;
; 1.168 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.454      ;
; 1.168 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.449      ;
; 1.169 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.451      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.366      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.367      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.447      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.447      ;
; 1.171 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.451      ;
; 1.173 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.364      ;
; 1.174 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.362      ;
; 1.178 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.359      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.358      ;
; 1.180 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.357      ;
; 1.199 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.421      ;
; 1.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.394      ;
; 1.229 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.391      ;
; 1.229 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.391      ;
; 1.230 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.306      ;
; 1.232 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.305      ;
; 1.233 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.303      ;
; 1.233 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.387      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.302      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.387      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.386      ;
; 1.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.301      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.299      ;
; 1.238 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.298      ;
; 1.239 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.298      ;
; 1.239 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.298      ;
; 1.240 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.296      ;
; 1.240 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.296      ;
; 1.241 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.296      ;
; 1.241 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.295      ;
; 1.246 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.374      ;
; 1.246 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.374      ;
; 1.246 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.374      ;
; 1.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.285      ;
; 1.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.370      ;
; 1.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.373      ;
; 1.265 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.271      ;
; 1.275 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.346      ;
; 1.276 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.345      ;
; 1.287 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.334      ;
; 1.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.166      ;
; 1.297 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.159     ; 1.238      ;
; 1.311 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.311      ;
; 1.360 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.261      ;
; 1.374 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.247      ;
; 1.386 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.150      ;
; 1.389 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.148      ;
; 1.394 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.142      ;
; 1.396 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.157     ; 1.141      ;
; 1.411 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.125      ;
; 1.451 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.170      ;
; 1.472 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.148      ;
; 1.510 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.111      ;
; 1.510 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.111      ;
; 1.511 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.110      ;
; 1.516 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.105      ;
; 1.516 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.105      ;
; 1.517 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.104      ;
; 1.517 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.104      ;
; 1.518 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.103      ;
; 1.545 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.075      ;
; 1.552 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.068      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.695 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.693      ;
; 4.695 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.693      ;
; 4.713 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.675      ;
; 4.713 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.675      ;
; 4.739 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[12]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.429     ; 8.295      ;
; 4.760 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.628      ;
; 4.760 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.628      ;
; 4.769 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.442     ; 8.252      ;
; 4.770 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.442     ; 8.251      ;
; 4.770 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.441     ; 8.252      ;
; 4.773 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.441     ; 8.249      ;
; 4.775 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.612      ;
; 4.775 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.612      ;
; 4.778 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.441     ; 8.244      ;
; 4.780 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.098     ; 8.585      ;
; 4.815 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.574      ;
; 4.906 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.482      ;
; 4.906 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.482      ;
; 4.919 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.471      ;
; 4.926 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.464      ;
; 4.934 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.456      ;
; 4.936 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.454      ;
; 4.954 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.108     ; 8.401      ;
; 4.979 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.442     ; 8.042      ;
; 4.980 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.103     ; 8.380      ;
; 4.981 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.100     ; 8.382      ;
; 4.981 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.100     ; 8.382      ;
; 5.003 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 8.046      ;
; 5.008 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.381      ;
; 5.009 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.103     ; 8.351      ;
; 5.015 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.369      ;
; 5.023 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.416     ; 8.024      ;
; 5.031 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.GREEN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.108     ; 8.324      ;
; 5.032 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.108     ; 8.323      ;
; 5.035 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.CYAN                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.108     ; 8.320      ;
; 5.044 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.340      ;
; 5.046 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.448     ; 7.969      ;
; 5.054 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[213] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.416     ; 7.993      ;
; 5.055 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.416     ; 7.992      ;
; 5.061 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.440     ; 7.962      ;
; 5.062 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.440     ; 7.961      ;
; 5.062 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.439     ; 7.962      ;
; 5.065 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.439     ; 7.959      ;
; 5.066 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.RED                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.108     ; 8.289      ;
; 5.068 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.321      ;
; 5.069 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.327      ;
; 5.070 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.320      ;
; 5.070 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.439     ; 7.954      ;
; 5.076 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.313      ;
; 5.077 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.312      ;
; 5.077 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.448     ; 7.938      ;
; 5.080 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.309      ;
; 5.083 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[19]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.100     ; 8.280      ;
; 5.090 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.300      ;
; 5.111 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.278      ;
; 5.115 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.424     ; 7.924      ;
; 5.116 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.424     ; 7.923      ;
; 5.116 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.423     ; 7.924      ;
; 5.118 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.269      ;
; 5.119 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.266      ;
; 5.119 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.423     ; 7.921      ;
; 5.124 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a5~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.423     ; 7.916      ;
; 5.133 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[162] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 7.916      ;
; 5.134 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.251      ;
; 5.144 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[0]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.099     ; 8.220      ;
; 5.145 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.242      ;
; 5.145 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.242      ;
; 5.148 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.237      ;
; 5.163 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.222      ;
; 5.164 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.232      ;
; 5.180 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.210      ;
; 5.181 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.209      ;
; 5.184 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.206      ;
; 5.187 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[20]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.442     ; 7.834      ;
; 5.191 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[17]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.442     ; 7.830      ;
; 5.192 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[6]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.442     ; 7.829      ;
; 5.195 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.415     ; 7.853      ;
; 5.195 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.195      ;
; 5.195 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.445     ; 7.823      ;
; 5.196 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.194      ;
; 5.199 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.191      ;
; 5.203 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[76]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.418     ; 7.842      ;
; 5.203 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.187      ;
; 5.209 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.067     ; 8.187      ;
; 5.215 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.175      ;
; 5.222 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.166      ;
; 5.223 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[7]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.445     ; 7.795      ;
; 5.225 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[11]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.445     ; 7.793      ;
; 5.230 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 8.160      ;
; 5.231 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.156      ;
; 5.231 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.076     ; 8.156      ;
; 5.237 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.151      ;
; 5.238 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[42]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.414     ; 7.811      ;
; 5.244 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[7]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.415     ; 7.804      ;
; 5.251 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 8.146      ;
; 5.251 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 8.146      ;
; 5.261 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 8.128      ;
; 5.268 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 8.116      ;
; 5.270 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 8.115      ;
; 5.271 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.440     ; 7.752      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.400 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                        ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; hdmi_tx:u_tx|request_reg                                                                         ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                            ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                      ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                         ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                              ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                              ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                               ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                               ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                              ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                            ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                             ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                        ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fs_timing_reg                                                                                    ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                               ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                               ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                               ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                          ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                          ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|hsync_reg                                                                    ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|vsync_reg                                                                    ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; video_syncgen:u_vga|vblank_reg                                                                   ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                          ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RED                                                                ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.GREEN                                                              ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.CYAN                                                               ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.MAGENTA                                                            ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.FULLWHITE                                                          ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.BLUE                                                               ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.WHITE                                                              ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                          ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                               ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                               ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|y_enable_reg                                                                 ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|vec_y_reg                                                                    ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.WHITELAMP                                                          ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                          ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.GRAY                                                               ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                         ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.BLUELAMP                                                           ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                          ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.GREENLAMP                                                          ; video_syncgen:u_vga|areastate.GREENLAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                          ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|request_reg                                                                  ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; logo_overlay:u_logo|x_enable_reg                                                                 ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; video_syncgen:u_vga|hblank_reg                                                                   ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                           ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; melodychime:u_chime|tempo_led_reg                                                                ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; ms_counter_reg[0]                                                                                ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.421 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.069      ;
; 0.429 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.077      ;
; 0.431 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.079      ;
; 0.449 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[2]                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.461 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5] ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.109      ;
; 0.462 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[112]                           ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[22]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.731      ;
; 0.462 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[0]                         ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_sb_reg[6]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.731      ;
; 0.468 ; hdmi_tx:u_tx|active_reg[7]                                                                       ; hdmi_tx:u_tx|active_reg[6]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[2]                                                                       ; hdmi_tx:u_tx|active_reg[1]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[12]                                                                      ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[15]                                                                      ; hdmi_tx:u_tx|active_reg[14]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[53]                                                                      ; hdmi_tx:u_tx|active_reg[52]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[5]                                                                       ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[8]                                                                       ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[11]                                                                      ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[13]                                                                      ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[18]                                                                      ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[28]                                                                      ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[29]                                                                      ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[33]                                                                      ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[38]                                                                      ; hdmi_tx:u_tx|active_reg[37]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[44]                                                                      ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[46]                                                                      ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.492 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.761      ;
; 0.578 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 0.956      ;
; 0.578 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 0.955      ;
; 0.580 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 0.958      ;
; 0.581 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 0.958      ;
; 0.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.868      ;
; 0.612 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.881      ;
; 0.613 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.882      ;
; 0.619 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.888      ;
; 0.619 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.888      ;
; 0.626 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.894      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.909      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.909      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.910      ;
; 0.651 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.920      ;
; 0.653 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.922      ;
; 0.661 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.038      ;
; 0.664 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.933      ;
; 0.686 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.955      ;
; 0.686 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.955      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.162      ; 1.063      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.958      ;
; 0.689 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.958      ;
; 0.706 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.084      ;
; 0.707 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.085      ;
; 0.731 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.108      ;
; 0.738 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.115      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.116      ;
; 0.746 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.123      ;
; 0.757 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.026      ;
; 0.759 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.028      ;
; 0.759 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.028      ;
; 0.767 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.036      ;
; 0.768 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.037      ;
; 0.768 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.037      ;
; 0.769 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.038      ;
; 0.769 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.038      ;
; 0.772 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.149      ;
; 0.774 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.152      ;
; 0.783 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.161      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.162      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.161      ;
; 0.786 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.163      ;
; 0.786 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.164      ;
; 0.786 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.164      ;
; 0.788 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.165      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.167      ;
; 0.792 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.170      ;
; 0.796 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.174      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.191      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.191      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.191      ;
; 0.813 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.082      ;
; 0.814 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.192      ;
; 0.823 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.200      ;
; 0.823 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.091      ;
; 0.846 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.116      ;
; 0.847 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.116      ;
; 0.852 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.121      ;
; 0.859 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.128      ;
; 0.860 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.129      ;
; 0.895 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.023      ;
; 0.911 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.179      ;
; 0.917 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.185      ;
; 0.917 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.185      ;
; 0.930 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.202      ;
; 0.937 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.205      ;
; 0.938 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.206      ;
; 0.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.230      ;
; 0.963 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.091      ;
; 0.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.233      ;
; 0.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.233      ;
; 0.965 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.233      ;
; 0.966 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.164      ; 1.344      ;
; 0.980 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.249      ;
; 0.991 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.260      ;
; 0.998 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.126      ;
; 1.004 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.273      ;
; 1.008 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.277      ;
; 1.012 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.281      ;
; 1.027 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.155      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 23.001 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.739 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 9.388 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.162 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.692 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 6.464 ; 0.000         ;
; CLOCK_50                                          ; 9.423 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.643      ;
; 1.753 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.628      ;
; 1.760 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.879      ;
; 1.768 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.873      ;
; 1.774 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.865      ;
; 1.777 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.062     ; 0.792      ;
; 1.795 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.846      ;
; 1.799 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.775      ;
; 1.822 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.048     ; 0.809      ;
; 1.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.740      ;
; 1.837 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.594      ;
; 1.844 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.587      ;
; 1.847 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.584      ;
; 1.854 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.786      ;
; 1.854 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.053     ; 0.583      ;
; 1.854 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.786      ;
; 1.855 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.785      ;
; 1.858 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.781      ;
; 1.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.568      ;
; 1.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.725      ;
; 1.876 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.505      ;
; 1.884 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.760      ;
; 1.888 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.752      ;
; 1.905 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.740      ;
; 1.909 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.663      ;
; 1.929 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.710      ;
; 1.930 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.709      ;
; 1.933 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.706      ;
; 1.933 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.706      ;
; 1.935 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.706      ;
; 1.937 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.704      ;
; 1.938 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.034     ; 0.707      ;
; 1.941 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.700      ;
; 1.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.698      ;
; 1.953 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.642      ;
; 1.953 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.620      ;
; 1.954 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.618      ;
; 1.955 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.617      ;
; 1.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.638      ;
; 1.957 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.638      ;
; 1.958 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.637      ;
; 1.958 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.637      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.634      ;
; 1.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.681      ;
; 1.967 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.628      ;
; 1.968 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.627      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.624      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.623      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.623      ;
; 1.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.622      ;
; 1.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.622      ;
; 1.974 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.621      ;
; 1.974 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.621      ;
; 1.974 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.621      ;
; 1.975 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.668      ;
; 1.976 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.618      ;
; 1.976 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.619      ;
; 1.976 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.619      ;
; 1.978 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.664      ;
; 1.979 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.664      ;
; 1.979 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.663      ;
; 1.986 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.656      ;
; 1.989 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.606      ;
; 1.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.605      ;
; 1.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.652      ;
; 1.997 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.647      ;
; 1.998 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.643      ;
; 1.999 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.642      ;
; 2.001 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.640      ;
; 2.002 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.639      ;
; 2.003 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.638      ;
; 2.003 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.638      ;
; 2.009 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.633      ;
; 2.024 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.571      ;
; 2.027 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.568      ;
; 2.034 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.559      ;
; 2.044 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.599      ;
; 2.045 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.527      ;
; 2.045 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.598      ;
; 2.050 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.592      ;
; 2.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.543      ;
; 2.052 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.543      ;
; 2.054 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.541      ;
; 2.054 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.589      ;
; 2.055 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 0.540      ;
; 2.057 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.587      ;
; 2.071 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.523      ;
; 2.072 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.571      ;
; 2.080 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.562      ;
; 2.102 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.540      ;
; 2.102 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.540      ;
; 2.103 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.539      ;
; 2.104 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.538      ;
; 2.107 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.535      ;
; 2.107 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.535      ;
; 2.108 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.534      ;
; 2.109 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.533      ;
; 2.109 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.533      ;
; 2.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.512      ;
; 2.131 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.511      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 9.388 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.051     ; 4.009      ;
; 9.390 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 4.018      ;
; 9.390 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 4.018      ;
; 9.405 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 4.003      ;
; 9.405 ; video_syncgen:u_vga|hcount[10]                                                                                                                                          ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 4.003      ;
; 9.433 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.975      ;
; 9.433 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.975      ;
; 9.434 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[11]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.061     ; 3.953      ;
; 9.438 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.969      ;
; 9.438 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.969      ;
; 9.448 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.960      ;
; 9.448 ; video_syncgen:u_vga|hcount[6]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.960      ;
; 9.458 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 3.933      ;
; 9.470 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.GREEN                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.061     ; 3.917      ;
; 9.470 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.MAGENTA                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.061     ; 3.917      ;
; 9.473 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.CYAN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.061     ; 3.914      ;
; 9.475 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 3.916      ;
; 9.478 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.932      ;
; 9.492 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|areastate.RED                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.059     ; 3.897      ;
; 9.493 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.054     ; 3.901      ;
; 9.506 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.054     ; 3.888      ;
; 9.506 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.054     ; 3.888      ;
; 9.515 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.894      ;
; 9.520 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.889      ;
; 9.532 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.876      ;
; 9.543 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.235     ; 3.670      ;
; 9.544 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.235     ; 3.669      ;
; 9.548 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.044     ; 3.856      ;
; 9.549 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.233     ; 3.666      ;
; 9.552 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.233     ; 3.663      ;
; 9.554 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[0]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.052     ; 3.842      ;
; 9.556 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.851      ;
; 9.556 ; video_syncgen:u_vga|hcount[2]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.851      ;
; 9.558 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.233     ; 3.657      ;
; 9.564 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.847      ;
; 9.565 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.044     ; 3.839      ;
; 9.567 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[17]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.053     ; 3.828      ;
; 9.567 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.051     ; 3.830      ;
; 9.568 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.840      ;
; 9.568 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.840      ;
; 9.571 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.837      ;
; 9.581 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.830      ;
; 9.583 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.824      ;
; 9.590 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.820      ;
; 9.592 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.818      ;
; 9.607 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.802      ;
; 9.625 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.786      ;
; 9.627 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.790      ;
; 9.627 ; video_syncgen:u_vga|vcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 3.790      ;
; 9.631 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.788      ;
; 9.631 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[8]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.235     ; 3.582      ;
; 9.632 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[3]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.054     ; 3.762      ;
; 9.634 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.771      ;
; 9.642 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[12] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.226     ; 3.580      ;
; 9.645 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.774      ;
; 9.646 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[11]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.762      ;
; 9.650 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[10]                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.240     ; 3.558      ;
; 9.651 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.754      ;
; 9.651 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.754      ;
; 9.651 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[14]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.051     ; 3.746      ;
; 9.654 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.754      ;
; 9.654 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.754      ;
; 9.654 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.755      ;
; 9.654 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.755      ;
; 9.657 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[10]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.753      ;
; 9.657 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.752      ;
; 9.657 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[4]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.057     ; 3.734      ;
; 9.662 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.044     ; 3.742      ;
; 9.668 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.737      ;
; 9.669 ; video_syncgen:u_vga|hcount[1]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[9]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.742      ;
; 9.669 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.739      ;
; 9.670 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a4~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[9]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.240     ; 3.538      ;
; 9.671 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.736      ;
; 9.671 ; video_syncgen:u_vga|hcount[8]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.736      ;
; 9.671 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.738      ;
; 9.671 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.738      ;
; 9.674 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.735      ;
; 9.676 ; video_syncgen:u_vga|hcount[5]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.735      ;
; 9.679 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.044     ; 3.725      ;
; 9.682 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.726      ;
; 9.682 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.726      ;
; 9.685 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|areastate.CYAN                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.723      ;
; 9.686 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.040     ; 3.722      ;
; 9.689 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[3]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.233     ; 3.526      ;
; 9.690 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[19]                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.233     ; 3.525      ;
; 9.693 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[22]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.714      ;
; 9.693 ; video_syncgen:u_vga|hcount[3]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[21]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.714      ;
; 9.693 ; video_syncgen:u_vga|hcount[4]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 3.718      ;
; 9.695 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[2]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.710      ;
; 9.695 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[1]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.231     ; 3.522      ;
; 9.697 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[19]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 3.710      ;
; 9.698 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[0]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.231     ; 3.519      ;
; 9.699 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.720      ;
; 9.704 ; video_syncgen:u_vga|hcount[7]                                                                                                                                           ; video_syncgen:u_vga|areastate.RED                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 3.706      ;
; 9.704 ; logo_overlay:u_logo|logo_pattern_rom:u_rom|altsyncram:altsyncram_component|altsyncram_79c1:auto_generated|ram_block1a0~porta_address_reg0                               ; logo_overlay:u_logo|pix_out_reg[18]                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.231     ; 3.513      ;
; 9.712 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|cb_rgb_reg[5]                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.043     ; 3.693      ;
; 9.712 ; melodychime:u_chime|count10us[0]                                                                                                                                        ; video_syncgen:u_vga|cb_rgb_reg[18]                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.052     ; 3.684      ;
; 9.713 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.706      ;
; 9.715 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|areastate.GREEN                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.694      ;
; 9.715 ; video_syncgen:u_vga|hcount[9]                                                                                                                                           ; video_syncgen:u_vga|areastate.MAGENTA                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 3.694      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                              ; To Node                                                                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.162 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.483      ;
; 0.164 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.485      ;
; 0.167 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.488      ;
; 0.179 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.500      ;
; 0.186 ; video_syncgen:u_vga|areastate.GREEN                                                                                                    ; video_syncgen:u_vga|areastate.GREEN                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.CYAN                                                                                                     ; video_syncgen:u_vga|areastate.CYAN                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                  ; video_syncgen:u_vga|areastate.MAGENTA                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|bch_hb_reg[0]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                  ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[2]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                            ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                               ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg0|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg1|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                    ; melodychime:u_chime|melodychime_sg:u_sg1|sqwave_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[4]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                              ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                  ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                   ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[1]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[2]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                              ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                              ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fs_timing_reg                                                                                                                          ; fs_timing_reg                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|request_reg                                                                                                               ; hdmi_tx:u_tx|request_reg                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[9]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[14]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                ; video_syncgen:u_vga|areastate.WHITELAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND3                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND1                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND6                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND6                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                 ; video_syncgen:u_vga|areastate.BLUELAMP                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND5                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND4                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                ; melodychime:u_chime|melodychime_seq:u_seq|tempocount[0]                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~portb_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; video_syncgen:u_vga|areastate.RED                                                                                                      ; video_syncgen:u_vga|areastate.RED                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                ; video_syncgen:u_vga|areastate.FULLWHITE                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.BLUE                                                                                                     ; video_syncgen:u_vga|areastate.BLUE                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.WHITE                                                                                                    ; video_syncgen:u_vga|areastate.WHITE                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND1                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                               ; video_syncgen:u_vga|areastate.RIGHTBAND3                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                      ; melodychime:u_chime|melodychime_sg:u_sg0|note_reg                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|slot_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                     ; melodychime:u_chime|melodychime_seq:u_seq|play_reg                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                    ; melodychime:u_chime|melodychime_seq:u_seq|start_reg                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[17]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[20]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[18]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[8]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                     ; video_syncgen:u_vga|cb_rgb_reg[12]                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[5]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[4]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[2]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                      ; video_syncgen:u_vga|cb_rgb_reg[6]                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logo_overlay:u_logo|y_enable_reg                                                                                                       ; logo_overlay:u_logo|y_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logo_overlay:u_logo|vec_y_reg                                                                                                          ; logo_overlay:u_logo|vec_y_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND2                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.GRAY                                                                                                     ; video_syncgen:u_vga|areastate.GRAY                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND5                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.GREENLAMP                                                                                                ; video_syncgen:u_vga|areastate.GREENLAMP                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                ; video_syncgen:u_vga|areastate.LEFTBAND4                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|request_reg                                                                                                        ; video_syncgen:u_vga|request_reg                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; logo_overlay:u_logo|x_enable_reg                                                                                                       ; logo_overlay:u_logo|x_enable_reg                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|hsync_reg                                                                                                          ; video_syncgen:u_vga|hsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|vsync_reg                                                                                                          ; video_syncgen:u_vga|vsync_reg                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|vblank_reg                                                                                                         ; video_syncgen:u_vga|vblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; video_syncgen:u_vga|hblank_reg                                                                                                         ; video_syncgen:u_vga|hblank_reg                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.188 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5] ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_08m:auto_generated|altsyncram_0i81:altsyncram2|ram_block3a0~porta_address_reg0        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.191 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                       ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.512      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[7]                                                                                                             ; hdmi_tx:u_tx|active_reg[6]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; melodychime:u_chime|tempo_led_reg                                                                                                      ; melodychime:u_chime|tempo_led_reg                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[2]                                                                                                             ; hdmi_tx:u_tx|active_reg[1]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[12]                                                                                                            ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[15]                                                                                                            ; hdmi_tx:u_tx|active_reg[14]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[18]                                                                                                            ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[28]                                                                                                            ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[29]                                                                                                            ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[33]                                                                                                            ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[38]                                                                                                            ; hdmi_tx:u_tx|active_reg[37]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[41]                                                                                                            ; hdmi_tx:u_tx|active_reg[40]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[46]                                                                                                            ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[47]                                                                                                            ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ms_counter_reg[0]                                                                                                                      ; ms_counter_reg[0]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[5]                                                                                                             ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[8]                                                                                                             ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.206 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.223 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.414      ;
; 0.224 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.415      ;
; 0.225 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.416      ;
; 0.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.417      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.441      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.260 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.382      ;
; 0.262 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.264 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.269 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.391      ;
; 0.269 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.393      ;
; 0.274 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.396      ;
; 0.276 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.398      ;
; 0.281 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.403      ;
; 0.287 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.477      ;
; 0.291 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.482      ;
; 0.291 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.482      ;
; 0.292 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.482      ;
; 0.293 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.485      ;
; 0.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.488      ;
; 0.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.489      ;
; 0.309 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.500      ;
; 0.312 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.503      ;
; 0.312 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.503      ;
; 0.313 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.504      ;
; 0.313 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.504      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.505      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.505      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.505      ;
; 0.314 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.505      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.506      ;
; 0.317 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.508      ;
; 0.318 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.509      ;
; 0.323 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.447      ;
; 0.326 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.447      ;
; 0.328 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.519      ;
; 0.328 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.519      ;
; 0.328 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.449      ;
; 0.328 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.520      ;
; 0.329 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.520      ;
; 0.335 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.526      ;
; 0.346 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.467      ;
; 0.361 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.483      ;
; 0.363 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.484      ;
; 0.376 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.500      ;
; 0.376 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.498      ;
; 0.382 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.504      ;
; 0.383 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.505      ;
; 0.395 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.516      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.461      ;
; 0.404 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.525      ;
; 0.404 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.525      ;
; 0.407 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.088      ; 0.598      ;
; 0.417 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.477      ;
; 0.417 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.539      ;
; 0.420 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.540      ;
; 0.420 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.540      ;
; 0.421 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.544      ;
; 0.424 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.544      ;
; 0.424 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.544      ;
; 0.424 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.544      ;
; 0.427 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.547      ;
; 0.433 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.554      ;
; 0.435 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.557      ;
; 0.438 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.560      ;
; 0.438 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.559      ;
; 0.458 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.578      ;
; 0.460 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.580      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 25.097 ns




+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.474 ; 0.162 ; N/A      ; N/A     ; 0.205               ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.064 ; 0.162 ; N/A      ; N/A     ; 6.444               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.474 ; 0.193 ; N/A      ; N/A     ; 0.205               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; RESET_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW_CD_N    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[0]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[1]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[2]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[3]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[4]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[5]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[6]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[8]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[16]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[17]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[18]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[19]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[20]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[21]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[22]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[23]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[24]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[25]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[26]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[27]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[7]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[9]       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[10]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[11]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[12]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[13]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[14]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D[15]      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_ASDO     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SD_DAT3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_PWR_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRCLK_OUT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_CKE       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CAS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; USER_LED[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDR_DQ[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; RESERVED_GND1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 46494    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 103      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 46494    ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; 103      ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; Target                                            ; Clock                                             ; Type      ; Status      ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+
; CLOCK_50                                          ; CLOCK_50                                          ; Base      ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+---------------------------------------------------+---------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; D[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Tue Jan 17 02:04:33 2023
Info: Command: quartus_sta air_hdmi -c air_hdmi_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity hdmi_tx_audiopacket_submodule
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcm_fs_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcmdata_reg[*]}]
    Info (332165): Entity video_syncgen
        Info (332166): set_false_path -to [get_registers {*video_syncgen:*|scan_in_reg}]
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *video_syncgen:*|scan_in_reg could not be matched with a register File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is an empty collection File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/DEVELOP/Quartus/22.1LE/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[0]} {u_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {u_pll|altpll_component|auto_generated|pll1|clk[1]} {u_pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at peridot_air.sdc(22): u0|altpll_component|auto_generated|pll1|clk[0] could not be matched with a node File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 22
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(33): Argument -source is an empty collection File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 33
    Info (332050): create_generated_clock -name sdrclk_out_clock -source $sdrclk_nodes File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 33
Warning (332174): Ignored filter at peridot_air.sdc(34): sdrclk_out_clock could not be matched with a clock File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 34
Warning (332049): Ignored set_output_delay at peridot_air.sdc(34): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 34
    Info (332050): set_output_delay -clock sdrclk_out_clock 0 $sdrclk_ports File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 34
Warning (332049): Ignored create_generated_clock at peridot_air.sdc(36): Argument -source is an empty collection File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 36
    Info (332050): create_generated_clock -name sdram_clock -offset $sdrclk_iodelay -source $sdrclk_nodes File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 36
Warning (332174): Ignored filter at peridot_air.sdc(37): sdram_clock could not be matched with a clock File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(37): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 37
    Info (332050): set_output_delay -clock sdram_clock -max $sdram_tsu [get_ports SDR_*] File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 37
Warning (332049): Ignored set_output_delay at peridot_air.sdc(38): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 38
    Info (332050): set_output_delay -clock sdram_clock -min $sdram_th [get_ports SDR_*] File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 38
Warning (332049): Ignored set_input_delay at peridot_air.sdc(39): Argument -clock is not an object ID File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 39
    Info (332050): set_input_delay -clock sdram_clock [expr $sdram_tco - $sdrclk_period] [get_ports SDR_DQ\[*\]] File: C:/PROJECT/temp/hdmi_tx/example/ubshield_hdmi/peridot_air.sdc Line: 39
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.474
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.474               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.064               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.464               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.446               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.858               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 22.771 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.606
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.606               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.695               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.416               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.444               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.855               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 23.001 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.739
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.739               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.388               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 u_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.464               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 25.097 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4808 megabytes
    Info: Processing ended: Tue Jan 17 02:04:36 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


