<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="@W [RTGEN-101] Port 'currentIteration' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T23:59:05.639-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'fullOut' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T23:59:05.634-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'cmdOut_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T23:59:05.630-0700" type="Warning"/>
        <logs message="@W [RTGEN-101] Port 'priorityOut_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T23:59:05.626-0700" type="Warning"/>
        <logs message="@W [SCHED-35] Protocol 'P1' contains conflicting I/O accesses:&#xA;   'store' operation (CAV_MidtermPriorityQueue_Verilog_Runner/source/priorityQueueMidterm_Verilog_Runner.cpp:91) of variable 'localFull' on local variable 'localFull' and 'load' operation ('localFull_load_1', CAV_MidtermPriorityQueue_Verilog_Runner/source/priorityQueueMidterm_Verilog_Runner.cpp:85) on local variable 'localFull' occur in the same clock cycle." projectName="CAV_MidtermPriorityQueue_Verilog_Runner" solutionName="solution1" date="2015-12-05T23:59:05.582-0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
