Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  3 17:00:46 2024
| Host         : LAPTOP-QDR62OIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mb_usb_hdmi_top_timing_summary_routed.rpt -pb mb_usb_hdmi_top_timing_summary_routed.pb -rpx mb_usb_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_usb_hdmi_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree      1           
TIMING-6   Critical Warning  No common primary clock between related clocks          2           
TIMING-7   Critical Warning  No common node between related clocks                   2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin               1           
DPIR-1     Warning           Asynchronous driver check                               3           
LUTAR-1    Warning           LUT drives async reset alert                            4           
TIMING-9   Warning           Unknown CDC Logic                                       1           
TIMING-16  Warning           Large setup violation                                   75          
TIMING-18  Warning           Missing input or output delay                           9           
TIMING-20  Warning           Non-clocked latch                                       286         
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory          Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11415)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (286)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11415)
----------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][0]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][11]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][12]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][13]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][14]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][15]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][16]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][17]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][18]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][20]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][21]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][22]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][23]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][24]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][25]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][26]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][27]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][28]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][29]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][2]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][30]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][31]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][3]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][4]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][5]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][6]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][7]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][8]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][9]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][0]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][10]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][11]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][12]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][13]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][14]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][15]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][16]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][17]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][18]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][19]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][1]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][20]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][21]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][22]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][23]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][24]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][26]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][27]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][28]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][29]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][2]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][30]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][31]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][3]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][4]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][5]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][6]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][7]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][8]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]/Q (HIGH)

 There are 159 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep/Q (HIGH)

 There are 177 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0/Q (HIGH)

 There are 177 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q (HIGH)

 There are 79 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]_rep/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[2]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[3]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[4]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[6]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[7]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[8]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/hc_reg[9]/Q (HIGH)

 There are 261 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[1]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[2]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[3]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[6]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[7]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[8]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (286)
--------------------------------------------------
 There are 286 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.152     -136.054                     79                15622        0.016        0.000                      0                15622        3.000        0.000                       0                  5506  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
clk_100                                                    {0.000 5.000}        10.000          100.000         
  clk_out1_mb_usb_clk_wiz_1_0_1                            {0.000 5.000}        10.000          100.000         
  clkfbout_mb_usb_clk_wiz_1_0_1                            {0.000 5.000}        10.000          100.000         
mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1                                     {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0_1                                     {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1                                     {0.000 5.000}        10.000          100.000         
mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK     {0.000 16.666}       33.333          30.000          
mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE   {0.000 16.666}       33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100                                                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_mb_usb_clk_wiz_1_0_1                                  0.661        0.000                      0                14842        0.016        0.000                      0                14842        3.750        0.000                       0                  4940  
  clkfbout_mb_usb_clk_wiz_1_0_1                                                                                                                                                                              7.845        0.000                       0                     3  
mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                           7.052        0.000                      0                  274        0.167        0.000                      0                  274       19.020        0.000                       0                   219  
  clk_out2_clk_wiz_0_1                                           0.864        0.000                      0                  120        0.164        0.000                      0                  120        3.500        0.000                       0                    64  
  clkfbout_clk_wiz_0_1                                                                                                                                                                                       7.845        0.000                       0                     3  
mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          13.666        0.000                      0                  222        0.122        0.000                      0                  222       15.686        0.000                       0                   234  
mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE        12.228        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_mb_usb_clk_wiz_1_0_1  clk_out1_clk_wiz_0_1                -0.291       -0.483                      4                   32        0.451        0.000                      0                   32  
clk_out1_mb_usb_clk_wiz_1_0_1  clk_out2_clk_wiz_0_1                -3.152     -135.571                     75                   75        0.131        0.000                      0                   75  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out1_mb_usb_clk_wiz_1_0_1  clk_out1_clk_wiz_0_1                 2.920        0.000                      0                   67        1.140        0.000                      0                   67  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                From Clock                                                To Clock                                                
----------                                                ----------                                                --------                                                
(none)                                                                                                              clk_out1_mb_usb_clk_wiz_1_0_1                             
(none)                                                    clk_out1_mb_usb_clk_wiz_1_0_1                             clk_out1_mb_usb_clk_wiz_1_0_1                             
(none)                                                    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_mb_usb_clk_wiz_1_0_1                             
(none)                                                    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_mb_usb_clk_wiz_1_0_1                             
(none)                                                                                                              mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                    clk_out1_mb_usb_clk_wiz_1_0_1                             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                              mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                    clk_out1_mb_usb_clk_wiz_1_0_1                             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_clk_wiz_0_1                                          
(none)                         clk_out1_mb_usb_clk_wiz_1_0_1                                 
(none)                         clk_out2_clk_wiz_0_1                                          
(none)                         clkfbout_clk_wiz_0_1                                          
(none)                         clkfbout_mb_usb_clk_wiz_1_0_1                                 
(none)                                                        clk_out1_clk_wiz_0_1           
(none)                                                        clk_out1_mb_usb_clk_wiz_1_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100
  To Clock:  clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_usb_clk_wiz_1_0_1
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[13][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 0.518ns (5.692%)  route 8.583ns (94.308%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.583     8.128    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X38Y64         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[13][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.430     8.418    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X38Y64         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[13][31]/C
                         clock pessimism              0.489     8.908    
                         clock uncertainty           -0.074     8.834    
    SLICE_X38Y64         FDRE (Setup_fdre_C_D)       -0.045     8.789    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[13][31]
  -------------------------------------------------------------------
                         required time                          8.789    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 0.518ns (5.693%)  route 8.580ns (94.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 8.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.580     8.125    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X32Y68         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.425     8.413    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X32Y68         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][31]/C
                         clock pessimism              0.561     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X32Y68         FDRE (Setup_fdre_C_D)       -0.043     8.857    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[53][31]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.912ns  (logic 0.518ns (5.812%)  route 8.394ns (94.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.394     7.939    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X39Y64         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.430     8.418    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X39Y64         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][31]/C
                         clock pessimism              0.489     8.908    
                         clock uncertainty           -0.074     8.834    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)       -0.058     8.776    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[2][31]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -7.939    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[49][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.971ns  (logic 0.518ns (5.774%)  route 8.453ns (94.226%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.453     7.998    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X29Y70         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[49][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.426     8.414    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X29Y70         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[49][31]/C
                         clock pessimism              0.561     8.975    
                         clock uncertainty           -0.074     8.901    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.061     8.840    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[49][31]
  -------------------------------------------------------------------
                         required time                          8.840    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[55][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.945ns  (logic 0.518ns (5.791%)  route 8.427ns (94.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 8.412 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.427     7.972    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X32Y69         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[55][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.424     8.412    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X32Y69         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[55][31]/C
                         clock pessimism              0.561     8.973    
                         clock uncertainty           -0.074     8.899    
    SLICE_X32Y69         FDRE (Setup_fdre_C_D)       -0.047     8.852    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[55][31]
  -------------------------------------------------------------------
                         required time                          8.852    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[59][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 0.518ns (5.814%)  route 8.391ns (94.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 8.413 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.391     7.936    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X33Y68         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[59][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.425     8.413    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X33Y68         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[59][31]/C
                         clock pessimism              0.561     8.974    
                         clock uncertainty           -0.074     8.900    
    SLICE_X33Y68         FDRE (Setup_fdre_C_D)       -0.043     8.857    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[59][31]
  -------------------------------------------------------------------
                         required time                          8.857    
                         arrival time                          -7.936    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[14][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 0.518ns (5.884%)  route 8.285ns (94.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 8.418 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.285     7.830    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X36Y63         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[14][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.430     8.418    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X36Y63         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[14][31]/C
                         clock pessimism              0.489     8.908    
                         clock uncertainty           -0.074     8.834    
    SLICE_X36Y63         FDRE (Setup_fdre_C_D)       -0.081     8.753    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[14][31]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[4][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 0.518ns (6.012%)  route 8.099ns (93.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.099     7.644    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X36Y62         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.431     8.419    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X36Y62         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[4][31]/C
                         clock pessimism              0.489     8.909    
                         clock uncertainty           -0.074     8.835    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)       -0.040     8.795    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[4][31]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -7.644    
  -------------------------------------------------------------------
                         slack                                  1.151    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[6][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 0.518ns (6.014%)  route 8.096ns (93.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns = ( 8.419 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.096     7.641    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X37Y62         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.431     8.419    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X37Y62         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[6][31]/C
                         clock pessimism              0.489     8.909    
                         clock uncertainty           -0.074     8.835    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)       -0.040     8.795    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[6][31]
  -------------------------------------------------------------------
                         required time                          8.795    
                         arrival time                          -7.641    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[11][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@10.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 0.518ns (6.021%)  route 8.085ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns = ( 8.420 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X8Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[31]/Q
                         net (fo=80, routed)          8.085     7.630    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[31]
    SLICE_X40Y63         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[11][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.311 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.898    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.432     8.420    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X40Y63         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[11][31]/C
                         clock pessimism              0.489     8.910    
                         clock uncertainty           -0.074     8.836    
    SLICE_X40Y63         FDRE (Setup_fdre_C_D)       -0.040     8.796    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[11][31]
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -7.630    
  -------------------------------------------------------------------
                         slack                                  1.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.055%)  route 0.193ns (50.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.562    -0.637    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X32Y50         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/Size_17to32.imm_Reg_reg[15]/Q
                         net (fo=1, routed)           0.193    -0.303    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Q[0]
    SLICE_X32Y49         LUT5 (Prop_lut5_I2_O)        0.045    -0.258 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Using_FPGA.Native_i_1__41/O
                         net (fo=1, routed)           0.000    -0.258    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/D_16
    SLICE_X32Y49         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.833    -0.874    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X32Y49         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                         clock pessimism              0.508    -0.366    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.092    -0.274    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.269%)  route 0.216ns (53.731%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.560    -0.639    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X35Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I/Q
                         net (fo=2, routed)           0.216    -0.282    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/loadReg_DBus_32[9]
    SLICE_X36Y38         LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[9]
    SLICE_X36Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.830    -0.877    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[9]/C
                         clock pessimism              0.503    -0.374    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.107    -0.267    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.213ns (50.562%)  route 0.208ns (49.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.560    -0.639    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X34Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I/Q
                         net (fo=2, routed)           0.208    -0.267    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/loadReg_DBus_32[8]
    SLICE_X36Y38         LUT3 (Prop_lut3_I2_O)        0.049    -0.218 r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[8]
    SLICE_X36Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.830    -0.877    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]/C
                         clock pessimism              0.503    -0.374    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.107    -0.267    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.879%)  route 0.241ns (63.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.563    -0.636    mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y43         FDRE                                         r  mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.495 r  mb_block/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.241    -0.254    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[13]
    SLICE_X36Y45         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.832    -0.875    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X36Y45         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.066    -0.306    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[18]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.831%)  route 0.248ns (57.169%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.562    -0.637    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X37Y42         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.496 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[8]/Q
                         net (fo=81, routed)          0.248    -0.248    mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[8]
    SLICE_X34Y37         LUT4 (Prop_lut4_I0_O)        0.045    -0.203 r  mb_block/timer_usb_axi/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[23].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000    -0.203    mb_block/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I_0
    SLICE_X34Y37         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.827    -0.880    mb_block/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X34Y37         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I/C
                         clock pessimism              0.503    -0.377    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.120    -0.257    mb_block/timer_usb_axi/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.265%)  route 0.207ns (49.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.560    -0.639    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X34Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y38         FDRE (Prop_fdre_C_Q)         0.164    -0.475 r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/Q
                         net (fo=2, routed)           0.207    -0.268    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/loadReg_DBus_32[0]
    SLICE_X36Y38         LUT3 (Prop_lut3_I0_O)        0.045    -0.223 r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.223    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[0]
    SLICE_X36Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.830    -0.877    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X36Y38         FDRE                                         r  mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism              0.503    -0.374    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.091    -0.283    mb_block/timer_usb_axi/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_block/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.681%)  route 0.243ns (63.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.560    -0.639    mb_block/gpio_usb_keycode/U0/s_axi_aclk
    SLICE_X41Y37         FDRE                                         r  mb_block/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  mb_block/gpio_usb_keycode/U0/ip2bus_data_i_D1_reg[21]/Q
                         net (fo=1, routed)           0.243    -0.255    mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[10]
    SLICE_X34Y40         FDRE                                         r  mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.830    -0.877    mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X34Y40         FDRE                                         r  mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
                         clock pessimism              0.503    -0.374    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.059    -0.315    mb_block/gpio_usb_keycode/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[0][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.520%)  route 0.256ns (64.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.559    -0.640    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X35Y58         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.499 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[30]/Q
                         net (fo=76, routed)          0.256    -0.243    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_wdata[30]
    SLICE_X40Y61         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[0][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.829    -0.878    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X40Y61         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[0][30]/C
                         clock pessimism              0.503    -0.375    
    SLICE_X40Y61         FDRE (Hold_fdre_C_D)         0.071    -0.304    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[0][30]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.664%)  route 0.455ns (76.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.560    -0.639    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X31Y59         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.455    -0.043    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X14Y47         RAMD32                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.837    -0.870    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X14Y47         RAMD32                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
                         clock pessimism              0.508    -0.362    
    SLICE_X14Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.108    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_usb_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.141ns (23.664%)  route 0.455ns (76.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.560    -0.639    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X31Y59         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.498 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]/Q
                         net (fo=195, routed)         0.455    -0.043    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/A2
    SLICE_X14Y47         RAMD32                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.837    -0.870    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/WCLK
    SLICE_X14Y47         RAMD32                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
                         clock pessimism              0.508    -0.362    
    SLICE_X14Y47         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.108    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_usb_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      mb_block/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y52     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y52     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y56     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y52     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y52     mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_usb_clk_wiz_1_0_1
  To Clock:  clkfbout_mb_usb_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_usb_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8    mb_block/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  To Clock:  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.972ns  (logic 11.252ns (34.126%)  route 21.720ns (65.874%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT5=3 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.988    31.918    mb_block/hdmi_text_controller_0/inst/vga/srl[31].srl16_i_1
    SLICE_X13Y27         LUT5 (Prop_lut5_I3_O)        0.118    32.036 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.578    32.614    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_53_n_0
    SLICE_X13Y26         LUT6 (Prop_lut6_I5_O)        0.326    32.940 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           1.584    34.525    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.439    41.439    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.080    41.519    
                         clock uncertainty           -0.101    41.418    
    SLICE_X10Y21         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    41.577    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         41.577    
                         arrival time                         -34.525    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.403ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.619ns  (logic 11.056ns (33.895%)  route 21.563ns (66.105%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT5=3 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.215    25.045    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X61Y69         MUXF8 (Prop_muxf8_S_O)       0.451    25.496 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1204/O
                         net (fo=1, routed)           1.044    26.541    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1204_n_0
    SLICE_X55Y63         LUT6 (Prop_lut6_I1_O)        0.316    26.857 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_599/O
                         net (fo=1, routed)           0.975    27.832    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_599_n_0
    SLICE_X47Y56         LUT6 (Prop_lut6_I2_O)        0.124    27.956 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_366/O
                         net (fo=1, routed)           0.734    28.690    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_366_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.124    28.814 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_209/O
                         net (fo=2, routed)           0.893    29.708    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_209_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I1_O)        0.124    29.832 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_98/O
                         net (fo=1, routed)           1.522    31.354    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_98_n_0
    SLICE_X29Y27         LUT5 (Prop_lut5_I2_O)        0.124    31.478 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_29/O
                         net (fo=4, routed)           1.040    32.518    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vc_reg[4]
    SLICE_X11Y25         LUT6 (Prop_lut6_I2_O)        0.124    32.642 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           1.529    34.171    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[10]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.080    41.516    
                         clock uncertainty           -0.101    41.415    
    SLICE_X10Y26         SRL16E (Setup_srl16e_CLK_D)
                                                      0.159    41.574    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         41.574    
                         arrival time                         -34.171    
  -------------------------------------------------------------------
                         slack                                  7.403    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.375ns  (logic 11.056ns (34.150%)  route 21.319ns (65.850%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.648    31.578    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    31.702 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_70/O
                         net (fo=8, routed)           0.748    32.450    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[2]
    SLICE_X12Y24         LUT4 (Prop_lut4_I2_O)        0.124    32.574 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_20/O
                         net (fo=1, routed)           1.353    33.927    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.080    41.516    
                         clock uncertainty           -0.101    41.415    
    SLICE_X10Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    41.385    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         41.385    
                         arrival time                         -33.927    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.365ns  (logic 11.056ns (34.161%)  route 21.309ns (65.839%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT5=3 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.545    31.475    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    31.599 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_41/O
                         net (fo=4, routed)           1.002    32.601    mb_block/hdmi_text_controller_0/inst/vga/srl[16].srl16_i_0
    SLICE_X10Y25         LUT5 (Prop_lut5_I2_O)        0.124    32.725 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           1.192    33.917    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[5]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
                         clock pessimism              0.080    41.516    
                         clock uncertainty           -0.101    41.415    
    SLICE_X10Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.397    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i
  -------------------------------------------------------------------
                         required time                         41.397    
                         arrival time                         -33.917    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.482ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.363ns  (logic 11.056ns (34.163%)  route 21.307ns (65.837%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT5=2 LUT6=8 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.648    31.578    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    31.702 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_70/O
                         net (fo=8, routed)           0.740    32.442    mb_block/hdmi_text_controller_0/inst/vga/srl[32].srl16_i_2
    SLICE_X12Y23         LUT6 (Prop_lut6_I2_O)        0.124    32.566 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           1.349    33.915    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/CLK
                         clock pessimism              0.080    41.516    
                         clock uncertainty           -0.101    41.415    
    SLICE_X10Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.397    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i
  -------------------------------------------------------------------
                         required time                         41.397    
                         arrival time                         -33.915    
  -------------------------------------------------------------------
                         slack                                  7.482    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.359ns  (logic 11.056ns (34.167%)  route 21.303ns (65.833%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.682    31.612    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I2_O)        0.124    31.736 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_55/O
                         net (fo=6, routed)           0.882    32.619    mb_block/hdmi_text_controller_0/inst/vga/srl[24].srl16_i
    SLICE_X11Y21         LUT4 (Prop_lut4_I2_O)        0.124    32.743 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           1.169    33.911    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.439    41.439    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/CLK
                         clock pessimism              0.080    41.519    
                         clock uncertainty           -0.101    41.418    
    SLICE_X10Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.400    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[26].srl16_i
  -------------------------------------------------------------------
                         required time                         41.400    
                         arrival time                         -33.911    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.491ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.352ns  (logic 11.056ns (34.174%)  route 21.296ns (65.826%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT5=2 LUT6=8 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.648    31.578    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    31.702 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_70/O
                         net (fo=8, routed)           0.723    32.425    mb_block/hdmi_text_controller_0/inst/vga/srl[32].srl16_i_2
    SLICE_X13Y23         LUT6 (Prop_lut6_I2_O)        0.124    32.549 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_19/O
                         net (fo=1, routed)           1.356    33.905    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.080    41.516    
                         clock uncertainty           -0.101    41.415    
    SLICE_X10Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    41.396    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         41.396    
                         arrival time                         -33.905    
  -------------------------------------------------------------------
                         slack                                  7.491    

Slack (MET) :             7.506ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.313ns  (logic 11.056ns (34.215%)  route 21.257ns (65.785%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT5=2 LUT6=8 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.727    31.657    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.124    31.781 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_30/O
                         net (fo=5, routed)           0.766    32.548    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_103
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.124    32.672 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           1.194    33.865    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.080    41.516    
                         clock uncertainty           -0.101    41.415    
    SLICE_X10Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    41.371    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.371    
                         arrival time                         -33.865    
  -------------------------------------------------------------------
                         slack                                  7.506    

Slack (MET) :             7.531ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.304ns  (logic 11.056ns (34.225%)  route 21.248ns (65.776%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT5=3 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.727    31.657    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.124    31.781 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_30/O
                         net (fo=5, routed)           0.723    32.504    mb_block/hdmi_text_controller_0/inst/vga/srl[29].srl16_i
    SLICE_X11Y23         LUT5 (Prop_lut5_I3_O)        0.124    32.628 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           1.229    33.857    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.439    41.439    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.080    41.519    
                         clock uncertainty           -0.101    41.418    
    SLICE_X10Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    41.388    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.388    
                         arrival time                         -33.857    
  -------------------------------------------------------------------
                         slack                                  7.531    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        32.224ns  (logic 11.056ns (34.310%)  route 21.168ns (65.690%))
  Logic Levels:           32  (CARRY4=16 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.552     1.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDCE (Prop_fdce_C_Q)         0.518     2.070 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[1]/Q
                         net (fo=99, routed)          0.850     2.921    mb_block/hdmi_text_controller_0/inst/vga/drawX[1]
    SLICE_X31Y16         LUT2 (Prop_lut2_I1_O)        0.124     3.045 f  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0/O
                         net (fo=10, routed)          1.215     4.260    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20__0_n_0
    SLICE_X33Y24         LUT6 (Prop_lut6_I0_O)        0.124     4.384 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20/O
                         net (fo=89, routed)          1.063     5.447    mb_block/hdmi_text_controller_0/inst/vga/read_addr_press0_i_20_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I1_O)        0.150     5.597 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673/O
                         net (fo=24, routed)          0.737     6.334    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7673_n_0
    SLICE_X34Y14         LUT6 (Prop_lut6_I0_O)        0.326     6.660 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538/O
                         net (fo=1, routed)           0.000     6.660    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11538_n_0
    SLICE_X34Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.173 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407/CO[3]
                         net (fo=1, routed)           0.000     7.173    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11407_n_0
    SLICE_X34Y15         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.402 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11273/CO[2]
                         net (fo=2, routed)           0.639     8.040    mb_block/hdmi_text_controller_0/inst_n_139
    SLICE_X36Y16         LUT2 (Prop_lut2_I0_O)        0.310     8.350 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11276/O
                         net (fo=1, routed)           0.000     8.350    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11137[1]
    SLICE_X36Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.900 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139/CO[3]
                         net (fo=1, routed)           0.000     8.900    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11139_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.014 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938/CO[3]
                         net (fo=1, routed)           0.000     9.014    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9938_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.285 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9936/CO[0]
                         net (fo=2, routed)           0.876    10.161    mb_block/hdmi_text_controller_0/inst/vga_n_283
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.373    10.534 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi_i_7653/O
                         net (fo=2, routed)           0.493    11.027    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_1[2]
    SLICE_X35Y21         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886/CO[3]
                         net (fo=1, routed)           0.000    11.425    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4886_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.539 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417/CO[3]
                         net (fo=1, routed)           0.000    11.539    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2417_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106/CO[3]
                         net (fo=1, routed)           0.000    11.653    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1106_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.987 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2408/O[1]
                         net (fo=6, routed)           1.050    13.037    mb_block/hdmi_text_controller_0/inst_n_33
    SLICE_X36Y27         LUT2 (Prop_lut2_I0_O)        0.303    13.340 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168/O
                         net (fo=1, routed)           0.000    13.340    mb_block/hdmi_text_controller_0/vga_to_hdmi_i_11168_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.890 r  mb_block/hdmi_text_controller_0/vga_to_hdmi_i_9967/CO[3]
                         net (fo=1, routed)           0.000    13.890    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11292_0[0]
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.118 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687/CO[2]
                         net (fo=24, routed)          0.400    14.518    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_7687_n_1
    SLICE_X40Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.781    15.299 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907/CO[2]
                         net (fo=4, routed)           0.510    15.810    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4907_n_1
    SLICE_X42Y28         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.797    16.607 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431/CO[2]
                         net (fo=4, routed)           0.666    17.273    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2431_n_1
    SLICE_X39Y32         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.784    18.057 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109/O[1]
                         net (fo=3, routed)           0.744    18.801    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1109_n_6
    SLICE_X38Y34         LUT3 (Prop_lut3_I0_O)        0.303    19.104 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429/O
                         net (fo=1, routed)           0.000    19.104    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_2429_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    19.596 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107/CO[1]
                         net (fo=7, routed)           0.659    20.255    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1107_n_2
    SLICE_X39Y26         LUT5 (Prop_lut5_I1_O)        0.332    20.587 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_1098/O
                         net (fo=1, routed)           0.707    21.294    mb_block/hdmi_text_controller_0/inst/vga/frame/color_instance/C[2]
    SLICE_X40Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    21.831 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_546/O[2]
                         net (fo=128, routed)         3.374    25.204    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_206_0[2]
    SLICE_X62Y68         MUXF8 (Prop_muxf8_S_O)       0.451    25.655 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232/O
                         net (fo=1, routed)           1.056    26.712    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1232_n_0
    SLICE_X53Y64         LUT6 (Prop_lut6_I1_O)        0.316    27.028 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616/O
                         net (fo=1, routed)           0.845    27.873    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_616_n_0
    SLICE_X48Y53         LUT6 (Prop_lut6_I2_O)        0.124    27.997 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373/O
                         net (fo=1, routed)           0.783    28.781    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_373_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I4_O)        0.124    28.905 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211/O
                         net (fo=2, routed)           0.902    29.806    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_211_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I2_O)        0.124    29.930 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           1.648    31.578    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.124    31.702 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_70/O
                         net (fo=8, routed)           0.800    32.502    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/hc_reg[2]
    SLICE_X12Y23         LUT4 (Prop_lut4_I2_O)        0.124    32.626 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           1.151    33.777    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.080    41.516    
                         clock uncertainty           -0.101    41.415    
    SLICE_X10Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    41.371    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.371    
                         arrival time                         -33.777    
  -------------------------------------------------------------------
                         slack                                  7.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.932%)  route 0.110ns (37.068%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.584     0.584    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X5Y20          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[6]/Q
                         net (fo=1, routed)           0.110     0.834    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[6]
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.045     0.879 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.879    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[6]_i_1__0_n_0
    SLICE_X3Y20          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.855     0.855    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y20          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]/C
                         clock pessimism             -0.234     0.621    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.092     0.713    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.740%)  route 0.115ns (38.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.584     0.584    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y20          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.115     0.840    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[4]
    SLICE_X1Y20          LUT4 (Prop_lut4_I2_O)        0.045     0.885 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.885    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[4]_i_1__0_n_0
    SLICE_X1Y20          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.855     0.855    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X1Y20          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]/C
                         clock pessimism             -0.234     0.621    
    SLICE_X1Y20          FDCE (Hold_fdce_C_D)         0.092     0.713    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.855%)  route 0.101ns (35.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.582     0.582    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y24          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.101     0.823    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[4]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.045     0.868 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.868    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout[4]_i_1__1_n_0
    SLICE_X0Y23          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.851     0.851    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism             -0.255     0.596    
    SLICE_X0Y23          FDCE (Hold_fdce_C_D)         0.092     0.688    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.250%)  route 0.133ns (41.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.581ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.581     0.581    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X4Y26          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     0.722 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/n1d_reg[3]/Q
                         net (fo=4, routed)           0.133     0.855    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/n1d[3]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.045     0.900 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.900    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_1
    SLICE_X3Y25          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.850     0.850    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]/C
                         clock pessimism             -0.234     0.616    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.091     0.707    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.209ns (37.049%)  route 0.355ns (62.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.549     0.549    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     0.713 f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[3]/Q
                         net (fo=92, routed)          0.355     1.068    mb_block/hdmi_text_controller_0/inst/vga/drawY[3]
    SLICE_X37Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.113 r  mb_block/hdmi_text_controller_0/inst/vga/vc[9]_i_2/O
                         net (fo=1, routed)           0.000     1.113    mb_block/hdmi_text_controller_0/inst/vga/vc[9]_i_2_n_0
    SLICE_X37Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.819     0.819    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X37Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.092     0.906    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.557     0.557    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X8Y20          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164     0.721 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d_reg[1]/Q
                         net (fo=4, routed)           0.105     0.826    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/n1d[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I2_O)        0.045     0.871 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.871    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_1
    SLICE_X9Y20          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.825     0.825    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X9Y20          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X9Y20          FDRE (Hold_fdre_C_D)         0.092     0.662    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.972%)  route 0.159ns (46.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.587     0.587    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y19          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/vde_reg_reg/Q
                         net (fo=46, routed)          0.159     0.886    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/vde_reg
    SLICE_X2Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.931    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt[1]_i_1__0_n_0
    SLICE_X2Y19          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.856     0.856    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X2Y19          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.120     0.721    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.022%)  route 0.158ns (45.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.586     0.586    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X7Y18          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     0.727 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg[1]/Q
                         net (fo=1, routed)           0.158     0.885    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[1]
    SLICE_X1Y18          LUT5 (Prop_lut5_I3_O)        0.045     0.930 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.930    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout[1]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.857     0.857    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/pix_clk
    SLICE_X1Y18          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]/C
                         clock pessimism             -0.234     0.623    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.091     0.714    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encb/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.226ns (65.522%)  route 0.119ns (34.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.584     0.584    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X4Y20          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDRE (Prop_fdre_C_Q)         0.128     0.712 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg[2]/Q
                         net (fo=1, routed)           0.119     0.831    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[2]
    SLICE_X3Y20          LUT5 (Prop_lut5_I2_O)        0.098     0.929 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.929    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout[2]_i_1__0_n_0
    SLICE_X3Y20          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.855     0.855    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/pix_clk
    SLICE_X3Y20          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[2]/C
                         clock pessimism             -0.234     0.621    
    SLICE_X3Y20          FDCE (Hold_fdce_C_D)         0.091     0.712    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.712%)  route 0.136ns (42.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.582     0.582    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y25          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     0.723 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/vdin_q_reg[4]/Q
                         net (fo=6, routed)           0.136     0.859    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/p_0_in2_in
    SLICE_X1Y25          LUT5 (Prop_lut5_I2_O)        0.045     0.904 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.904    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg[5]_i_1__1_n_0
    SLICE_X1Y25          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.850     0.850    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y25          FDRE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]/C
                         clock pessimism             -0.255     0.595    
    SLICE_X1Y25          FDRE (Hold_fdre_C_D)         0.091     0.686    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y20     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y19     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y18     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y17     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y22     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y21     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y24     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X0Y23     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X2Y20      mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[18].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y26     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.090ns (16.761%)  route 5.413ns (83.239%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.862     8.071    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436     9.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/C
                         clock pessimism              0.000     9.436    
                         clock uncertainty           -0.072     9.363    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429     8.934    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.090ns (16.761%)  route 5.413ns (83.239%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.862     8.071    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436     9.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/C
                         clock pessimism              0.000     9.436    
                         clock uncertainty           -0.072     9.363    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429     8.934    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.090ns (16.761%)  route 5.413ns (83.239%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.862     8.071    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436     9.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/C
                         clock pessimism              0.000     9.436    
                         clock uncertainty           -0.072     9.363    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429     8.934    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.090ns (16.761%)  route 5.413ns (83.239%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.862     8.071    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436     9.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/C
                         clock pessimism              0.000     9.436    
                         clock uncertainty           -0.072     9.363    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429     8.934    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.090ns (16.857%)  route 5.376ns (83.143%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.825     8.034    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436     9.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/C
                         clock pessimism              0.000     9.436    
                         clock uncertainty           -0.072     9.363    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429     8.934    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.090ns (16.857%)  route 5.376ns (83.143%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.825     8.034    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436     9.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/C
                         clock pessimism              0.000     9.436    
                         clock uncertainty           -0.072     9.363    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429     8.934    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.090ns (16.857%)  route 5.376ns (83.143%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.825     8.034    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436     9.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]/C
                         clock pessimism              0.000     9.436    
                         clock uncertainty           -0.072     9.363    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429     8.934    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.090ns (16.857%)  route 5.376ns (83.143%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 9.436 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.825     8.034    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436     9.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]/C
                         clock pessimism              0.000     9.436    
                         clock uncertainty           -0.072     9.363    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429     8.934    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]
  -------------------------------------------------------------------
                         required time                          8.934    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.090ns (16.829%)  route 5.387ns (83.171%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.836     8.044    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.446     9.446    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                         clock pessimism              0.080     9.526    
                         clock uncertainty           -0.072     9.454    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429     9.025    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0_1 rise@8.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.090ns (16.829%)  route 5.387ns (83.171%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 9.446 - 8.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.567     1.567    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X41Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.419     1.986 r  mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[3]/Q
                         net (fo=4, routed)           1.392     3.378    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz[3]
    SLICE_X40Y51         LUT6 (Prop_lut6_I1_O)        0.299     3.677 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15/O
                         net (fo=1, routed)           0.602     4.279    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_15_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.403 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9/O
                         net (fo=1, routed)           0.571     4.974    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_9_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4/O
                         net (fo=3, routed)           0.987     6.085    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_4_n_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I1_O)        0.124     6.209 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.836     8.044    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     8.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     9.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     6.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     7.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.446     9.446    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]/C
                         clock pessimism              0.080     9.526    
                         clock uncertainty           -0.072     9.454    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429     9.025    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]
  -------------------------------------------------------------------
                         required time                          9.025    
                         arrival time                          -8.044    
  -------------------------------------------------------------------
                         slack                                  0.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.355ns (66.266%)  route 0.181ns (33.734%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q
                         net (fo=10, routed)          0.180     0.885    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.045 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.045    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.099 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.099    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.830     0.830    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.366ns (66.945%)  route 0.181ns (33.055%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q
                         net (fo=10, routed)          0.180     0.885    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.045 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.045    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.110 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.110    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.830     0.830    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.391ns (68.390%)  route 0.181ns (31.610%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q
                         net (fo=10, routed)          0.180     0.885    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.045 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.045    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.135 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.135    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.830     0.830    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.391ns (68.390%)  route 0.181ns (31.610%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q
                         net (fo=10, routed)          0.180     0.885    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.045 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.045    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.135 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.135    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1_n_4
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.830     0.830    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     0.935    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.135    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.394ns (68.555%)  route 0.181ns (31.445%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q
                         net (fo=10, routed)          0.180     0.885    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.045 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.045    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.138 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.138    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]_i_1_n_7
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.830     0.830    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     0.935    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.405ns (69.146%)  route 0.181ns (30.854%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q
                         net (fo=10, routed)          0.180     0.885    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.045 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.045    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.149 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.149    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]_i_1_n_5
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.830     0.830    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     0.935    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.430ns (70.409%)  route 0.181ns (29.591%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q
                         net (fo=10, routed)          0.180     0.885    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.045 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.045    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.174 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.174    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]_i_1_n_4
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.830     0.830    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     0.935    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.430ns (70.409%)  route 0.181ns (29.591%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/Q
                         net (fo=10, routed)          0.180     0.885    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.045 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.045    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]_i_3_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.084 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.084    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.174 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.174    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[8]_i_1_n_6
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.830     0.830    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]/C
                         clock pessimism              0.000     0.830    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     0.935    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     0.728 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/Q
                         net (fo=4, routed)           0.187     0.915    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[0]
    SLICE_X38Y49         LUT2 (Prop_lut2_I0_O)        0.045     0.960 r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[0]_i_1/O
                         net (fo=1, routed)           0.000     0.960    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[0]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.833     0.833    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.120     0.684    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.291ns (41.481%)  route 0.411ns (58.519%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.562     0.562    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.148     0.710 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[15]/Q
                         net (fo=3, routed)           0.172     0.882    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[15]
    SLICE_X38Y52         LUT6 (Prop_lut6_I3_O)        0.098     0.980 f  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_5/O
                         net (fo=21, routed)          0.238     1.218    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[20]_i_5_n_0
    SLICE_X38Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.263 r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[1]_i_1/O
                         net (fo=1, routed)           0.000     1.263    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz[1]_i_1_n_0
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.833     0.833    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[1]/C
                         clock pessimism              0.000     0.833    
    SLICE_X38Y49         FDRE (Hold_fdre_C_D)         0.121     0.954    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y2    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y20     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y19     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y18     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y17     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y22     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y21     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y24     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X0Y23     mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y49     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y49     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y49     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y49     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X41Y52     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X40Y51     mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.666ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.666ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.766ns (27.989%)  route 1.971ns (72.011%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 19.628 - 16.667 ) 
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.518     3.832 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.955     4.787    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_6
    SLICE_X2Y58          LUT6 (Prop_lut6_I1_O)        0.124     4.911 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.466     5.377    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X2Y58          LUT5 (Prop_lut5_I0_O)        0.124     5.501 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.550     6.051    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    18.031    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    18.122 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    19.628    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.326    19.955    
                         clock uncertainty           -0.035    19.919    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.202    19.717    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.717    
                         arrival time                          -6.051    
  -------------------------------------------------------------------
                         slack                                 13.666    

Slack (MET) :             14.000ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.574ns  (logic 0.707ns (27.471%)  route 1.867ns (72.529%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.821    21.260    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124    21.384 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.856    22.240    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y59          LUT3 (Prop_lut3_I2_O)        0.124    22.364 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.189    22.553    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X6Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.293    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.312    36.605    
                         clock uncertainty           -0.035    36.570    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)       -0.016    36.554    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.554    
                         arrival time                         -22.553    
  -------------------------------------------------------------------
                         slack                                 14.000    

Slack (MET) :             14.095ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.525ns  (logic 0.707ns (28.005%)  route 1.818ns (71.995%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.821    21.260    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124    21.384 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.996    22.380    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y60          LUT3 (Prop_lut3_I1_O)        0.124    22.504 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.504    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X7Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.293    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.312    36.605    
                         clock uncertainty           -0.035    36.570    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)        0.029    36.599    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.599    
                         arrival time                         -22.504    
  -------------------------------------------------------------------
                         slack                                 14.095    

Slack (MET) :             14.113ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.553ns  (logic 0.735ns (28.795%)  route 1.818ns (71.205%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.821    21.260    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124    21.384 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.996    22.380    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y60          LUT4 (Prop_lut4_I2_O)        0.152    22.532 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.532    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X7Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.293    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.312    36.605    
                         clock uncertainty           -0.035    36.570    
    SLICE_X7Y60          FDRE (Setup_fdre_C_D)        0.075    36.645    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.645    
                         arrival time                         -22.532    
  -------------------------------------------------------------------
                         slack                                 14.113    

Slack (MET) :             14.235ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.387ns  (logic 0.707ns (29.625%)  route 1.680ns (70.375%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.821    21.260    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124    21.384 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.858    22.242    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y59          LUT4 (Prop_lut4_I2_O)        0.124    22.366 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.366    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X7Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.293    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.312    36.605    
                         clock uncertainty           -0.035    36.570    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.031    36.601    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.601    
                         arrival time                         -22.366    
  -------------------------------------------------------------------
                         slack                                 14.235    

Slack (MET) :             14.251ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.415ns  (logic 0.735ns (30.441%)  route 1.680ns (69.559%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.821    21.260    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124    21.384 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.858    22.242    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y59          LUT5 (Prop_lut5_I3_O)        0.152    22.394 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.394    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X7Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.293    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.312    36.605    
                         clock uncertainty           -0.035    36.570    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.075    36.645    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.645    
                         arrival time                         -22.394    
  -------------------------------------------------------------------
                         slack                                 14.251    

Slack (MET) :             14.268ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.400ns  (logic 0.707ns (29.464%)  route 1.693ns (70.536%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.821    21.260    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124    21.384 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.871    22.255    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X6Y59          LUT2 (Prop_lut2_I0_O)        0.124    22.379 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.379    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X6Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.293    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.312    36.605    
                         clock uncertainty           -0.035    36.570    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.077    36.647    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.647    
                         arrival time                         -22.379    
  -------------------------------------------------------------------
                         slack                                 14.268    

Slack (MET) :             14.402ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.220ns  (logic 0.707ns (31.854%)  route 1.513ns (68.146%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.960ns = ( 36.293 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.821    21.260    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124    21.384 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.691    22.075    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X7Y59          LUT6 (Prop_lut6_I4_O)        0.124    22.199 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.199    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X7Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.505    36.293    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.312    36.605    
                         clock uncertainty           -0.035    36.570    
    SLICE_X7Y59          FDRE (Setup_fdre_C_D)        0.031    36.601    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.601    
                         arrival time                         -22.199    
  -------------------------------------------------------------------
                         slack                                 14.402    

Slack (MET) :             14.504ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.179ns  (logic 0.707ns (32.440%)  route 1.472ns (67.560%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 36.295 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.819    21.258    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.382 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.653    22.035    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    22.159 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.159    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.295    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.326    36.621    
                         clock uncertainty           -0.035    36.586    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.077    36.663    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.663    
                         arrival time                         -22.159    
  -------------------------------------------------------------------
                         slack                                 14.504    

Slack (MET) :             14.511ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.176ns  (logic 0.707ns (32.485%)  route 1.469ns (67.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns = ( 36.295 - 33.333 ) 
    Source Clock Delay      (SCD):    3.313ns = ( 19.980 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593    18.260    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    18.356 f  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624    19.980    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X3Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.459    20.439 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.819    21.258    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.124    21.382 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.650    22.032    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X2Y59          LUT6 (Prop_lut6_I1_O)        0.124    22.156 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.156    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364    34.697    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.788 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507    36.295    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.326    36.621    
                         clock uncertainty           -0.035    36.586    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)        0.081    36.667    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.667    
                         arrival time                         -22.156    
  -------------------------------------------------------------------
                         slack                                 14.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.351 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.056     1.407    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X5Y57          FDPE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.584    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDPE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.374     1.210    
    SLICE_X5Y57          FDPE (Hold_fdpe_C_D)         0.075     1.285    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.212    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.353 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]/Q
                         net (fo=6, routed)           0.073     1.426    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[4]
    SLICE_X1Y59          LUT6 (Prop_lut6_I1_O)        0.045     1.471 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.471    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[4]
    SLICE_X1Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.586    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C
                         clock pessimism             -0.361     1.225    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.092     1.317    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.128     1.338 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7/Q
                         net (fo=1, routed)           0.059     1.397    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_7_n_0
    SLICE_X4Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.584    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8/C
                         clock pessimism             -0.361     1.223    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.018     1.241    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_8
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.063%)  route 0.075ns (36.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.549ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.128     1.306 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.075     1.381    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X33Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.825     1.549    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.358     1.191    
    SLICE_X33Y62         FDRE (Hold_fdre_C_D)         0.022     1.213    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.356%)  route 0.177ns (55.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.211    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y54          FDPE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDPE (Prop_fdpe_C_Q)         0.141     1.352 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.177     1.529    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X2Y54          SRL16E                                       r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.863     1.587    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y54          SRL16E                                       r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.337     1.250    
    SLICE_X2Y54          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.359    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.705%)  route 0.108ns (36.295%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.212    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.353 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/Q
                         net (fo=5, routed)           0.108     1.461    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]
    SLICE_X1Y59          LUT5 (Prop_lut5_I0_O)        0.048     1.509 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.509    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in[3]
    SLICE_X1Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.586    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C
                         clock pessimism             -0.361     1.225    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.105     1.330    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.991%)  route 0.125ns (47.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.547ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.177    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.125     1.443    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[12]
    SLICE_X34Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.823     1.547    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.337     1.210    
    SLICE_X34Y63         FDRE (Hold_fdre_C_D)         0.052     1.262    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.551ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.124     1.443    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X32Y61         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.827     1.551    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y61         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.356     1.195    
    SLICE_X32Y61         FDRE (Hold_fdre_C_D)         0.066     1.261    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.351 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4/Q
                         net (fo=1, routed)           0.116     1.467    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_4_n_0
    SLICE_X5Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.584    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                         clock pessimism             -0.374     1.210    
    SLICE_X5Y57          FDCE (Hold_fdce_C_D)         0.071     1.281    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.467    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.880%)  route 0.121ns (46.120%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.210ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.590     1.210    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDCE (Prop_fdce_C_Q)         0.141     1.351 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.121     1.472    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0_n_0
    SLICE_X4Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.584    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y57          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                         clock pessimism             -0.374     1.210    
    SLICE_X4Y57          FDCE (Hold_fdce_C_D)         0.075     1.285    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y57    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X4Y57    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X4Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y57    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X4Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y55    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y55    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y55    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.667      15.687     SLICE_X2Y55    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y54    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y55    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y55    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y55    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X2Y55    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.228ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.947ns  (logic 1.090ns (27.614%)  route 2.857ns (72.386%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 36.301 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.878    23.111    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.153    23.264 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.675    23.939    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503    36.301    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.313    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X4Y62          FDCE (Setup_fdce_C_CE)      -0.412    36.167    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.167    
                         arrival time                         -23.939    
  -------------------------------------------------------------------
                         slack                                 12.228    

Slack (MET) :             12.228ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.947ns  (logic 1.090ns (27.614%)  route 2.857ns (72.386%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns = ( 36.301 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.878    23.111    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.153    23.264 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.675    23.939    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503    36.301    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.313    36.614    
                         clock uncertainty           -0.035    36.579    
    SLICE_X4Y62          FDCE (Setup_fdce_C_CE)      -0.412    36.167    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.167    
                         arrival time                         -23.939    
  -------------------------------------------------------------------
                         slack                                 12.228    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.927ns  (logic 1.061ns (27.020%)  route 2.866ns (72.980%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595    22.828    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    22.952 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966    23.919    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.233    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.313    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.205    36.306    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.306    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 12.387    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.927ns  (logic 1.061ns (27.020%)  route 2.866ns (72.980%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595    22.828    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    22.952 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966    23.919    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.233    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.313    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.205    36.306    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.306    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 12.387    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.927ns  (logic 1.061ns (27.020%)  route 2.866ns (72.980%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595    22.828    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    22.952 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966    23.919    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.233    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.313    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.205    36.306    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.306    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 12.387    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.927ns  (logic 1.061ns (27.020%)  route 2.866ns (72.980%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595    22.828    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    22.952 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966    23.919    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.233    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.313    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.205    36.306    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.306    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 12.387    

Slack (MET) :             12.387ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.927ns  (logic 1.061ns (27.020%)  route 2.866ns (72.980%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595    22.828    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    22.952 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966    23.919    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.233    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.313    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X13Y63         FDRE (Setup_fdre_C_CE)      -0.205    36.306    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.306    
                         arrival time                         -23.919    
  -------------------------------------------------------------------
                         slack                                 12.387    

Slack (MET) :             12.410ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.941ns  (logic 1.061ns (26.923%)  route 2.880ns (73.077%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595    22.828    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    22.952 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.981    23.933    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X12Y62         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436    36.234    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X12Y62         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.313    36.547    
                         clock uncertainty           -0.035    36.512    
    SLICE_X12Y62         FDCE (Setup_fdce_C_CE)      -0.169    36.343    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.343    
                         arrival time                         -23.933    
  -------------------------------------------------------------------
                         slack                                 12.410    

Slack (MET) :             12.432ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.919ns  (logic 1.061ns (27.070%)  route 2.858ns (72.930%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns = ( 36.234 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595    22.828    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    22.952 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.959    23.911    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X10Y63         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436    36.234    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y63         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.313    36.547    
                         clock uncertainty           -0.035    36.512    
    SLICE_X10Y63         FDCE (Setup_fdce_C_CE)      -0.169    36.343    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.343    
                         arrival time                         -23.911    
  -------------------------------------------------------------------
                         slack                                 12.432    

Slack (MET) :             12.592ns  (required time - arrival time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.759ns  (logic 1.061ns (28.229%)  route 2.698ns (71.771%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 36.233 - 33.333 ) 
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595    22.828    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124    22.952 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.798    23.751    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X8Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    34.707    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    34.798 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435    36.233    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X8Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.313    36.546    
                         clock uncertainty           -0.035    36.511    
    SLICE_X8Y64          FDCE (Setup_fdce_C_CE)      -0.169    36.342    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.342    
                         arrival time                         -23.751    
  -------------------------------------------------------------------
                         slack                                 12.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.223    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.387 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.175     1.562    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X2Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.607 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.607    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.598    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.375     1.223    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.120     1.343    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.607    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.221    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.362 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.185     1.547    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X4Y58          LUT6 (Prop_lut6_I5_O)        0.045     1.592 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.592    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X4Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.596    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.375     1.221    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.091     1.312    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.223    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.387 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.233     1.620    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X2Y57          LUT3 (Prop_lut3_I2_O)        0.045     1.665 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.665    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.598    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.375     1.223    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.121     1.344    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.561ns  (logic 0.190ns (33.855%)  route 0.371ns (66.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.221ns = ( 17.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590    17.888    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y58          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDCE (Prop_fdce_C_Q)         0.146    18.034 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.297    18.330    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X4Y58          LUT1 (Prop_lut1_I0_O)        0.044    18.374 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.075    18.449    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X5Y58          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X5Y58          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.888    
    SLICE_X5Y58          FDCE (Hold_fdce_C_D)         0.012    17.900    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.900    
                         arrival time                          18.449    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.191ns (34.351%)  route 0.365ns (65.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.241    18.275    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.045    18.320 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.124    18.445    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.338    17.925    
    SLICE_X5Y59          FDRE (Hold_fdre_C_CE)       -0.032    17.893    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.893    
                         arrival time                          18.445    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.191ns (34.351%)  route 0.365ns (65.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.241    18.275    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.045    18.320 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.124    18.445    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.338    17.925    
    SLICE_X5Y59          FDRE (Hold_fdre_C_CE)       -0.032    17.893    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.893    
                         arrival time                          18.445    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.191ns (34.351%)  route 0.365ns (65.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.241    18.275    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.045    18.320 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.124    18.445    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.338    17.925    
    SLICE_X5Y59          FDRE (Hold_fdre_C_CE)       -0.032    17.893    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.893    
                         arrival time                          18.445    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.556ns  (logic 0.191ns (34.351%)  route 0.365ns (65.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.596ns = ( 18.262 - 16.667 ) 
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.241    18.275    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.045    18.320 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.124    18.445    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.338    17.925    
    SLICE_X5Y59          FDRE (Hold_fdre_C_CE)       -0.032    17.893    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.893    
                         arrival time                          18.445    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.114%)  route 0.488ns (71.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 18.264 - 16.667 ) 
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.241    18.275    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.045    18.320 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.248    18.568    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862    18.264    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.359    17.906    
    SLICE_X3Y57          FDRE (Hold_fdre_C_CE)       -0.032    17.874    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.874    
                         arrival time                          18.568    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.679ns  (logic 0.191ns (28.114%)  route 0.488ns (71.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 18.264 - 16.667 ) 
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.241    18.275    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X4Y60          LUT5 (Prop_lut5_I4_O)        0.045    18.320 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.248    18.568    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862    18.264    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.359    17.906    
    SLICE_X3Y57          FDRE (Hold_fdre_C_CE)       -0.032    17.874    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.874    
                         arrival time                          18.568    
  -------------------------------------------------------------------
                         slack                                  0.694    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y7  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X1Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X4Y58    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X4Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X1Y60    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_usb_clk_wiz_1_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            4  Failing Endpoints,  Worst Slack       -0.291ns,  Total Violation       -0.483ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.437ns  (logic 2.358ns (18.959%)  route 10.079ns (81.041%))
  Logic Levels:           10  (BUFG=1 LUT3=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          1.856    37.678    mb_block/hdmi_text_controller_0/inst/frame/color_instance/read_addr_wins__0
    SLICE_X14Y26         LUT6 (Prop_lut6_I5_O)        0.124    37.802 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_185/O
                         net (fo=1, routed)           0.659    38.460    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_185_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I5_O)        0.124    38.584 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_84/O
                         net (fo=2, routed)           0.630    39.214    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_185_0
    SLICE_X12Y25         LUT5 (Prop_lut5_I0_O)        0.124    39.338 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_58/O
                         net (fo=1, routed)           0.774    40.112    mb_block/hdmi_text_controller_0/inst/vga/srl[29].srl16_i_0
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.124    40.236 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           1.229    41.464    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.439    41.439    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.236    41.203    
    SLICE_X10Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    41.173    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.173    
                         arrival time                         -41.464    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.094ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.216ns  (logic 2.358ns (19.303%)  route 9.858ns (80.697%))
  Logic Levels:           10  (BUFG=1 LUT3=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          2.218    38.040    mb_block/hdmi_text_controller_0/inst/vga/read_addr_wins__0
    SLICE_X14Y27         LUT4 (Prop_lut4_I3_O)        0.124    38.164 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238/O
                         net (fo=1, routed)           0.636    38.800    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238_n_0
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    38.924 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111/O
                         net (fo=4, routed)           0.657    39.581    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111_n_0
    SLICE_X14Y27         LUT6 (Prop_lut6_I4_O)        0.124    39.705 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_46/O
                         net (fo=1, routed)           0.608    40.313    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_46_n_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.124    40.437 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.805    41.243    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X10Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.148    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                         -41.243    
  -------------------------------------------------------------------
                         slack                                 -0.094    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.208ns  (logic 2.358ns (19.315%)  route 9.850ns (80.685%))
  Logic Levels:           10  (BUFG=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          2.218    38.040    mb_block/hdmi_text_controller_0/inst/vga/read_addr_wins__0
    SLICE_X14Y27         LUT4 (Prop_lut4_I3_O)        0.124    38.164 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238/O
                         net (fo=1, routed)           0.636    38.800    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238_n_0
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    38.924 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111/O
                         net (fo=4, routed)           0.650    39.574    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111_n_0
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    39.698 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_35/O
                         net (fo=2, routed)           0.814    40.512    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_35_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124    40.636 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.599    41.235    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X10Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    41.181    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -41.235    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.186ns  (logic 2.358ns (19.349%)  route 9.828ns (80.651%))
  Logic Levels:           10  (BUFG=1 LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          2.218    38.040    mb_block/hdmi_text_controller_0/inst/vga/read_addr_wins__0
    SLICE_X14Y27         LUT4 (Prop_lut4_I3_O)        0.124    38.164 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238/O
                         net (fo=1, routed)           0.636    38.800    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238_n_0
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    38.924 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111/O
                         net (fo=4, routed)           0.650    39.574    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111_n_0
    SLICE_X12Y28         LUT2 (Prop_lut2_I1_O)        0.124    39.698 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_35/O
                         net (fo=2, routed)           0.776    40.475    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_35_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.124    40.599 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.615    41.213    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X10Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    41.170    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         41.170    
                         arrival time                         -41.213    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (MET) :             0.041ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.083ns  (logic 2.430ns (20.110%)  route 9.653ns (79.890%))
  Logic Levels:           9  (BUFG=1 LUT3=1 LUT4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        2.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          2.230    38.052    mb_block/hdmi_text_controller_0/inst/frame/color_instance/read_addr_wins__0
    SLICE_X15Y26         LUT6 (Prop_lut6_I0_O)        0.124    38.176 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_151/O
                         net (fo=6, routed)           0.858    39.034    mb_block/hdmi_text_controller_0/inst/vga/srl[35].srl16_i
    SLICE_X12Y21         LUT4 (Prop_lut4_I1_O)        0.116    39.150 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_66/O
                         net (fo=1, routed)           0.434    39.583    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_66_n_0
    SLICE_X11Y21         LUT4 (Prop_lut4_I3_O)        0.328    39.911 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=1, routed)           1.199    41.110    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.439    41.439    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/CLK
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.236    41.203    
    SLICE_X10Y21         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.151    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i
  -------------------------------------------------------------------
                         required time                         41.151    
                         arrival time                         -41.110    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        12.055ns  (logic 2.358ns (19.561%)  route 9.697ns (80.439%))
  Logic Levels:           10  (BUFG=1 LUT3=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          2.218    38.040    mb_block/hdmi_text_controller_0/inst/vga/read_addr_wins__0
    SLICE_X14Y27         LUT4 (Prop_lut4_I3_O)        0.124    38.164 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238/O
                         net (fo=1, routed)           0.636    38.800    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238_n_0
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    38.924 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111/O
                         net (fo=4, routed)           0.592    39.516    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.124    39.640 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_42/O
                         net (fo=1, routed)           0.697    40.337    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_42_n_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I3_O)        0.124    40.461 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.621    41.082    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X10Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.161    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         41.161    
                         arrival time                         -41.082    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        11.997ns  (logic 2.234ns (18.621%)  route 9.763ns (81.379%))
  Logic Levels:           9  (BUFG=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          2.230    38.052    mb_block/hdmi_text_controller_0/inst/frame/color_instance/read_addr_wins__0
    SLICE_X15Y26         LUT6 (Prop_lut6_I0_O)        0.124    38.176 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_151/O
                         net (fo=6, routed)           0.931    39.106    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vc_reg[9]
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.124    39.230 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_86/O
                         net (fo=1, routed)           0.711    39.941    mb_block/hdmi_text_controller_0/inst/vga/srl[33].srl16_i
    SLICE_X11Y22         LUT6 (Prop_lut6_I4_O)        0.124    40.065 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_24/O
                         net (fo=1, routed)           0.959    41.024    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X10Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.148    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[33].srl16_i
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                         -41.024    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.179ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        11.975ns  (logic 2.626ns (21.930%)  route 9.349ns (78.070%))
  Logic Levels:           9  (LUT3=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           1.163    34.843    mb_block/hdmi_text_controller_0/inst/frame/color_instance/winsram/vga_to_hdmi_i_131_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_S_O)       0.516    35.359 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/winsram/vga_to_hdmi_i_258/O
                         net (fo=1, routed)           0.565    35.924    mb_block/hdmi_text_controller_0/inst/frame/color_instance/winsram/vga_to_hdmi_i_258_n_0
    SLICE_X45Y29         LUT6 (Prop_lut6_I1_O)        0.298    36.222 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/winsram/vga_to_hdmi_i_132/O
                         net (fo=11, routed)          1.775    37.997    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data_wins[0]
    SLICE_X15Y26         LUT4 (Prop_lut4_I2_O)        0.124    38.121 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_149/O
                         net (fo=2, routed)           0.636    38.757    mb_block/hdmi_text_controller_0/inst/frame/color_instance/srl[38].srl16_i
    SLICE_X13Y24         LUT6 (Prop_lut6_I5_O)        0.124    38.881 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_74/O
                         net (fo=1, routed)           0.641    39.522    mb_block/hdmi_text_controller_0/inst/vga/srl[38].srl16_i
    SLICE_X13Y23         LUT6 (Prop_lut6_I4_O)        0.124    39.646 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_19/O
                         net (fo=1, routed)           1.356    41.002    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X10Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019    41.181    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -41.002    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        11.947ns  (logic 2.358ns (19.737%)  route 9.589ns (80.263%))
  Logic Levels:           10  (BUFG=1 LUT3=1 LUT4=3 LUT5=4 LUT6=1)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          1.745    37.567    mb_block/hdmi_text_controller_0/inst/vga/read_addr_wins__0
    SLICE_X14Y26         LUT5 (Prop_lut5_I2_O)        0.124    37.691 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_164/O
                         net (fo=2, routed)           0.650    38.341    mb_block/hdmi_text_controller_0/inst/frame/color_instance/srl[39].srl16_i
    SLICE_X13Y26         LUT5 (Prop_lut5_I0_O)        0.124    38.465 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_146/O
                         net (fo=2, routed)           0.480    38.945    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_146_n_0
    SLICE_X13Y23         LUT5 (Prop_lut5_I1_O)        0.124    39.069 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_79/O
                         net (fo=1, routed)           0.630    39.699    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_1
    SLICE_X12Y23         LUT4 (Prop_lut4_I3_O)        0.124    39.823 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           1.151    40.974    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X10Y23         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    41.156    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.156    
                         arrival time                         -40.974    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        11.939ns  (logic 2.358ns (19.751%)  route 9.581ns (80.249%))
  Logic Levels:           10  (BUFG=1 LUT3=1 LUT4=4 LUT5=2 LUT6=2)
  Clock Path Skew:        2.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.973ns = ( 29.027 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    29.027    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y52         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y52         FDRE (Prop_fdre_C_Q)         0.456    29.483 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][25]/Q
                         net (fo=4, routed)           0.670    30.154    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[25]
    SLICE_X45Y52         LUT3 (Prop_lut3_I0_O)        0.152    30.306 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50/O
                         net (fo=1, routed)           0.903    31.209    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_50_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I4_O)        0.326    31.535 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39/O
                         net (fo=2, routed)           0.815    32.350    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_39_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I2_O)        0.152    32.502 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18/O
                         net (fo=3, routed)           0.824    33.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_18_n_0
    SLICE_X43Y48         LUT4 (Prop_lut4_I0_O)        0.354    33.680 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_6/O
                         net (fo=9, routed)           0.999    34.679    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][1]_1
    SLICE_X36Y46         LUT4 (Prop_lut4_I1_O)        0.326    35.005 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_2/O
                         net (fo=1, routed)           0.721    35.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    35.822 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins__0_BUFG_inst/O
                         net (fo=97, routed)          2.218    38.040    mb_block/hdmi_text_controller_0/inst/vga/read_addr_wins__0
    SLICE_X14Y27         LUT4 (Prop_lut4_I3_O)        0.124    38.164 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238/O
                         net (fo=1, routed)           0.636    38.800    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_238_n_0
    SLICE_X15Y28         LUT5 (Prop_lut5_I0_O)        0.124    38.924 f  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111/O
                         net (fo=4, routed)           0.603    39.527    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_111_n_0
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.124    39.651 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_48/O
                         net (fo=1, routed)           0.454    40.105    mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_48_n_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I3_O)        0.124    40.229 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.737    40.966    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436    41.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.000    41.436    
                         clock uncertainty           -0.236    41.200    
    SLICE_X10Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.153    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         41.153    
                         arrival time                         -40.966    
  -------------------------------------------------------------------
                         slack                                  0.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.276ns (12.282%)  route 1.971ns (87.717%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.562    -0.637    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.496 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/Q
                         net (fo=5, routed)           0.471    -0.025    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[10]
    SLICE_X43Y49         LUT5 (Prop_lut5_I0_O)        0.045     0.020 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_92/O
                         net (fo=1, routed)           0.266     0.286    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_92_n_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.331 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_28/O
                         net (fo=24, routed)          0.976     1.307    mb_block/hdmi_text_controller_0/inst/vga/srl[32].srl16_i_1
    SLICE_X11Y27         LUT4 (Prop_lut4_I1_O)        0.045     1.352 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.258     1.610    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X10Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.159    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.276ns (11.861%)  route 2.051ns (88.139%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.562    -0.637    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.496 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/Q
                         net (fo=5, routed)           0.471    -0.025    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[10]
    SLICE_X43Y49         LUT5 (Prop_lut5_I0_O)        0.045     0.020 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_92/O
                         net (fo=1, routed)           0.266     0.286    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_92_n_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.331 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_28/O
                         net (fo=24, routed)          1.011     1.343    mb_block/hdmi_text_controller_0/inst/vga/srl[32].srl16_i_1
    SLICE_X12Y27         LUT4 (Prop_lut4_I1_O)        0.045     1.388 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.302     1.690    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[4]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X10Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.166    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[17].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[68][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.330ns  (logic 0.366ns (15.710%)  route 1.964ns (84.290%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.565    -0.634    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X48Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[68][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[68][13]/Q
                         net (fo=2, routed)           0.321    -0.172    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[68]_67[13]
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.127 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_368/O
                         net (fo=1, routed)           0.195     0.068    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_368_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.113 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_210/O
                         net (fo=2, routed)           0.288     0.402    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_210_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I3_O)        0.045     0.447 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_100/O
                         net (fo=5, routed)           0.630     1.077    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_208_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.122 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_41/O
                         net (fo=4, routed)           0.308     1.430    mb_block/hdmi_text_controller_0/inst/vga/srl[16].srl16_i_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.475 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.221     1.696    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X10Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.165    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.344ns (14.566%)  route 2.018ns (85.434%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.563    -0.636    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X46Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/Q
                         net (fo=2, routed)           0.550     0.078    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[69]_68[9]
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.123 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_204/O
                         net (fo=1, routed)           0.203     0.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_204_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.371 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_97/O
                         net (fo=6, routed)           0.776     1.148    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_97_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.193 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_30/O
                         net (fo=5, routed)           0.286     1.479    mb_block/hdmi_text_controller_0/inst/vga/srl[29].srl16_i
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.524 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.202     1.726    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X10Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.166    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.383ns  (logic 0.344ns (14.437%)  route 2.039ns (85.563%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.563    -0.636    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X46Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/Q
                         net (fo=2, routed)           0.550     0.078    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[69]_68[9]
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.123 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_204/O
                         net (fo=1, routed)           0.203     0.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_204_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.371 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_97/O
                         net (fo=6, routed)           0.776     1.148    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_97_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.193 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_30/O
                         net (fo=5, routed)           0.308     1.501    mb_block/hdmi_text_controller_0/inst/vga/srl[29].srl16_i
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.546 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.201     1.747    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X10Y26         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.172    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 0.344ns (14.080%)  route 2.099ns (85.920%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.563    -0.636    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X46Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.472 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[69][9]/Q
                         net (fo=2, routed)           0.550     0.078    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[69]_68[9]
    SLICE_X47Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.123 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_204/O
                         net (fo=1, routed)           0.203     0.326    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_204_n_0
    SLICE_X44Y50         LUT6 (Prop_lut6_I1_O)        0.045     0.371 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_97/O
                         net (fo=6, routed)           0.774     1.146    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_97_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.191 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_55/O
                         net (fo=6, routed)           0.280     1.471    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_97_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.516 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.291     1.807    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.824     0.824    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.236     1.060    
    SLICE_X10Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.177    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.366ns (14.935%)  route 2.085ns (85.065%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.565    -0.634    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X45Y48         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.493 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[66][0]/Q
                         net (fo=6, routed)           0.308    -0.185    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[66]_65[0]
    SLICE_X42Y48         LUT6 (Prop_lut6_I1_O)        0.045    -0.140 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_wins_reg[13]_i_7/O
                         net (fo=8, routed)           0.565     0.424    mb_block/hdmi_text_controller_0/inst/frame/color_instance/winsram/vga_to_hdmi_i_158
    SLICE_X45Y30         LUT6 (Prop_lut6_I2_O)        0.045     0.469 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/winsram/vga_to_hdmi_i_131/O
                         net (fo=12, routed)          0.257     0.726    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_data_wins[1]
    SLICE_X37Y26         LUT3 (Prop_lut3_I2_O)        0.045     0.771 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_158/O
                         net (fo=2, routed)           0.450     1.222    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_158_n_0
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.267 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_68/O
                         net (fo=1, routed)           0.175     1.442    mb_block/hdmi_text_controller_0/inst/vga/srl[24].srl16_i_0
    SLICE_X12Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.487 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=1, routed)           0.329     1.816    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.824     0.824    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/CLK
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.236     1.060    
    SLICE_X10Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.162    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[24].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.477ns  (logic 0.276ns (11.141%)  route 2.201ns (88.859%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.562    -0.637    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.496 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/Q
                         net (fo=5, routed)           0.471    -0.025    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[10]
    SLICE_X43Y49         LUT5 (Prop_lut5_I0_O)        0.045     0.020 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_92/O
                         net (fo=1, routed)           0.266     0.286    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_92_n_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.331 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_28/O
                         net (fo=24, routed)          0.987     1.318    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]_0
    SLICE_X12Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.363 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           0.477     1.840    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X10Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.174    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[68][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.482ns  (logic 0.321ns (12.933%)  route 2.161ns (87.067%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y54         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[68][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.497 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[68][24]/Q
                         net (fo=2, routed)           0.478    -0.019    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/mem_reg[68]_67[24]
    SLICE_X44Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.026 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_200/O
                         net (fo=1, routed)           0.319     0.345    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_200_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I3_O)        0.045     0.390 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_96/O
                         net (fo=6, routed)           0.722     1.112    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_96_n_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I3_O)        0.045     1.157 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_70/O
                         net (fo=8, routed)           0.365     1.522    mb_block/hdmi_text_controller_0/inst/vga/srl[32].srl16_i_2
    SLICE_X12Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.567 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=1, routed)           0.277     1.844    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X10Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.159    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.276ns (11.017%)  route 2.229ns (88.983%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.562    -0.637    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X41Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.496 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]/Q
                         net (fo=5, routed)           0.471    -0.025    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[10]
    SLICE_X43Y49         LUT5 (Prop_lut5_I0_O)        0.045     0.020 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_92/O
                         net (fo=1, routed)           0.266     0.286    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_92_n_0
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.045     0.331 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_28/O
                         net (fo=24, routed)          0.930     1.262    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][10]_0
    SLICE_X12Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.307 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_20/O
                         net (fo=1, routed)           0.561     1.868    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.236     1.057    
    SLICE_X10Y23         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.172    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.696    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_usb_clk_wiz_1_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :           75  Failing Endpoints,  Worst Slack       -3.152ns,  Total Violation     -135.571ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.921ns  (logic 1.087ns (15.706%)  route 5.834ns (84.294%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 33.436 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.862    35.947    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436    33.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]/C
                         clock pessimism              0.000    33.436    
                         clock uncertainty           -0.212    33.224    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429    32.795    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[4]
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -35.947    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.921ns  (logic 1.087ns (15.706%)  route 5.834ns (84.294%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 33.436 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.862    35.947    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436    33.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]/C
                         clock pessimism              0.000    33.436    
                         clock uncertainty           -0.212    33.224    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429    32.795    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[5]
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -35.947    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.921ns  (logic 1.087ns (15.706%)  route 5.834ns (84.294%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 33.436 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.862    35.947    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436    33.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]/C
                         clock pessimism              0.000    33.436    
                         clock uncertainty           -0.212    33.224    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429    32.795    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[6]
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -35.947    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.152ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.921ns  (logic 1.087ns (15.706%)  route 5.834ns (84.294%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 33.436 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.862    35.947    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436    33.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]/C
                         clock pessimism              0.000    33.436    
                         clock uncertainty           -0.212    33.224    
    SLICE_X39Y50         FDRE (Setup_fdre_C_R)       -0.429    32.795    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[7]
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -35.947    
  -------------------------------------------------------------------
                         slack                                 -3.152    

Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.895ns  (logic 1.087ns (15.766%)  route 5.808ns (84.234%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 33.446 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.836    35.921    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.446    33.446    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                         clock pessimism              0.000    33.446    
                         clock uncertainty           -0.212    33.235    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    32.806    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
  -------------------------------------------------------------------
                         required time                         32.806    
                         arrival time                         -35.921    
  -------------------------------------------------------------------
                         slack                                 -3.115    

Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.895ns  (logic 1.087ns (15.766%)  route 5.808ns (84.234%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 33.446 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.836    35.921    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.446    33.446    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]/C
                         clock pessimism              0.000    33.446    
                         clock uncertainty           -0.212    33.235    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    32.806    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[1]
  -------------------------------------------------------------------
                         required time                         32.806    
                         arrival time                         -35.921    
  -------------------------------------------------------------------
                         slack                                 -3.115    

Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.895ns  (logic 1.087ns (15.766%)  route 5.808ns (84.234%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 33.446 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.836    35.921    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.446    33.446    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[2]/C
                         clock pessimism              0.000    33.446    
                         clock uncertainty           -0.212    33.235    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    32.806    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[2]
  -------------------------------------------------------------------
                         required time                         32.806    
                         arrival time                         -35.921    
  -------------------------------------------------------------------
                         slack                                 -3.115    

Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.895ns  (logic 1.087ns (15.766%)  route 5.808ns (84.234%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 33.446 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.836    35.921    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.446    33.446    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]/C
                         clock pessimism              0.000    33.446    
                         clock uncertainty           -0.212    33.235    
    SLICE_X39Y49         FDRE (Setup_fdre_C_R)       -0.429    32.806    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[3]
  -------------------------------------------------------------------
                         required time                         32.806    
                         arrival time                         -35.921    
  -------------------------------------------------------------------
                         slack                                 -3.115    

Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.884ns  (logic 1.087ns (15.791%)  route 5.797ns (84.209%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 33.436 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.825    35.910    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436    33.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]/C
                         clock pessimism              0.000    33.436    
                         clock uncertainty           -0.212    33.224    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    32.795    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[10]
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -35.910    
  -------------------------------------------------------------------
                         slack                                 -3.115    

Slack (VIOLATED) :        -3.115ns  (required time - arrival time)
  Source:                 mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out2_clk_wiz_0_1 rise@32.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        6.884ns  (logic 1.087ns (15.791%)  route 5.797ns (84.209%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        2.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 33.436 - 32.000 ) 
    Source Clock Delay      (SCD):    -0.974ns = ( 29.026 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.555    29.026    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aclk
    SLICE_X43Y50         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.419    29.445 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_regs_reg[65][19]/Q
                         net (fo=5, routed)           0.994    30.439    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/status_reg[19]
    SLICE_X41Y50         LUT4 (Prop_lut4_I0_O)        0.296    30.735 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18/O
                         net (fo=1, routed)           0.785    31.521    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_18_n_0
    SLICE_X43Y49         LUT5 (Prop_lut5_I4_O)        0.124    31.645 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11/O
                         net (fo=1, routed)           1.157    32.801    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_11_n_0
    SLICE_X41Y49         LUT4 (Prop_lut4_I3_O)        0.124    32.925 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/count_1hz[20]_i_3/O
                         net (fo=2, routed)           1.036    33.961    mb_block/hdmi_text_controller_0/inst/timeA/count_1hz_reg[0]_0
    SLICE_X40Y49         LUT4 (Prop_lut4_I2_O)        0.124    34.085 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1/O
                         net (fo=12, routed)          1.825    35.910    mb_block/hdmi_text_controller_0/inst/timeA/seconds[0]_i_1_n_0
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     32.000    32.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    32.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    33.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    30.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    31.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    32.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.436    33.436    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/C
                         clock pessimism              0.000    33.436    
                         clock uncertainty           -0.212    33.224    
    SLICE_X39Y51         FDRE (Setup_fdre_C_R)       -0.429    32.795    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]
  -------------------------------------------------------------------
                         required time                         32.795    
                         arrival time                         -35.910    
  -------------------------------------------------------------------
                         slack                                 -3.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.207ns (11.815%)  route 1.545ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.774     1.114    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y53         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.829     0.829    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y53         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[17]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.212     1.041    
    SLICE_X38Y53         FDRE (Hold_fdre_C_R)        -0.058     0.983    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.207ns (11.815%)  route 1.545ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.774     1.114    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y53         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.829     0.829    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y53         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[18]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.212     1.041    
    SLICE_X38Y53         FDRE (Hold_fdre_C_R)        -0.058     0.983    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.207ns (11.815%)  route 1.545ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.774     1.114    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y53         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.829     0.829    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y53         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[19]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.212     1.041    
    SLICE_X38Y53         FDRE (Hold_fdre_C_R)        -0.058     0.983    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.207ns (11.815%)  route 1.545ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.774     1.114    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y53         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.829     0.829    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y53         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[20]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.212     1.041    
    SLICE_X38Y53         FDRE (Hold_fdre_C_R)        -0.058     0.983    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.114    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.207ns (11.761%)  route 1.553ns (88.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.782     1.122    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.833     0.833    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.044    
    SLICE_X38Y49         FDRE (Hold_fdre_C_R)        -0.058     0.986    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.207ns (11.761%)  route 1.553ns (88.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.782     1.122    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.833     0.833    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[1]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.044    
    SLICE_X38Y49         FDRE (Hold_fdre_C_R)        -0.058     0.986    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.207ns (11.761%)  route 1.553ns (88.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.782     1.122    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.833     0.833    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[2]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.044    
    SLICE_X38Y49         FDRE (Hold_fdre_C_R)        -0.058     0.986    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.207ns (11.761%)  route 1.553ns (88.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.782     1.122    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.833     0.833    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[3]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.044    
    SLICE_X38Y49         FDRE (Hold_fdre_C_R)        -0.058     0.986    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.207ns (11.761%)  route 1.553ns (88.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.782     1.122    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.833     0.833    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[4]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.044    
    SLICE_X38Y49         FDRE (Hold_fdre_C_R)        -0.058     0.986    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.760ns  (logic 0.207ns (11.761%)  route 1.553ns (88.239%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 f  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        0.782     1.122    mb_block/hdmi_text_controller_0/inst/timeA/reset_ah
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.833     0.833    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X38Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[5]/C
                         clock pessimism              0.000     0.833    
                         clock uncertainty            0.212     1.044    
    SLICE_X38Y49         FDRE (Hold_fdre_C_R)        -0.058     0.986    mb_block/hdmi_text_controller_0/inst/timeA/count_60hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_mb_usb_clk_wiz_1_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.920ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.917ns  (logic 0.642ns (7.200%)  route 8.275ns (92.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.701    37.941    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.502    41.502    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    40.861    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         40.861    
                         arrival time                         -37.941    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.917ns  (logic 0.642ns (7.200%)  route 8.275ns (92.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.701    37.941    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.502    41.502    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    40.861    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         40.861    
                         arrival time                         -37.941    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.917ns  (logic 0.642ns (7.200%)  route 8.275ns (92.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.701    37.941    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.502    41.502    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    40.861    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         40.861    
                         arrival time                         -37.941    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             2.920ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.917ns  (logic 0.642ns (7.200%)  route 8.275ns (92.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.701    37.941    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y24          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.502    41.502    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y24          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X0Y24          FDCE (Recov_fdce_C_CLR)     -0.405    40.861    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[6]
  -------------------------------------------------------------------
                         required time                         40.861    
                         arrival time                         -37.941    
  -------------------------------------------------------------------
                         slack                                  2.920    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.778ns  (logic 0.642ns (7.313%)  route 8.136ns (92.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.563    37.802    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.504    41.504    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -37.802    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.778ns  (logic 0.642ns (7.313%)  route 8.136ns (92.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.563    37.802    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.504    41.504    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -37.802    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.778ns  (logic 0.642ns (7.313%)  route 8.136ns (92.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.563    37.802    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.504    41.504    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -37.802    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.061ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.778ns  (logic 0.642ns (7.313%)  route 8.136ns (92.687%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.563    37.802    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X0Y23          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.504    41.504    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X0Y23          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X0Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[9]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -37.802    
  -------------------------------------------------------------------
                         slack                                  3.061    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.774ns  (logic 0.642ns (7.317%)  route 8.132ns (92.683%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.559    37.798    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X1Y23          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.504    41.504    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X1Y23          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X1Y23          FDCE (Recov_fdce_C_CLR)     -0.405    40.863    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         40.863    
                         arrival time                         -37.798    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@30.000ns)
  Data Path Delay:        8.623ns  (logic 0.642ns (7.445%)  route 7.981ns (92.555%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.976ns = ( 29.024 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                     30.000    30.000 r  
    N15                                               0.000    30.000 r  Clk (IN)
                         net (fo=0)                   0.000    30.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440    31.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    25.709 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    27.375    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    27.471 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    29.024    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.518    29.542 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          5.573    35.115    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/lopt
    SLICE_X4Y10          LUT2 (Prop_lut2_I0_O)        0.124    35.239 f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          2.407    37.647    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]
    SLICE_X3Y22          FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457    41.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.505    41.505    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/pix_clk
    SLICE_X3Y22          FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.236    41.269    
    SLICE_X3Y22          FDCE (Recov_fdce_C_CLR)     -0.405    40.864    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         40.864    
                         arrival time                         -37.647    
  -------------------------------------------------------------------
                         slack                                  3.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.207ns (7.740%)  route 2.467ns (92.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.696     2.036    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X37Y27         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.819     0.819    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X37Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[6]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.159     0.896    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.207ns (7.740%)  route 2.467ns (92.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.696     2.036    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X37Y27         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.819     0.819    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X37Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[7]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.159     0.896    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.207ns (7.740%)  route 2.467ns (92.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.696     2.036    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X37Y27         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.819     0.819    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X37Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[8]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.159     0.896    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.140ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.674ns  (logic 0.207ns (7.740%)  route 2.467ns (92.260%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.457ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.696     2.036    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X37Y27         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.819     0.819    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X37Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]/C
                         clock pessimism              0.000     0.819    
                         clock uncertainty            0.236     1.055    
    SLICE_X37Y27         FDCE (Remov_fdce_C_CLR)     -0.159     0.896    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  1.140    

Slack (MET) :             1.229ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.762ns  (logic 0.207ns (7.494%)  route 2.555ns (92.506%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.784     2.124    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X35Y27         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.818     0.818    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                         clock pessimism              0.000     0.818    
                         clock uncertainty            0.236     1.054    
    SLICE_X35Y27         FDCE (Remov_fdce_C_CLR)     -0.159     0.895    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/hs_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.806ns  (logic 0.207ns (7.378%)  route 2.599ns (92.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.828     2.168    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X29Y27         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/hs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.820     0.820    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X29Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hs_reg/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.159     0.897    mb_block/hdmi_text_controller_0/inst/vga/hs_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.207ns (7.247%)  route 2.650ns (92.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.879     2.218    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X34Y24         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.815     0.815    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.236     1.051    
    SLICE_X34Y24         FDCE (Remov_fdce_C_CLR)     -0.134     0.917    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.207ns (7.247%)  route 2.650ns (92.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.879     2.218    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X34Y24         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.815     0.815    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[2]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.236     1.051    
    SLICE_X34Y24         FDCE (Remov_fdce_C_CLR)     -0.134     0.917    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.207ns (7.247%)  route 2.650ns (92.753%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.879     2.218    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X34Y24         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.815     0.815    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[3]/C
                         clock pessimism              0.000     0.815    
                         clock uncertainty            0.236     1.051    
    SLICE_X34Y24         FDCE (Remov_fdce_C_CLR)     -0.134     0.917    mb_block/hdmi_text_controller_0/inst/vga/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           2.218    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.382ns  (arrival time - required time)
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_mb_usb_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.942ns  (logic 0.207ns (7.036%)  route 2.735ns (92.964%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.180ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.561    -0.638    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X38Y54         FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.164    -0.474 r  mb_block/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=58, routed)          0.771     0.297    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_aresetn
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.043     0.340 f  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_1/O
                         net (fo=2371, routed)        1.964     2.304    mb_block/hdmi_text_controller_0/inst/vga/reset_ah
    SLICE_X30Y21         FDCE                                         f  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.820     0.820    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y21         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.236     1.056    
    SLICE_X30Y21         FDCE (Remov_fdce_C_CLR)     -0.134     0.922    mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  1.382    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0_1

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.426ns  (logic 1.440ns (32.544%)  route 2.986ns (67.456%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           2.986     4.302    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y55          LUT2 (Prop_lut2_I1_O)        0.124     4.426 r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.426    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y55          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.509    -1.503    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y55          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.193ns  (logic 1.494ns (35.623%)  route 2.699ns (64.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           2.699     4.193    mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y46          FDRE                                         r  mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.519    -1.492    mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y46          FDRE                                         r  mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.743ns  (logic 1.438ns (38.423%)  route 2.305ns (61.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         1.438     1.438 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           2.305     3.743    mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X1Y51          FDRE                                         r  mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.510    -1.502    mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y51          FDRE                                         r  mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpio_usb_int_tri_i[0]
                            (input port)
  Destination:            mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.181ns  (logic 0.206ns (17.470%)  route 0.975ns (82.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  gpio_usb_int_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    gpio_usb_int_tri_i[0]
    T13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  gpio_usb_int_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           0.975     1.181    mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X1Y51          FDRE                                         r  mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.864    -0.842    mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y51          FDRE                                         r  mb_block/gpio_usb_int/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rtl_0_rxd
                            (input port)
  Destination:            mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.261ns (17.675%)  route 1.217ns (82.325%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  uart_rtl_0_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rtl_0_rxd
    B16                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  uart_rtl_0_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.217     1.479    mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X1Y46          FDRE                                         r  mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.866    -0.841    mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X1Y46          FDRE                                         r  mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_rtl_0
                            (input port)
  Destination:            mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.439ns (24.998%)  route 1.316ns (75.002%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.843ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset_rtl_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_rtl_0
    J2                   IBUF (Prop_ibuf_I_O)         0.394     0.394 r  reset_rtl_0_IBUF_inst/O
                         net (fo=1, routed)           1.316     1.709    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X3Y55          LUT2 (Prop_lut2_I1_O)        0.045     1.754 r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.754    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y55          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.863    -0.843    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y55          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_usb_clk_wiz_1_0_1
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.634    -0.895    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y37          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.449 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     0.449    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.515    -1.496    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.634    -0.895    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y37          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.448 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.448    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.515    -1.496    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.344ns  (logic 1.344ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.627    -0.902    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y33          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.344     0.442 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           0.000     0.442    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[0]
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.510    -1.501    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.627    -0.902    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y33          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.343     0.441 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           0.000     0.441    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[2]
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.510    -1.501    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.634    -0.895    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y37          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.441 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     0.441    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.515    -1.496    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.633    -0.896    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X2Y36          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.440 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     0.440    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X2Y36          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.514    -1.497    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y36          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.627    -0.902    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y33          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.434 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           0.000     0.434    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[4]
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.510    -1.501    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.336ns  (logic 1.336ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.626    -0.903    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/WCLK
    SLICE_X6Y32          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.336     0.433 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           0.000     0.433    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[7]
    SLICE_X6Y32          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.509    -1.502    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y32          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[7]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.317ns  (logic 1.317ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.634    -0.895    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y37          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.317     0.422 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000     0.422    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.515    -1.496    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.601ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    -0.895ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.634    -0.895    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y37          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.314     0.419 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.419    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.515    -1.496    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.367ns (56.566%)  route 0.282ns (43.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.515    -1.496    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.367    -1.129 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.282    -0.847    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X0Y38          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.635    -0.894    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X0Y38          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.887ns  (logic 0.367ns (41.358%)  route 0.520ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.509    -1.502    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y31          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.367    -1.135 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.520    -0.615    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X2Y34          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.631    -0.898    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X2Y34          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.418ns (44.603%)  route 0.519ns (55.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -1.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.513    -1.498    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X2Y34          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y34          FDRE (Prop_fdre_C_Q)         0.418    -1.080 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=34, routed)          0.519    -0.561    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X1Y31          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.627    -0.902    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X1Y31          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.958ns  (logic 0.367ns (38.327%)  route 0.591ns (61.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.516    -1.495    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X1Y38          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDRE (Prop_fdre_C_Q)         0.367    -1.128 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.591    -0.537    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X0Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.634    -0.895    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X0Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 mb_block/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 0.518ns (49.048%)  route 0.538ns (50.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.506    -1.506    mb_block/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X6Y57          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.418    -1.088 r  mb_block/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.538    -0.550    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X6Y57          LUT2 (Prop_lut2_I0_O)        0.100    -0.450 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.450    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X6Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.622    -0.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X6Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 1.056ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.510    -1.501    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y33          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.445 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.445    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.627    -0.902    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.903ns
    Source Clock Delay      (SCD):    -1.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.509    -1.502    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X6Y32          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y32          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -0.443 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           0.000    -0.443    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[6]
    SLICE_X6Y32          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.626    -0.903    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y32          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[6]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.059ns  (logic 1.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.510    -1.501    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y33          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.059    -0.442 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000    -0.442    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[5]
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.627    -0.902    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 1.056ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.515    -1.496    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X2Y37          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.056    -0.440 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           0.000    -0.440    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[1]
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.634    -0.895    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X2Y37          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.062ns  (logic 1.062ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.902ns
    Source Clock Delay      (SCD):    -1.501ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.510    -1.501    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X6Y33          RAMD32                                       r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.062    -0.439 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.000    -0.439    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg0[3]
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.627    -0.902    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    SLICE_X6Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_rd_b_synth_template.gen_nc_narrow_pipe.doutb_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.822ns  (logic 3.054ns (63.336%)  route 1.768ns (36.664%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.247    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X12Y51         SRLC16E                                      r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     4.875 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.781     5.656    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.178 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.292    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.585 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.509     7.094    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y62         LUT6 (Prop_lut6_I2_O)        0.373     7.467 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.478     7.945    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X12Y63         LUT2 (Prop_lut2_I1_O)        0.124     8.069 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     8.069    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X12Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.435    -1.577    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X12Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.785ns  (logic 2.930ns (61.239%)  route 1.855ns (38.761%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.247    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X12Y51         SRLC16E                                      r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     4.875 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.781     5.656    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.178 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.292    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.585 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.509     7.094    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y62         LUT6 (Prop_lut6_I2_O)        0.373     7.467 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.564     8.032    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X11Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.436    -1.576    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X11Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.588ns  (logic 2.930ns (63.862%)  route 1.658ns (36.138%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.247    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X12Y51         SRLC16E                                      r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     4.875 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.781     5.656    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.178 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.292    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.585 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.509     7.094    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X10Y62         LUT6 (Prop_lut6_I2_O)        0.373     7.467 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.368     7.835    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X9Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.435    -1.577    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X9Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRLC16E clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.338ns  (logic 2.557ns (76.608%)  route 0.781ns (23.392%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.558     3.247    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X12Y51         SRLC16E                                      r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         SRLC16E (Prop_srlc16e_CLK_Q)
                                                      1.628     4.875 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.781     5.656    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/lopt_6
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.178 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.292 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.292    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     6.585 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.585    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X11Y54         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.441    -1.571    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y54         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.730ns  (logic 0.664ns (24.320%)  route 2.066ns (75.680%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.573ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.547     3.236    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.518     3.754 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           0.991     4.746    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.146     4.892 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           1.075     5.967    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Y[0]
    SLICE_X14Y57         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.439    -1.573    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Clk
    SLICE_X14Y57         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[10].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.572ns  (logic 0.670ns (26.052%)  route 1.902ns (73.948%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.815ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.579ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.547     3.236    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.518     3.754 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/Q
                         net (fo=2, routed)           1.075     4.829    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X34Y63         LUT5 (Prop_lut5_I1_O)        0.152     4.981 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.827     5.808    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Y[0]
    SLICE_X30Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.433    -1.579    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Clk
    SLICE_X30Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[9].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.561ns  (logic 0.608ns (23.738%)  route 1.953ns (76.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.818ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.549     3.238    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     3.694 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/Q
                         net (fo=2, routed)           1.009     4.703    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X12Y58         LUT5 (Prop_lut5_I1_O)        0.152     4.855 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.945     5.799    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Y[0]
    SLICE_X34Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.432    -1.580    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Clk
    SLICE_X34Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[12].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.557ns  (logic 0.670ns (26.204%)  route 1.887ns (73.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.580ns
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.547     3.236    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X34Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y63         FDRE (Prop_fdre_C_Q)         0.518     3.754 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/Q
                         net (fo=2, routed)           1.260     5.014    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X35Y63         LUT5 (Prop_lut5_I1_O)        0.152     5.166 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.627     5.793    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Y[0]
    SLICE_X34Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.432    -1.580    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Clk
    SLICE_X34Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[11].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.406ns  (logic 0.642ns (26.679%)  route 1.764ns (73.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.825ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    3.244ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.555     3.244    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X12Y60         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     3.762 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[30]/Q
                         net (fo=2, routed)           1.196     4.958    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X35Y61         LUT6 (Prop_lut6_I3_O)        0.124     5.082 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.569     5.651    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Y[0]
    SLICE_X34Y61         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.431    -1.581    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Clk
    SLICE_X34Y61         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[30].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.373ns  (logic 0.744ns (31.355%)  route 1.629ns (68.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.819ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.581ns
    Source Clock Delay      (SCD):    3.238ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.549     3.238    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.419     3.657 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.112     4.769    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y62         LUT5 (Prop_lut5_I1_O)        0.325     5.094 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.517     5.611    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X30Y62         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.431    -1.581    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X30Y62         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        -2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.209    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y60          FDRE (Prop_fdre_C_Q)         0.141     1.350 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.144     1.494    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X7Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.860    -0.847    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.385%)  route 0.247ns (63.615%))
  Logic Levels:           0  
  Clock Path Skew:        -2.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.211    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X1Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.352 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.247     1.598    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X1Y64          FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.858    -0.848    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.333%)  route 0.295ns (67.667%))
  Logic Levels:           0  
  Clock Path Skew:        -2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.207ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.587     1.207    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.141     1.348 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.295     1.643    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X8Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.828    -0.878    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X8Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.555ns  (logic 0.186ns (33.501%)  route 0.369ns (66.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.195     1.514    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.559 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.174     1.733    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Y[0]
    SLICE_X34Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.826    -0.880    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Clk
    SLICE_X34Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.185ns (32.530%)  route 0.384ns (67.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y61         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/Q
                         net (fo=2, routed)           0.221     1.541    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X32Y61         LUT5 (Prop_lut5_I1_O)        0.044     1.585 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.163     1.748    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Y[0]
    SLICE_X30Y59         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.828    -0.878    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Clk
    SLICE_X30Y59         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.185ns (32.145%)  route 0.391ns (67.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X33Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.219     1.538    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X33Y62         LUT5 (Prop_lut5_I1_O)        0.044     1.582 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.171     1.753    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X34Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.826    -0.880    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X34Y60         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.576ns  (logic 0.186ns (32.292%)  route 0.390ns (67.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.277     1.596    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X31Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.641 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.113     1.754    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X30Y61         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.827    -0.879    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X30Y61         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.185ns (31.790%)  route 0.397ns (68.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.557     1.177    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     1.318 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           0.279     1.597    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X29Y63         LUT5 (Prop_lut5_I1_O)        0.044     1.641 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.118     1.759    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Y[0]
    SLICE_X30Y62         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.825    -0.881    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Clk
    SLICE_X30Y62         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.963%)  route 0.396ns (68.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.179ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.559     1.179    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X32Y61         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_fdre_C_Q)         0.141     1.320 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/Q
                         net (fo=2, routed)           0.194     1.514    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.559 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[15].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.202     1.761    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Y[0]
    SLICE_X34Y58         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.827    -0.879    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Clk
    SLICE_X34Y58         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.890%)  route 0.397ns (68.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.178ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.558     1.178    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y62         FDRE (Prop_fdre_C_Q)         0.141     1.319 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.238     1.557    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X33Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.602 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.159     1.761    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X30Y59         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.828    -0.878    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X30Y59         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0_1

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.642ns (59.975%)  route 0.428ns (40.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns
    Source Clock Delay      (SCD):    3.325ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625     3.325    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.518     3.843 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.428     4.272    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.124     4.396 r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.396    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y55          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.509    -1.503    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y55          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.034ns  (logic 1.090ns (27.019%)  route 2.944ns (72.981%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     3.671 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.898     4.569    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.299     4.868 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.685     5.553    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X28Y61         LUT5 (Prop_lut5_I1_O)        0.124     5.677 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.884     6.561    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.478     7.163    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X12Y63         LUT2 (Prop_lut2_I1_O)        0.124     7.287 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.287    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X12Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.435    -1.577    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X12Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 0.966ns (24.169%)  route 3.031ns (75.831%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     3.671 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.898     4.569    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.299     4.868 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.685     5.553    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X28Y61         LUT5 (Prop_lut5_I1_O)        0.124     5.677 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.884     6.561    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.564     7.249    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X11Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.436    -1.576    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X11Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.800ns  (logic 0.966ns (25.418%)  route 2.834ns (74.582%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     3.671 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.898     4.569    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.299     4.868 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.685     5.553    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X28Y61         LUT5 (Prop_lut5_I1_O)        0.124     5.677 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.884     6.561    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X10Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.368     7.053    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X9Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.435    -1.577    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X9Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 0.966ns (31.481%)  route 2.103ns (68.519%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.419     3.671 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.898     4.569    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X28Y61         LUT6 (Prop_lut6_I0_O)        0.299     4.868 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.685     5.553    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X28Y61         LUT5 (Prop_lut5_I1_O)        0.124     5.677 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.520     6.197    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X9Y61          LUT3 (Prop_lut3_I2_O)        0.124     6.321 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.321    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X9Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.437    -1.575    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.280ns  (logic 0.580ns (25.442%)  route 1.700ns (74.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     3.708 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.859     4.567    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.691 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.841     5.532    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X11Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.436    -1.576    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X11Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.205ns  (logic 1.443ns (65.450%)  route 0.762ns (34.550%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.823ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.571ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     3.708 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.762     4.470    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     5.050 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.050    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X11Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.164    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     5.457 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.457    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X11Y54         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.441    -1.571    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y54         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.773ns  (logic 0.580ns (32.712%)  route 1.193ns (67.288%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     3.708 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.454     4.162    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X11Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.286 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.739     5.025    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X9Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.435    -1.577    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X9Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.544ns  (logic 0.580ns (37.563%)  route 0.964ns (62.437%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     3.708 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.964     4.673    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X11Y62         LUT4 (Prop_lut4_I0_O)        0.124     4.797 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.797    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X11Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.437    -1.575    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.520ns  (logic 0.574ns (37.762%)  route 0.946ns (62.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.577ns
    Source Clock Delay      (SCD):    3.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.456     3.708 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.454     4.162    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X11Y63         LUT4 (Prop_lut4_I2_O)        0.118     4.280 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85/O
                         net (fo=1, routed)           0.492     4.772    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0
    SLICE_X12Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.435    -1.577    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X12Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.817%)  route 0.165ns (44.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.223    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.387 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.165     1.553    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X3Y55          LUT2 (Prop_lut2_I0_O)        0.045     1.598 r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.598    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X3Y55          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.863    -0.843    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X3Y55          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.992%)  route 0.159ns (53.008%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.191    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.332 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.159     1.491    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X13Y64         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.828    -0.878    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X13Y64         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (49.926%)  route 0.164ns (50.074%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.878ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.191    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y64         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y64         FDCE (Prop_fdce_C_Q)         0.164     1.355 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.164     1.520    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y64         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.828    -0.878    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X11Y64         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.963%)  route 0.171ns (51.036%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.192ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.192    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X12Y62         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y62         FDCE (Prop_fdce_C_Q)         0.164     1.356 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.171     1.527    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X11Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.829    -0.877    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X11Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.128%)  route 0.199ns (54.872%))
  Logic Levels:           0  
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.191    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X8Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDCE (Prop_fdce_C_Q)         0.164     1.355 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.199     1.555    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X8Y62          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.829    -0.877    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X8Y62          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.798%)  route 0.205ns (59.202%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.219    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     1.360 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.205     1.565    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X5Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.856    -0.850    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X5Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.959%)  route 0.218ns (57.041%))
  Logic Levels:           0  
  Clock Path Skew:        -2.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.191    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y63         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y63         FDCE (Prop_fdce_C_Q)         0.164     1.355 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.218     1.573    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X10Y65         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.827    -0.879    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X10Y65         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.352%)  route 0.227ns (61.648%))
  Logic Levels:           0  
  Clock Path Skew:        -2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    1.219ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.219    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          FDCE (Prop_fdce_C_Q)         0.141     1.360 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.227     1.587    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X6Y64          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.856    -0.850    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X6Y64          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.968%)  route 0.268ns (59.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.877ns
    Source Clock Delay      (SCD):    1.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.560     1.191    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDRE (Prop_fdre_C_Q)         0.141     1.332 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.268     1.600    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X11Y62         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.645    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X11Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.829    -0.877    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.475ns  (logic 0.186ns (39.170%)  route 0.289ns (60.830%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    1.221ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.221    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X4Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.141     1.362 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.289     1.651    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X6Y57          LUT2 (Prop_lut2_I1_O)        0.045     1.696 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     1.696    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X6Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.860    -0.846    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X6Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.318ns  (logic 0.602ns (11.319%)  route 4.716ns (88.681%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.014     3.014    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X1Y59          LUT4 (Prop_lut4_I0_O)        0.124     3.138 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3/O
                         net (fo=1, routed)           0.870     4.008    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_3_n_0
    SLICE_X0Y59          LUT4 (Prop_lut4_I0_O)        0.152     4.160 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_i_2/O
                         net (fo=1, routed)           0.832     4.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg_2
    SLICE_X0Y57          LUT6 (Prop_lut6_I4_O)        0.326     5.318 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000     5.318    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.963    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 0.124ns (2.501%)  route 4.834ns (97.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.024     4.958    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 0.124ns (2.501%)  route 4.834ns (97.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.024     4.958    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 0.124ns (2.501%)  route 4.834ns (97.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.024     4.958    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 0.124ns (2.501%)  route 4.834ns (97.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.024     4.958    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.769ns  (logic 0.124ns (2.600%)  route 4.645ns (97.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.835     4.769    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.769ns  (logic 0.124ns (2.600%)  route 4.645ns (97.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.835     4.769    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[5]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.124ns (2.679%)  route 4.505ns (97.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.695     4.629    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y56          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y56          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.629ns  (logic 0.124ns (2.679%)  route 4.505ns (97.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.695     4.629    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X0Y56          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y56          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.607ns  (logic 0.124ns (2.692%)  route 4.483ns (97.308%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          3.810     3.810    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_reg
    SLICE_X1Y57          LUT6 (Prop_lut6_I5_O)        0.124     3.934 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.673     4.607    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.963    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.000ns (0.000%)  route 0.838ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          0.838     0.838    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X13Y55         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.833     1.557    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y55         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.000ns (0.000%)  route 1.022ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.022     1.022    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.556    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.000ns (0.000%)  route 1.022ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.022     1.022    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.556    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.000ns (0.000%)  route 1.022ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.022     1.022    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.556    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.022ns  (logic 0.000ns (0.000%)  route 1.022ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.022     1.022    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.832     1.556    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.000ns (0.000%)  route 1.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.030     1.030    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.555    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.000ns (0.000%)  route 1.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.030     1.030    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.555    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.000ns (0.000%)  route 1.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.030     1.030    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.555    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.000ns (0.000%)  route 1.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.030     1.030    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.555    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.000ns (0.000%)  route 1.030ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.030     1.030    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Capture
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.831     1.555    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_usb_clk_wiz_1_0_1
  To Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.134ns  (logic 1.650ns (52.653%)  route 1.484ns (47.347%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        3.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.569    -0.960    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Clk
    SLICE_X15Y45         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.419    -0.541 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[24].Operand_Select_Bit_I/Op1_Reg_DFF/Using_FPGA.Native/Q
                         net (fo=3, routed)           1.484     0.943    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/EX_Op1[5]
    SLICE_X13Y53         LUT6 (Prop_lut6_I1_O)        0.296     1.239 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.239    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/lopt_2
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.789 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.789    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/jump_Carry1
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.903 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     1.903    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.174 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.174    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X13Y55         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.440     2.895    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y55         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.127ns  (logic 0.456ns (14.580%)  route 2.671ns (85.420%))
  Logic Levels:           0  
  Clock Path Skew:        3.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.557    -0.972    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X13Y53         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.456    -0.516 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=433, routed)         2.671     2.156    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X5Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.504     2.959    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X5Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.989ns  (logic 0.642ns (32.272%)  route 1.347ns (67.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.554    -0.975    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y61         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y61         FDRE (Prop_fdre_C_Q)         0.518    -0.457 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=28, routed)          1.347     0.890    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid
    SLICE_X9Y60          LUT5 (Prop_lut5_I1_O)        0.124     1.014 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.014    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.438     2.893    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.436ns  (logic 0.518ns (36.078%)  route 0.918ns (63.922%))
  Logic Levels:           0  
  Clock Path Skew:        3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.558    -0.971    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X8Y51          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518    -0.453 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[20]/Q
                         net (fo=1, routed)           0.918     0.465    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[20]
    SLICE_X7Y55          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y55          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[20]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.437ns  (logic 0.518ns (36.055%)  route 0.919ns (63.945%))
  Logic Levels:           0  
  Clock Path Skew:        3.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.552    -0.977    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X12Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y63         FDRE (Prop_fdre_C_Q)         0.518    -0.459 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/Q
                         net (fo=39, routed)          0.919     0.460    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg_1
    SLICE_X6Y62          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.503     2.958    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X6Y62          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.304%)  route 0.800ns (63.696%))
  Logic Levels:           0  
  Clock Path Skew:        3.867ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.624    -0.905    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y52          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.456    -0.449 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.800     0.351    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[19]
    SLICE_X7Y55          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y55          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.274ns  (logic 0.518ns (40.653%)  route 0.756ns (59.347%))
  Logic Levels:           0  
  Clock Path Skew:        3.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.557    -0.972    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X8Y55          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.518    -0.454 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[12]/Q
                         net (fo=1, routed)           0.756     0.302    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[12]
    SLICE_X7Y56          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y56          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[12]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.258ns  (logic 0.456ns (36.259%)  route 0.802ns (63.741%))
  Logic Levels:           0  
  Clock Path Skew:        3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    -0.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.558    -0.971    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y50         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456    -0.515 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.802     0.287    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X7Y54          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y54          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.234ns  (logic 0.419ns (33.963%)  route 0.815ns (66.037%))
  Logic Levels:           0  
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    -0.972ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.557    -0.972    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y55         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDRE (Prop_fdre_C_Q)         0.419    -0.553 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.815     0.262    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Full_32_bit
    SLICE_X8Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.437     2.892    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.222ns  (logic 0.518ns (42.402%)  route 0.704ns (57.598%))
  Logic Levels:           0  
  Clock Path Skew:        3.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.961ns
    Source Clock Delay      (SCD):    -0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.556    -0.973    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X8Y58          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.518    -0.455 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.704     0.249    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X7Y58          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.506     2.961    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y58          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.367ns (57.861%)  route 0.267ns (42.139%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.436    -1.576    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y62          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/executing_reg/Q
                         net (fo=2, routed)           0.267    -0.941    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X8Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.243    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.655ns  (logic 0.367ns (56.021%)  route 0.288ns (43.979%))
  Logic Levels:           0  
  Clock Path Skew:        4.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.438    -1.574    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.367    -1.207 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.288    -0.919    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.555     3.244    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X9Y60          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.646ns  (logic 0.367ns (56.790%)  route 0.279ns (43.210%))
  Logic Levels:           0  
  Clock Path Skew:        4.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    -1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.508    -1.504    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y52          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.367    -1.137 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.279    -0.857    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[25]
    SLICE_X7Y54          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623     3.312    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y54          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.651ns  (logic 0.367ns (56.354%)  route 0.284ns (43.646%))
  Logic Levels:           0  
  Clock Path Skew:        4.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.307ns
    Source Clock Delay      (SCD):    -1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.504    -1.508    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X1Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.367    -1.141 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.284    -0.856    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X5Y64          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.618     3.307    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X5Y64          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.764ns  (logic 0.367ns (48.030%)  route 0.397ns (51.970%))
  Logic Levels:           0  
  Clock Path Skew:        4.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.439    -1.573    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y57          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.367    -1.206 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.397    -0.809    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.555     3.244    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.367ns (47.462%)  route 0.406ns (52.538%))
  Logic Levels:           0  
  Clock Path Skew:        4.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.243ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.436    -1.576    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y62          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.367    -1.209 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.406    -0.802    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X8Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.554     3.243    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.418ns (53.042%)  route 0.370ns (46.958%))
  Logic Levels:           0  
  Clock Path Skew:        4.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.311ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.439    -1.573    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X8Y58          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.418    -1.155 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.370    -0.785    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X7Y58          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.622     3.311    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y58          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.788ns  (logic 0.418ns (53.042%)  route 0.370ns (46.958%))
  Logic Levels:           0  
  Clock Path Skew:        4.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.313ns
    Source Clock Delay      (SCD):    -1.571ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.441    -1.571    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X8Y51          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.418    -1.153 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.370    -0.783    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X6Y51          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.624     3.313    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X6Y51          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.733ns  (logic 0.367ns (50.047%)  route 0.366ns (49.953%))
  Logic Levels:           0  
  Clock Path Skew:        4.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.312ns
    Source Clock Delay      (SCD):    -1.504ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.508    -1.504    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X7Y52          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y52          FDRE (Prop_fdre_C_Q)         0.367    -1.137 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.366    -0.770    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[15]
    SLICE_X7Y54          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.623     3.312    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X7Y54          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.814ns  (logic 0.418ns (51.359%)  route 0.396ns (48.641%))
  Logic Levels:           0  
  Clock Path Skew:        4.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.244ns
    Source Clock Delay      (SCD):    -1.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.439    -1.573    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X8Y58          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.418    -1.155 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.396    -0.759    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[3]
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.555     3.244    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X8Y59          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.070ns  (logic 2.029ns (28.700%)  route 5.041ns (71.300%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.022    23.255    mb_block/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.152    23.407 f  mb_block/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.535    23.942    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.332    24.274 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.056    25.330    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.124    25.454 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.820    26.274    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.153    26.427 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.304    26.731    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.331    27.062 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    27.062    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.059ns  (logic 2.029ns (28.745%)  route 5.030ns (71.255%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.022    23.255    mb_block/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.152    23.407 f  mb_block/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.535    23.942    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.332    24.274 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.056    25.330    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.124    25.454 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.820    26.274    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X2Y59          LUT2 (Prop_lut2_I0_O)        0.153    26.427 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.293    26.720    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X2Y59          LUT6 (Prop_lut6_I0_O)        0.331    27.051 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    27.051    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.507     2.962    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.613ns  (logic 1.669ns (25.237%)  route 4.944ns (74.763%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.963ns
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT4 (Prop_lut4_I1_O)        0.326    22.233 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           1.022    23.255    mb_block/microblaze_0/U0/MicroBlaze_Core_I_n_73
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.152    23.407 r  mb_block/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.535    23.942    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Config_Reg_En
    SLICE_X8Y60          LUT5 (Prop_lut5_I0_O)        0.332    24.274 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_1/O
                         net (fo=1, routed)           1.056    25.330    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_0
    SLICE_X6Y60          LUT6 (Prop_lut6_I0_O)        0.124    25.454 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           1.027    26.481    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X0Y57          LUT6 (Prop_lut6_I0_O)        0.124    26.605 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.605    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.508     2.963    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.964ns  (logic 1.293ns (26.046%)  route 3.671ns (73.954%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I1_O)        0.355    22.262 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.938    23.200    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.527 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.429    24.956    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc__0
    SLICE_X12Y51         SRLC16E                                      r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.896    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X12Y51         SRLC16E                                      r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.293ns (27.042%)  route 3.488ns (72.958%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I1_O)        0.355    22.262 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.938    23.200    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.527 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.247    24.773    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X12Y52         SRLC16E                                      r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.441     2.896    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X12Y52         SRLC16E                                      r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.059ns (22.332%)  route 3.683ns (77.668%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.321ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621    19.988    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.459    20.447 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.294    21.740    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    21.865 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.739    22.604    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.150    22.754 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.626    23.380    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.326    23.706 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.024    24.730    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.059ns (22.332%)  route 3.683ns (77.668%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.321ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621    19.988    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.459    20.447 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.294    21.740    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    21.865 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.739    22.604    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.150    22.754 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.626    23.380    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.326    23.706 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.024    24.730    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[1]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.059ns (22.332%)  route 3.683ns (77.668%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.321ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621    19.988    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.459    20.447 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.294    21.740    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    21.865 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.739    22.604    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.150    22.754 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.626    23.380    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.326    23.706 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.024    24.730    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.742ns  (logic 1.059ns (22.332%)  route 3.683ns (77.668%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.964ns
    Source Clock Delay      (SCD):    3.321ns = ( 19.988 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.621    19.988    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.459    20.447 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.294    21.740    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[5]
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    21.865 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_i_2/O
                         net (fo=3, routed)           0.739    22.604    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_reg
    SLICE_X1Y58          LUT4 (Prop_lut4_I3_O)        0.150    22.754 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[15]_i_3/O
                         net (fo=13, routed)          0.626    23.380    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[6]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.326    23.706 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          1.024    24.730    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.509     2.964    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y55          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.645ns  (logic 1.293ns (27.838%)  route 3.352ns (72.162%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.897ns
    Source Clock Delay      (SCD):    3.325ns = ( 19.992 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604    18.271    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096    18.367 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.625    19.992    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.459    20.451 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/Q
                         net (fo=7, routed)           0.871    21.322    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I2_O)        0.152    21.474 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.433    21.907    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X5Y58          LUT3 (Prop_lut3_I1_O)        0.355    22.262 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.938    23.200    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.327    23.527 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.110    24.637    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X10Y51         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.364     1.364    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.455 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.442     2.897    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X10Y51         SRL16E                                       r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.246%)  route 0.274ns (56.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.223ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605     0.605    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.631 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.592     1.223    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X2Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164     1.387 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.274     1.661    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X0Y57          LUT6 (Prop_lut6_I2_O)        0.045     1.706 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.706    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.586    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.334ns  (logic 0.191ns (57.205%)  route 0.143ns (42.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.143    18.178    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X5Y60          LUT5 (Prop_lut5_I0_O)        0.045    18.223 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.223    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X5Y60          FDPE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.583    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y60          FDPE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.584ns  (logic 0.071ns (4.481%)  route 1.513ns (95.519%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.583ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.789    18.087    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y60          LUT6 (Prop_lut6_I0_O)        0.045    18.132 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.119    18.251    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X5Y60          FDPE                                         f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.583    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y60          FDPE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.236ns (48.257%)  route 0.253ns (51.743%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.221ns = ( 17.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590    17.888    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.146    18.034 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.082    18.115    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.045    18.160 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.171    18.332    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X3Y59          LUT6 (Prop_lut6_I5_O)        0.045    18.377 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1/O
                         net (fo=1, routed)           0.000    18.377    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.586    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.191ns (38.916%)  route 0.300ns (61.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.266    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.311 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.069    18.379    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X4Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.860     1.584    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.541ns  (logic 0.236ns (43.619%)  route 0.305ns (56.381%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.221ns = ( 17.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590    17.888    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.146    18.034 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.082    18.115    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.045    18.160 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.223    18.384    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X3Y59          LUT6 (Prop_lut6_I4_O)        0.045    18.429 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1/O
                         net (fo=1, routed)           0.000    18.429    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[1]_i_1_n_0
    SLICE_X3Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.586    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Write_Instr_Status.count_reg[1]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.191ns (34.003%)  route 0.371ns (65.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.266    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.311 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.139    18.450    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.585    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.191ns (34.003%)  route 0.371ns (65.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.266    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.311 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.139    18.450    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.585    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.562ns  (logic 0.191ns (34.003%)  route 0.371ns (65.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.585ns
    Source Clock Delay      (SCD):    1.222ns = ( 17.889 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.591    17.889    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.146    18.035 f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.231    18.266    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X4Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.311 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.139    18.450    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.861     1.585    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.236ns (41.473%)  route 0.333ns (58.527%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.221ns = ( 17.888 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.605    17.272    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    17.298 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.590    17.888    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDRE (Prop_fdre_C_Q)         0.146    18.034 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/Q
                         net (fo=15, routed)          0.082    18.115    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[6]
    SLICE_X4Y59          LUT6 (Prop_lut6_I0_O)        0.045    18.160 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.Write_Instr_Status.count[0]_i_2/O
                         net (fo=4, routed)           0.251    18.412    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun137_out
    SLICE_X2Y59          LUT6 (Prop_lut6_I2_O)        0.045    18.457 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    18.457    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.694     0.694    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.723 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.862     1.586    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.124ns (3.530%)  route 3.389ns (96.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.420     2.420    mb_block/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y60          LUT1 (Prop_lut1_I0_O)        0.124     2.544 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.969     3.513    mb_block/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y60          FDCE                                         f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.970    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.124ns (3.530%)  route 3.389ns (96.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.420     2.420    mb_block/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y60          LUT1 (Prop_lut1_I0_O)        0.124     2.544 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.969     3.513    mb_block/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y60          FDCE                                         f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.970    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.124ns (3.530%)  route 3.389ns (96.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.420     2.420    mb_block/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y60          LUT1 (Prop_lut1_I0_O)        0.124     2.544 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.969     3.513    mb_block/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y60          FDCE                                         f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.970    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.513ns  (logic 0.124ns (3.530%)  route 3.389ns (96.470%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.420     2.420    mb_block/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y60          LUT1 (Prop_lut1_I0_O)        0.124     2.544 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.969     3.513    mb_block/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X4Y60          FDCE                                         f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.505     2.970    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.124ns (3.688%)  route 3.239ns (96.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.570     2.570    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.124     2.694 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.669     3.363    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    18.041    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    18.132 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    19.640    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.124ns (3.688%)  route 3.239ns (96.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.570     2.570    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.124     2.694 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.669     3.363    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    18.041    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    18.132 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    19.640    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.124ns (3.688%)  route 3.239ns (96.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.570     2.570    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.124     2.694 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.669     3.363    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    18.041    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    18.132 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    19.640    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.363ns  (logic 0.124ns (3.688%)  route 3.239ns (96.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.570     2.570    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.124     2.694 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.669     3.363    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374    18.041    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091    18.132 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508    19.640    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 0.124ns (3.848%)  route 3.099ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.481     2.481    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     2.605 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.618     3.223    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.973    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.223ns  (logic 0.124ns (3.848%)  route 3.099ns (96.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.481     2.481    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X5Y58          LUT6 (Prop_lut6_I4_O)        0.124     2.605 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.618     3.223    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.508     2.973    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.046ns (3.686%)  route 1.202ns (96.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.143     1.143    mb_block/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.046     1.189 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     1.248    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.595    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.046ns (3.686%)  route 1.202ns (96.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.143     1.143    mb_block/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.046     1.189 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     1.248    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.595    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.046ns (3.686%)  route 1.202ns (96.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.143     1.143    mb_block/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.046     1.189 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     1.248    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.595    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.046ns (3.686%)  route 1.202ns (96.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.143     1.143    mb_block/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.046     1.189 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.059     1.248    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.595    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.045ns (3.429%)  route 1.267ns (96.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.143     1.143    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.045     1.188 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.124     1.312    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.045ns (3.429%)  route 1.267ns (96.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.143     1.143    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.045     1.188 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.124     1.312    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.045ns (3.429%)  route 1.267ns (96.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.143     1.143    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.045     1.188 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.124     1.312    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.312ns  (logic 0.045ns (3.429%)  route 1.267ns (96.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.143     1.143    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.045     1.188 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.124     1.312    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860    18.262    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X5Y59          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.045ns (3.280%)  route 1.327ns (96.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.083     1.083    mb_block/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y60          LUT1 (Prop_lut1_I0_O)        0.045     1.128 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.244     1.372    mb_block/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X1Y60          FDCE                                         f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.263    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.045ns (3.280%)  route 1.327ns (96.720%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.083     1.083    mb_block/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X4Y60          LUT1 (Prop_lut1_I0_O)        0.045     1.128 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.244     1.372    mb_block/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X1Y60          FDCE                                         f  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706    17.373    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029    17.402 f  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.861    18.263    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X1Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_usb_clk_wiz_1_0_1
  To Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.762ns  (logic 0.672ns (24.334%)  route 2.090ns (75.666%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    -0.976    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X8Y62          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDRE (Prop_fdre_C_Q)         0.518    -0.458 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=6, routed)           0.840     0.383    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X9Y61          LUT2 (Prop_lut2_I1_O)        0.154     0.537 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           1.249     1.786    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X8Y64          FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.900    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X8Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.033ns  (logic 0.642ns (31.572%)  route 1.391ns (68.428%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    -0.976ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.553    -0.976    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X10Y62         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.458 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.863     0.405    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X10Y62         LUT2 (Prop_lut2_I0_O)        0.124     0.529 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.528     1.057    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X10Y63         FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436     2.901    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y63         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.260ns  (logic 0.456ns (36.185%)  route 0.804ns (63.815%))
  Logic Levels:           0  
  Clock Path Skew:        3.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.552    -0.977    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y64         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.456    -0.521 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.804     0.283    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X10Y64         FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436     2.901    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y64         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.131ns  (logic 0.456ns (40.320%)  route 0.675ns (59.680%))
  Logic Levels:           0  
  Clock Path Skew:        3.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.554    -0.975    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y61         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.456    -0.519 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.675     0.156    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X12Y62         FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436     2.901    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X12Y62         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.457%)  route 0.485ns (51.543%))
  Logic Levels:           0  
  Clock Path Skew:        3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.618    -0.911    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.485     0.030    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y62          FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.968    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.457%)  route 0.485ns (51.543%))
  Logic Levels:           0  
  Clock Path Skew:        3.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    -0.911ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.618    -0.911    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.456    -0.455 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.485     0.030    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y62          FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.968    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.367ns (47.475%)  route 0.406ns (52.525%))
  Logic Levels:           0  
  Clock Path Skew:        4.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.502    -1.510    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367    -1.143 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.406    -0.737    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y62          FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619     3.319    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.367ns (47.475%)  route 0.406ns (52.525%))
  Logic Levels:           0  
  Clock Path Skew:        4.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.319ns
    Source Clock Delay      (SCD):    -1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.502    -1.510    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X5Y63          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.367    -1.143 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.406    -0.737    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X4Y62          FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.619     3.319    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.941ns  (logic 0.367ns (39.004%)  route 0.574ns (60.996%))
  Logic Levels:           0  
  Clock Path Skew:        4.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    -1.574ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.438    -1.574    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y61         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.367    -1.207 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.574    -0.633    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X12Y62         FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.553     3.253    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X12Y62         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.048ns  (logic 0.367ns (35.012%)  route 0.681ns (64.988%))
  Logic Levels:           0  
  Clock Path Skew:        4.828ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.436    -1.576    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X11Y64         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y64         FDRE (Prop_fdre_C_Q)         0.367    -1.209 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.681    -0.527    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X10Y64         FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y64         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.506ns  (logic 0.518ns (34.404%)  route 0.988ns (65.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        4.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.252ns
    Source Clock Delay      (SCD):    -1.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.435    -1.577    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X10Y65         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.418    -1.159 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.546    -0.612    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X10Y62         LUT2 (Prop_lut2_I1_O)        0.100    -0.512 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.441    -0.071    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X10Y63         FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.604     1.604    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.096     1.700 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.552     3.252    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y63         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.192ns (20.393%)  route 0.750ns (79.607%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    -0.637ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.562    -0.637    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X9Y61          FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y61          FDRE (Prop_fdre_C_Q)         0.141    -0.496 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=6, routed)           0.159    -0.337    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X9Y61          LUT2 (Prop_lut2_I0_O)        0.051    -0.286 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=3, routed)           0.590     0.304    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X8Y64          FDCE                                         f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.564    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X8Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 0.857ns (19.449%)  route 3.549ns (80.551%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.878     6.892    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.153     7.045 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.675     7.721    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.968    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 0.857ns (19.449%)  route 3.549ns (80.551%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.878     6.892    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.153     7.045 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.675     7.721    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.503     2.968    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X4Y62          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.400ns  (logic 0.828ns (18.818%)  route 3.572ns (81.182%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595     6.610    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.981     7.714    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X12Y62         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436     2.901    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X12Y62         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595     6.610    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966     7.700    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.900    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595     6.610    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966     7.700    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.900    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595     6.610    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966     7.700    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.900    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595     6.610    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966     7.700    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.900    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.386ns  (logic 0.828ns (18.879%)  route 3.558ns (81.121%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595     6.610    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.966     7.700    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.900    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.379ns  (logic 0.828ns (18.910%)  route 3.551ns (81.090%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.901ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595     6.610    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.959     7.693    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X10Y63         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.436     2.901    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X10Y63         FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.218ns  (logic 0.828ns (19.631%)  route 3.390ns (80.369%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns
    Source Clock Delay      (SCD):    3.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.593     1.593    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     1.689 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.625     3.314    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X0Y57          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDRE (Prop_fdre_C_Q)         0.456     3.770 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.151     4.921    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X5Y58          LUT3 (Prop_lut3_I0_O)        0.124     5.045 f  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=2, routed)           0.845     5.891    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[2]
    SLICE_X5Y58          LUT4 (Prop_lut4_I0_O)        0.124     6.015 f  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.595     6.610    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En_2_sn_1
    SLICE_X5Y60          LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.798     7.532    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X8Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.374     1.374    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.091     1.465 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.435     2.900    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X8Y64          FDCE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.812%)  route 0.061ns (27.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.212    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.376 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.061     1.437    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.598    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.209    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y61          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.350 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.119     1.469    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.595    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.661%)  route 0.122ns (46.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.209    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y61          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.350 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.122     1.472    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.595    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.868%)  route 0.126ns (47.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.595ns
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.589     1.209    mb_block/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X4Y61          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     1.350 r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.126     1.476    mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.860     1.595    mb_block/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X4Y60          FDCE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.854%)  route 0.124ns (43.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.211    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.375 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.124     1.499    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.598    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.713%)  route 0.125ns (43.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.592     1.212    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164     1.376 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/Q
                         net (fo=4, routed)           0.125     1.501    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[1]
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.598    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.438%)  route 0.178ns (54.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.180    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X14Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.148     1.328 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[26]/Q
                         net (fo=3, routed)           0.178     1.506    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[26]
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.564    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.784%)  route 0.135ns (45.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.211    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.375 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.135     1.510    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.598    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.164ns (54.378%)  route 0.138ns (45.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.598ns
    Source Clock Delay      (SCD):    1.211ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.591     1.211    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y60          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDRE (Prop_fdre_C_Q)         0.164     1.375 r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[5]/Q
                         net (fo=3, routed)           0.138     1.512    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[5]
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.862     1.598    mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X3Y58          FDRE                                         r  mb_block/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.148ns (44.241%)  route 0.187ns (55.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.564ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.594     0.594    mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.620 r  mb_block/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.560     1.180    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X14Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y63         FDRE (Prop_fdre_C_Q)         0.148     1.328 r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[27]/Q
                         net (fo=3, routed)           0.187     1.514    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[27]
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.706     0.706    mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.029     0.735 r  mb_block/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.828     1.564    mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X13Y63         FDRE                                         r  mb_block/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 1.133ns (29.843%)  route 2.664ns (70.157%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[3]/G
    SLICE_X36Y32         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[3]/Q
                         net (fo=1, routed)           0.962     1.723    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_1[2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I1_O)        0.124     1.847 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_4/O
                         net (fo=2, routed)           0.893     2.741    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_4_n_0
    SLICE_X32Y32         LUT5 (Prop_lut5_I4_O)        0.124     2.865 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[7]_i_2/O
                         net (fo=1, routed)           0.808     3.673    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[7]_i_2_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.124     3.797 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     3.797    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[7]
    SLICE_X32Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.400ns  (logic 1.009ns (29.681%)  route 2.391ns (70.319%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[2]/G
    SLICE_X36Y32         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[2]/Q
                         net (fo=2, routed)           1.132     1.893    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_1[1]
    SLICE_X32Y32         LUT4 (Prop_lut4_I3_O)        0.124     2.017 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_3/O
                         net (fo=1, routed)           0.738     2.755    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_3_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I2_O)        0.124     2.879 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.520     3.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[6]
    SLICE_X34Y29         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.357ns  (logic 1.075ns (32.027%)  route 2.282ns (67.973%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[0]/G
    SLICE_X38Y35         LDCE (EnToQ_ldce_G_Q)        0.827     0.827 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[0]/Q
                         net (fo=2, routed)           1.148     1.975    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_2[0]
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.124     2.099 f  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[0]_i_2/O
                         net (fo=1, routed)           0.798     2.896    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[0]_i_2_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.124     3.020 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[0]_i_1/O
                         net (fo=1, routed)           0.336     3.357    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[0]
    SLICE_X34Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.243ns  (logic 1.009ns (31.109%)  route 2.234ns (68.891%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[1]/G
    SLICE_X36Y32         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[1]/Q
                         net (fo=1, routed)           0.862     1.623    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/m1_index[1]
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.124     1.747 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/text_addr_reg[5]_i_3/O
                         net (fo=2, routed)           0.711     2.459    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124     2.583 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.661     3.243    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[5]
    SLICE_X34Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.193ns  (logic 1.160ns (36.334%)  route 2.033ns (63.666%))
  Logic Levels:           4  (LDCE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[2]/G
    SLICE_X36Y33         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[2]/Q
                         net (fo=2, routed)           0.812     1.574    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_0[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124     1.698 f  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[2]_i_3/O
                         net (fo=1, routed)           0.426     2.124    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[2]_i_3_n_0
    SLICE_X36Y32         LUT6 (Prop_lut6_I5_O)        0.124     2.248 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[2]_i_2/O
                         net (fo=1, routed)           0.795     3.043    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[2]_i_2_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I4_O)        0.150     3.193 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.193    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[2]
    SLICE_X36Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.092ns  (logic 1.205ns (38.975%)  route 1.887ns (61.025%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[3]/G
    SLICE_X37Y32         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[3]/Q
                         net (fo=2, routed)           0.547     1.308    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_2[3]
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.118     1.426 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_2/O
                         net (fo=1, routed)           0.955     2.381    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_2_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I3_O)        0.326     2.707 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1/O
                         net (fo=1, routed)           0.385     3.092    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[3]
    SLICE_X32Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.876ns  (logic 1.009ns (35.086%)  route 1.867ns (64.914%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[1]/G
    SLICE_X36Y32         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[1]/Q
                         net (fo=1, routed)           0.862     1.623    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/m1_index[1]
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.124     1.747 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/text_addr_reg[5]_i_3/O
                         net (fo=2, routed)           0.664     2.412    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]
    SLICE_X35Y32         LUT6 (Prop_lut6_I1_O)        0.124     2.536 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[1]_i_1/O
                         net (fo=1, routed)           0.340     2.876    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[1]
    SLICE_X35Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.824ns  (logic 1.244ns (44.055%)  route 1.580ns (55.945%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[0]/G
    SLICE_X36Y33         LDCE (EnToQ_ldce_G_Q)        0.762     0.762 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[0]/Q
                         net (fo=1, routed)           0.579     1.341    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_0[0]
    SLICE_X36Y32         LUT4 (Prop_lut4_I1_O)        0.150     1.491 f  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[4]_i_3/O
                         net (fo=2, routed)           1.001     2.492    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[4]_i_3_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.332     2.824 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.824    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[4]
    SLICE_X32Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.043ns  (logic 0.807ns (39.506%)  route 1.236ns (60.494%))
  Logic Levels:           3  (LDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[6]/G
    SLICE_X35Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[6]/Q
                         net (fo=1, routed)           0.493     1.052    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[6]
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.124     1.176 f  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_3/O
                         net (fo=1, routed)           0.743     1.919    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_3_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I3_O)        0.124     2.043 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     2.043    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[10]
    SLICE_X31Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.878ns  (logic 0.683ns (36.359%)  route 1.195ns (63.641%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[5]/G
    SLICE_X31Y31         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[5]/Q
                         net (fo=1, routed)           0.656     1.215    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[5]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.124     1.339 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.539     1.878    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[9]
    SLICE_X30Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.203ns (52.724%)  route 0.182ns (47.276%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[4]/G
    SLICE_X32Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[4]/Q
                         net (fo=1, routed)           0.182     0.340    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[4]
    SLICE_X31Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.385 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.385    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[8]
    SLICE_X31Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.203ns (50.802%)  route 0.197ns (49.198%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[3]/G
    SLICE_X32Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[3]/Q
                         net (fo=1, routed)           0.197     0.355    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[3]
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.400 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[7]
    SLICE_X32Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.489ns  (logic 0.268ns (54.812%)  route 0.221ns (45.188%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[0]/G
    SLICE_X34Y31         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[0]/Q
                         net (fo=1, routed)           0.049     0.227    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[0]
    SLICE_X35Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.272 f  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[4]_i_4/O
                         net (fo=1, routed)           0.172     0.444    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[4]_i_4_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.489 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.489    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[4]
    SLICE_X32Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.501ns  (logic 0.265ns (52.902%)  route 0.236ns (47.098%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[1]/G
    SLICE_X37Y32         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[1]/Q
                         net (fo=2, routed)           0.123     0.343    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_2[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.388 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     0.501    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[1]
    SLICE_X35Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.203ns (33.526%)  route 0.402ns (66.474%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[5]/G
    SLICE_X31Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[5]/Q
                         net (fo=1, routed)           0.220     0.378    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[5]
    SLICE_X31Y31         LUT4 (Prop_lut4_I3_O)        0.045     0.423 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[9]_i_1/O
                         net (fo=1, routed)           0.182     0.605    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[9]
    SLICE_X30Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.248ns (38.707%)  route 0.393ns (61.293%))
  Logic Levels:           3  (LDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[6]/G
    SLICE_X35Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[6]/Q
                         net (fo=1, routed)           0.156     0.314    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[6]
    SLICE_X35Y31         LUT5 (Prop_lut5_I2_O)        0.045     0.359 f  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_3/O
                         net (fo=1, routed)           0.237     0.596    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_3_n_0
    SLICE_X31Y31         LUT5 (Prop_lut5_I3_O)        0.045     0.641 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.641    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[10]
    SLICE_X31Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.805ns  (logic 0.248ns (30.815%)  route 0.557ns (69.185%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[2]/G
    SLICE_X36Y31         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[2]/Q
                         net (fo=1, routed)           0.162     0.320    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.365 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_4/O
                         net (fo=1, routed)           0.233     0.597    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_4_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.045     0.642 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.162     0.805    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[6]
    SLICE_X34Y29         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.313ns (37.092%)  route 0.531ns (62.908%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[3]/G
    SLICE_X36Y33         LDCE (EnToQ_ldce_G_Q)        0.223     0.223 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[3]/Q
                         net (fo=1, routed)           0.225     0.448    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_0[2]
    SLICE_X32Y32         LUT6 (Prop_lut6_I2_O)        0.045     0.493 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_4/O
                         net (fo=2, routed)           0.184     0.677    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_4_n_0
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.045     0.722 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1/O
                         net (fo=1, routed)           0.122     0.844    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[3]
    SLICE_X32Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.881ns  (logic 0.375ns (42.551%)  route 0.506ns (57.449%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[0]/G
    SLICE_X36Y32         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[0]/Q
                         net (fo=1, routed)           0.162     0.382    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[3]_i_1_1[0]
    SLICE_X36Y32         LUT4 (Prop_lut4_I3_O)        0.043     0.425 f  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[4]_i_3/O
                         net (fo=2, routed)           0.232     0.656    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[4]_i_3_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.112     0.768 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     0.881    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[0]
    SLICE_X34Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.248ns (27.494%)  route 0.654ns (72.506%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/G
    SLICE_X35Y32         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/Q
                         net (fo=1, routed)           0.158     0.316    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1_0[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I0_O)        0.045     0.361 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]_i_2/O
                         net (fo=1, routed)           0.273     0.634    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]_i_2_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I1_O)        0.045     0.679 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.223     0.902    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[5]
    SLICE_X34Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay           274 Endpoints
Min Delay           274 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__22/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.524ns  (logic 4.843ns (27.636%)  route 12.681ns (72.364%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.544     1.544    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         1.660     3.722    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20/O
                         net (fo=5, routed)           1.563     5.409    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.152     5.561 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_1/O
                         net (fo=1, routed)           0.597     6.158    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.049    10.207 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0/P[6]
                         net (fo=30, routed)          8.862    19.068    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_n_99
    SLICE_X11Y70         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__22/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__19/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.503ns  (logic 4.843ns (27.669%)  route 12.660ns (72.331%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.544     1.544    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         1.660     3.722    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20/O
                         net (fo=5, routed)           1.563     5.409    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.152     5.561 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_1/O
                         net (fo=1, routed)           0.597     6.158    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.049    10.207 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0/P[6]
                         net (fo=30, routed)          8.841    19.048    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_n_99
    SLICE_X14Y69         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__19/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__24/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.443ns  (logic 4.843ns (27.765%)  route 12.600ns (72.235%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.544     1.544    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         1.660     3.722    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20/O
                         net (fo=5, routed)           1.563     5.409    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.152     5.561 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_1/O
                         net (fo=1, routed)           0.597     6.158    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.049    10.207 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0/P[6]
                         net (fo=30, routed)          8.781    18.987    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_n_99
    SLICE_X14Y77         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__24/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__18/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.254ns  (logic 4.843ns (28.069%)  route 12.411ns (71.931%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.544     1.544    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         1.660     3.722    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20/O
                         net (fo=5, routed)           1.563     5.409    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.152     5.561 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_1/O
                         net (fo=1, routed)           0.597     6.158    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.049    10.207 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0/P[6]
                         net (fo=30, routed)          8.592    18.798    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_n_99
    SLICE_X14Y77         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__18/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__23/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.952ns  (logic 4.843ns (28.569%)  route 12.109ns (71.431%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.544     1.544    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         1.660     3.722    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20/O
                         net (fo=5, routed)           1.563     5.409    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.152     5.561 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_1/O
                         net (fo=1, routed)           0.597     6.158    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.049    10.207 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0/P[6]
                         net (fo=30, routed)          8.290    18.497    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_n_99
    SLICE_X8Y73          LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__23/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__21/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.934ns  (logic 4.843ns (28.600%)  route 12.091ns (71.400%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.544     1.544    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         1.660     3.722    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20/O
                         net (fo=5, routed)           1.563     5.409    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.152     5.561 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_1/O
                         net (fo=1, routed)           0.597     6.158    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.049    10.207 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0/P[6]
                         net (fo=30, routed)          8.271    18.478    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_n_99
    SLICE_X10Y76         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__21/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.697ns  (logic 5.385ns (32.252%)  route 11.312ns (67.748%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.553     1.553    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y18         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=45, routed)          1.348     3.357    mb_block/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_10/O
                         net (fo=69, routed)          0.945     4.427    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_10_n_0
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.551 f  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_106/O
                         net (fo=33, routed)          1.420     5.970    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_106_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.149     6.119 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_63/O
                         net (fo=16, routed)          1.616     7.736    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_63_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I0_O)        0.332     8.068 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_131/O
                         net (fo=1, routed)           0.000     8.068    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_131_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.581 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.581    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_85_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.904 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_45/O[1]
                         net (fo=3, routed)           1.774    10.677    mb_block/hdmi_text_controller_0/inst_n_43
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.306    10.983 r  mb_block/hdmi_text_controller_0/addr_reg[2]_i_49/O
                         net (fo=2, routed)           0.722    11.705    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_19_1
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.150    11.855 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_23/O
                         net (fo=2, routed)           0.668    12.523    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_23_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.332    12.855 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_27/O
                         net (fo=1, routed)           0.000    12.855    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_27_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.368 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.368    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.691 f  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_12/O[1]
                         net (fo=1, routed)           0.577    14.268    mb_block/hdmi_text_controller_0/inst_n_194
    SLICE_X15Y25         LUT1 (Prop_lut1_I0_O)        0.306    14.574 r  mb_block/hdmi_text_controller_0/addr_reg[2]_i_11/O
                         net (fo=1, routed)           0.000    14.574    mb_block/hdmi_text_controller_0/addr_reg[2]_i_11_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.154 r  mb_block/hdmi_text_controller_0/addr_reg[2]_i_9/O[2]
                         net (fo=1, routed)           0.935    16.090    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_3_0[2]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.302    16.392 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_8/O
                         net (fo=1, routed)           0.000    16.392    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_8_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.619 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_3/O[1]
                         net (fo=2, routed)           0.807    17.425    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_99[1]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.325    17.750 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[4]_i_1/O
                         net (fo=2, routed)           0.500    18.250    mb_block/hdmi_text_controller_0/inst/frame/color_instance/D[1]
    SLICE_X30Y25         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.518ns  (logic 5.363ns (32.468%)  route 11.155ns (67.532%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.553     1.553    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y18         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDCE (Prop_fdce_C_Q)         0.456     2.009 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[5]/Q
                         net (fo=45, routed)          1.348     3.357    mb_block/hdmi_text_controller_0/inst/vga/drawY[5]
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124     3.481 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_10/O
                         net (fo=69, routed)          0.945     4.427    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_10_n_0
    SLICE_X38Y24         LUT2 (Prop_lut2_I1_O)        0.124     4.551 f  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_106/O
                         net (fo=33, routed)          1.420     5.970    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_106_n_0
    SLICE_X33Y32         LUT4 (Prop_lut4_I0_O)        0.149     6.119 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_63/O
                         net (fo=16, routed)          1.616     7.736    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_63_n_0
    SLICE_X38Y21         LUT4 (Prop_lut4_I0_O)        0.332     8.068 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_131/O
                         net (fo=1, routed)           0.000     8.068    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_131_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.581 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_85/CO[3]
                         net (fo=1, routed)           0.000     8.581    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_85_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.904 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_45/O[1]
                         net (fo=3, routed)           1.774    10.677    mb_block/hdmi_text_controller_0/inst_n_43
    SLICE_X13Y22         LUT3 (Prop_lut3_I1_O)        0.306    10.983 r  mb_block/hdmi_text_controller_0/addr_reg[2]_i_49/O
                         net (fo=2, routed)           0.722    11.705    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_19_1
    SLICE_X13Y21         LUT5 (Prop_lut5_I4_O)        0.150    11.855 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_23/O
                         net (fo=2, routed)           0.668    12.523    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_23_n_0
    SLICE_X14Y22         LUT6 (Prop_lut6_I0_O)        0.332    12.855 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_27/O
                         net (fo=1, routed)           0.000    12.855    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_27_n_0
    SLICE_X14Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.368 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    13.368    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_13_n_0
    SLICE_X14Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.691 f  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_12/O[1]
                         net (fo=1, routed)           0.577    14.268    mb_block/hdmi_text_controller_0/inst_n_194
    SLICE_X15Y25         LUT1 (Prop_lut1_I0_O)        0.306    14.574 r  mb_block/hdmi_text_controller_0/addr_reg[2]_i_11/O
                         net (fo=1, routed)           0.000    14.574    mb_block/hdmi_text_controller_0/addr_reg[2]_i_11_n_0
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.154 r  mb_block/hdmi_text_controller_0/addr_reg[2]_i_9/O[2]
                         net (fo=1, routed)           0.935    16.090    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_3_0[2]
    SLICE_X31Y26         LUT2 (Prop_lut2_I0_O)        0.302    16.392 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_8/O
                         net (fo=1, routed)           0.000    16.392    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_8_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    16.619 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[4]_i_3/O[1]
                         net (fo=2, routed)           0.807    17.425    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_99[1]
    SLICE_X30Y26         LUT3 (Prop_lut3_I1_O)        0.303    17.728 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[3]_i_1/O
                         net (fo=2, routed)           0.343    18.071    mb_block/hdmi_text_controller_0/inst/frame/color_instance/D[0]
    SLICE_X30Y25         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__20/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.418ns  (logic 4.843ns (29.498%)  route 11.575ns (70.502%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.544     1.544    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         1.660     3.722    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20/O
                         net (fo=5, routed)           1.563     5.409    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.152     5.561 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_1/O
                         net (fo=1, routed)           0.597     6.158    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.049    10.207 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0/P[6]
                         net (fo=30, routed)          7.756    17.962    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_n_99
    SLICE_X8Y81          LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__20/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__17/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.209ns  (logic 4.843ns (29.879%)  route 11.366ns (70.121%))
  Logic Levels:           3  (DSP48E1=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.544     1.544    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.518     2.062 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         1.660     3.722    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X33Y24         LUT6 (Prop_lut6_I3_O)        0.124     3.846 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20/O
                         net (fo=5, routed)           1.563     5.409    mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_20_n_0
    SLICE_X51Y22         LUT5 (Prop_lut5_I1_O)        0.152     5.561 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr0_i_1/O
                         net (fo=1, routed)           0.597     6.158    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_0[9]
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_A[9]_P[6])
                                                      4.049    10.207 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0/P[6]
                         net (fo=30, routed)          7.546    17.753    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr0_n_99
    SLICE_X13Y87         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[6]_rep__17/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.641ns  (logic 0.275ns (42.909%)  route 0.366ns (57.091%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.549     0.549    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     0.713 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[2]/Q
                         net (fo=128, routed)         0.366     1.078    mb_block/hdmi_text_controller_0/inst/vga/drawY[2]
    SLICE_X31Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.123 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     1.123    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_7_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.189 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_1/O[2]
                         net (fo=2, routed)           0.000     1.189    mb_block/hdmi_text_controller_0/inst/frame/color_instance/O[2]
    SLICE_X31Y25         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.873ns  (logic 0.209ns (23.934%)  route 0.664ns (76.066%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.549     0.549    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     0.713 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         0.502     1.215    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X35Y30         LUT4 (Prop_lut4_I2_O)        0.045     1.260 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[0]_i_1/O
                         net (fo=1, routed)           0.162     1.422    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[0]
    SLICE_X34Y30         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.874ns  (logic 0.251ns (28.734%)  route 0.623ns (71.266%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554     0.554    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y19         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[1]/Q
                         net (fo=163, routed)         0.623     1.317    mb_block/hdmi_text_controller_0/inst/vga/drawY[1]
    SLICE_X31Y25         LUT2 (Prop_lut2_I0_O)        0.045     1.362 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_8/O
                         net (fo=1, routed)           0.000     1.362    mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_8_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.427 r  mb_block/hdmi_text_controller_0/inst/vga/addr_reg[2]_i_1/O[1]
                         net (fo=2, routed)           0.000     1.427    mb_block/hdmi_text_controller_0/inst/frame/color_instance/O[1]
    SLICE_X31Y25         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.879ns  (logic 0.186ns (21.155%)  route 0.693ns (78.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.554     0.554    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X31Y20         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[4]/Q
                         net (fo=83, routed)          0.693     1.388    mb_block/hdmi_text_controller_0/inst/vga/drawX[4]
    SLICE_X31Y31         LUT5 (Prop_lut5_I2_O)        0.045     1.433 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.433    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[10]
    SLICE_X31Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.186ns (20.898%)  route 0.704ns (79.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.556     0.556    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X33Y18         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[6]/Q
                         net (fo=53, routed)          0.704     1.401    mb_block/hdmi_text_controller_0/inst/vga/drawX[6]
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.045     1.446 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.446    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[7]
    SLICE_X32Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.899ns  (logic 0.231ns (25.709%)  route 0.668ns (74.291%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552     0.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=56, routed)          0.205     0.898    mb_block/hdmi_text_controller_0/inst/vga/drawY[4]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.943 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[9]_i_2/O
                         net (fo=13, routed)          0.124     1.067    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[9]_i_2_n_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.112 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[2]_i_1/O
                         net (fo=1, routed)           0.338     1.450    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[2]
    SLICE_X34Y27         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.186ns (20.665%)  route 0.714ns (79.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.556     0.556    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X39Y18         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDCE (Prop_fdce_C_Q)         0.141     0.697 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[5]/Q
                         net (fo=70, routed)          0.598     1.295    mb_block/hdmi_text_controller_0/inst/vga/drawX[5]
    SLICE_X32Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.340 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[4]_i_1/O
                         net (fo=1, routed)           0.116     1.456    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[4]
    SLICE_X32Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.231ns (25.517%)  route 0.674ns (74.483%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.552     0.552    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X35Y27         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDCE (Prop_fdce_C_Q)         0.141     0.693 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[4]/Q
                         net (fo=56, routed)          0.205     0.898    mb_block/hdmi_text_controller_0/inst/vga/drawY[4]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.943 f  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[9]_i_2/O
                         net (fo=13, routed)          0.469     1.412    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[9]_i_2_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I4_O)        0.045     1.457 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.457    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[8]
    SLICE_X31Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/read_addr_wins_reg[1]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.910ns  (logic 0.209ns (22.969%)  route 0.701ns (77.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.553     0.553    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X30Y21         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDCE (Prop_fdce_C_Q)         0.164     0.717 r  mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0/Q
                         net (fo=105, routed)         0.266     0.982    mb_block/hdmi_text_controller_0/inst/vga/hc_reg[0]_rep__0_n_0
    SLICE_X31Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.027 r  mb_block/hdmi_text_controller_0/inst/vga/read_addr_wins_reg[1]_i_1/O
                         net (fo=15, routed)          0.435     1.463    mb_block/hdmi_text_controller_0/inst/frame/color_instance/C[1]
    SLICE_X43Y27         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/read_addr_wins_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.935ns  (logic 0.206ns (22.043%)  route 0.729ns (77.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.549     0.549    mb_block/hdmi_text_controller_0/inst/vga/clk_out1
    SLICE_X34Y24         FDCE                                         r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y24         FDCE (Prop_fdce_C_Q)         0.164     0.713 r  mb_block/hdmi_text_controller_0/inst/vga/vc_reg[0]/Q
                         net (fo=181, routed)         0.502     1.215    mb_block/hdmi_text_controller_0/inst/vga/A[0]
    SLICE_X35Y30         LUT5 (Prop_lut5_I2_O)        0.042     1.257 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.227     1.483    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[1]
    SLICE_X34Y30         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_mb_usb_clk_wiz_1_0_1
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 4.001ns (55.157%)  route 3.253ns (44.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.636    -0.893    mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y49          FDSE                                         r  mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDSE (Prop_fdse_C_Q)         0.456    -0.437 r  mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           3.253     2.816    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.545     6.361 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     6.361    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_usb_rst_tri_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 4.024ns (57.924%)  route 2.923ns (42.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.634    -0.895    mb_block/gpio_usb_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y42          FDRE                                         r  mb_block/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.518    -0.377 r  mb_block/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           2.923     2.547    gpio_usb_rst_tri_o_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.506     6.053 r  gpio_usb_rst_tri_o_OBUF_inst/O
                         net (fo=0)                   0.000     6.053    gpio_usb_rst_tri_o
    V13                                                               r  gpio_usb_rst_tri_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 3.962ns (59.812%)  route 2.662ns (40.188%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.631    -0.898    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X3Y34          FDSE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.456    -0.442 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           2.662     2.221    usb_spi_mosi_OBUF
    V15                  OBUF (Prop_obuf_I_O)         3.506     5.727 r  usb_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     5.727    usb_spi_mosi
    V15                                                               r  usb_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.401ns  (logic 3.948ns (61.677%)  route 2.453ns (38.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.627    -0.902    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X5Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.456    -0.446 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           2.453     2.007    usb_spi_ss_OBUF
    T12                  OBUF (Prop_obuf_I_O)         3.492     5.499 r  usb_spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     5.499    usb_spi_ss
    T12                                                               r  usb_spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.979ns  (logic 3.978ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.677    -0.852    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.472    -0.380 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.379    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.506     3.127 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.127    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 1.384ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.587    -0.612    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    OLOGIC_X0Y10         FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y10         FDRE (Prop_fdre_C_Q)         0.177    -0.435 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_OF_4_GENERATE.SCK_O_EQ_4_NO_STARTUP_USED.SCK_O_EQ_4_FDRE_INST/Q
                         net (fo=1, routed)           0.001    -0.434    usb_spi_sclk_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.207     0.773 r  usb_spi_sclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.773    usb_spi_sclk
    V14                                                               r  usb_spi_sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_ss
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.334ns (67.720%)  route 0.636ns (32.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.588    -0.611    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X5Y33          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O_reg[0]/Q
                         net (fo=1, routed)           0.636     0.166    usb_spi_ss_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.193     1.359 r  usb_spi_ss_OBUF_inst/O
                         net (fo=0)                   0.000     1.359    usb_spi_ss
    T12                                                               r  usb_spi_ss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usb_spi_mosi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.348ns (63.465%)  route 0.776ns (36.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.591    -0.608    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/ext_spi_clk
    SLICE_X3Y34          FDSE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDSE (Prop_fdse_C_Q)         0.141    -0.467 r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Serial_Dout_reg/Q
                         net (fo=3, routed)           0.776     0.309    usb_spi_mosi_OBUF
    V15                  OBUF (Prop_obuf_I_O)         1.207     1.516 r  usb_spi_mosi_OBUF_inst/O
                         net (fo=0)                   0.000     1.516    usb_spi_mosi
    V15                                                               r  usb_spi_mosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpio_usb_rst_tri_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.371ns (60.854%)  route 0.882ns (39.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.592    -0.607    mb_block/gpio_usb_rst/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y42          FDRE                                         r  mb_block/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  mb_block/gpio_usb_rst/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.882     0.439    gpio_usb_rst_tri_o_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.207     1.646 r  gpio_usb_rst_tri_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.646    gpio_usb_rst_tri_o
    V13                                                               r  gpio_usb_rst_tri_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rtl_0_txd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.387ns (57.694%)  route 1.017ns (42.306%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.594    -0.605    mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X4Y49          FDSE                                         r  mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDSE (Prop_fdse_C_Q)         0.141    -0.464 r  mb_block/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           1.017     0.553    uart_rtl_0_txd_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.246     1.798 r  uart_rtl_0_txd_OBUF_inst/O
                         net (fo=0)                   0.000     1.798    uart_rtl_0_txd
    A16                                                               r  uart_rtl_0_txd (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.982ns  (logic 4.518ns (37.707%)  route 7.464ns (62.293%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.673     3.695    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3/O
                         net (fo=1, routed)           0.000     3.819    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry/CO[3]
                         net (fo=1, routed)           0.000     4.369    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.483    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 f  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1/O[0]
                         net (fo=9, routed)           0.996     5.702    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1_n_7
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.299     6.001 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3/O
                         net (fo=1, routed)           0.000     6.001    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.551 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0/O[1]
                         net (fo=3, routed)           1.107     7.992    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0_n_6
    SLICE_X40Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.295 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.295    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.116 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1/CO[0]
                         net (fo=4, routed)           0.610     9.725    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1_n_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.373    10.098 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9/O
                         net (fo=5, routed)           0.671    10.769    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.893 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_5/O
                         net (fo=4, routed)           1.015    11.908    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_5_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.032 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_7/O
                         net (fo=2, routed)           0.825    12.856    mb_block/hdmi_text_controller_0/inst/timeA/min1[2]
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.124    12.980 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[2]_i_1/O
                         net (fo=1, routed)           0.568    13.548    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/text_blk_reg[3]_i_4[2]
    SLICE_X36Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.521ns  (logic 4.518ns (39.217%)  route 7.003ns (60.783%))
  Logic Levels:           14  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.673     3.695    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3/O
                         net (fo=1, routed)           0.000     3.819    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry/CO[3]
                         net (fo=1, routed)           0.000     4.369    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.483    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 f  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1/O[0]
                         net (fo=9, routed)           0.996     5.702    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1_n_7
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.299     6.001 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3/O
                         net (fo=1, routed)           0.000     6.001    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.551 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0/O[1]
                         net (fo=3, routed)           1.107     7.992    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0_n_6
    SLICE_X40Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.295 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.295    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.116 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1/CO[0]
                         net (fo=4, routed)           0.610     9.725    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1_n_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.373    10.098 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9/O
                         net (fo=5, routed)           0.671    10.769    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    10.893 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_5/O
                         net (fo=4, routed)           0.827    11.720    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_5_n_0
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.844 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_8/O
                         net (fo=2, routed)           0.646    12.490    mb_block/hdmi_text_controller_0/inst/timeA/min1[1]
    SLICE_X36Y33         LUT2 (Prop_lut2_I0_O)        0.124    12.614 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.473    13.087    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/text_blk_reg[3]_i_4[1]
    SLICE_X36Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.245ns  (logic 4.394ns (39.077%)  route 6.851ns (60.923%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.673     3.695    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3/O
                         net (fo=1, routed)           0.000     3.819    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry/CO[3]
                         net (fo=1, routed)           0.000     4.369    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.483    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 f  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1/O[0]
                         net (fo=9, routed)           0.996     5.702    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1_n_7
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.299     6.001 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3/O
                         net (fo=1, routed)           0.000     6.001    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.551 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0/O[1]
                         net (fo=3, routed)           1.107     7.992    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0_n_6
    SLICE_X40Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.295 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.295    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.116 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1/CO[0]
                         net (fo=4, routed)           0.610     9.725    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1_n_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.373    10.098 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9/O
                         net (fo=5, routed)           0.838    10.936    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.060 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_3/O
                         net (fo=6, routed)           0.996    12.056    mb_block/hdmi_text_controller_0/inst/timeA/min10[1]
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124    12.180 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.631    12.811    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/text_blk_reg[3]_i_4[1]
    SLICE_X36Y33         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.991ns  (logic 4.394ns (39.978%)  route 6.597ns (60.022%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.673     3.695    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3/O
                         net (fo=1, routed)           0.000     3.819    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry/CO[3]
                         net (fo=1, routed)           0.000     4.369    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.483    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 f  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1/O[0]
                         net (fo=9, routed)           0.996     5.702    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1_n_7
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.299     6.001 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3/O
                         net (fo=1, routed)           0.000     6.001    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.551 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0/O[1]
                         net (fo=3, routed)           1.107     7.992    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0_n_6
    SLICE_X40Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.295 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.295    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.116 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1/CO[0]
                         net (fo=4, routed)           0.610     9.725    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1_n_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.373    10.098 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9/O
                         net (fo=5, routed)           0.838    10.936    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.060 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_3/O
                         net (fo=6, routed)           0.872    11.932    mb_block/hdmi_text_controller_0/inst/timeA/min10[1]
    SLICE_X37Y34         LUT6 (Prop_lut6_I0_O)        0.124    12.056 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_1/O
                         net (fo=4, routed)           0.502    12.557    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/text_blk_reg[3]_i_4[3]
    SLICE_X36Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.820ns  (logic 4.394ns (40.609%)  route 6.426ns (59.391%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.673     3.695    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3/O
                         net (fo=1, routed)           0.000     3.819    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry/CO[3]
                         net (fo=1, routed)           0.000     4.369    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.483    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 f  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1/O[0]
                         net (fo=9, routed)           0.996     5.702    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1_n_7
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.299     6.001 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3/O
                         net (fo=1, routed)           0.000     6.001    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.551 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0/O[1]
                         net (fo=3, routed)           1.107     7.992    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0_n_6
    SLICE_X40Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.295 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.295    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.116 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1/CO[0]
                         net (fo=4, routed)           0.610     9.725    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1_n_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.373    10.098 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9/O
                         net (fo=5, routed)           0.838    10.936    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9_n_0
    SLICE_X37Y36         LUT6 (Prop_lut6_I4_O)        0.124    11.060 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_3/O
                         net (fo=6, routed)           0.867    11.927    mb_block/hdmi_text_controller_0/inst/timeA/min10[1]
    SLICE_X37Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.051 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.336    12.387    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/text_blk_reg[3]_i_4[0]
    SLICE_X36Y33         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.434ns  (logic 4.628ns (44.355%)  route 5.806ns (55.645%))
  Logic Levels:           13  (CARRY4=7 LUT1=1 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.673     3.695    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3/O
                         net (fo=1, routed)           0.000     3.819    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry/CO[3]
                         net (fo=1, routed)           0.000     4.369    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.483    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 f  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1/O[0]
                         net (fo=9, routed)           0.996     5.702    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1_n_7
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.299     6.001 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3/O
                         net (fo=1, routed)           0.000     6.001    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.551 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0/O[1]
                         net (fo=3, routed)           1.107     7.992    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0_n_6
    SLICE_X40Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.295 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.295    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.116 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1/CO[0]
                         net (fo=4, routed)           0.610     9.725    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1_n_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.373    10.098 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9/O
                         net (fo=5, routed)           0.585    10.683    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.150    10.833 f  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_4__0/O
                         net (fo=2, routed)           0.645    11.478    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_4__0_n_0
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.332    11.810 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.190    12.000    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/text_blk_reg[3]_i_4[2]
    SLICE_X36Y33         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.343ns  (logic 3.600ns (34.808%)  route 6.743ns (65.192%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.953     3.975    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.099 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_i_3/O
                         net (fo=1, routed)           0.000     4.099    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_i_3_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.632 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry/CO[3]
                         net (fo=1, routed)           0.000     4.632    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.947 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry__0/O[3]
                         net (fo=2, routed)           0.443     5.390    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry__0_n_4
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731     6.121 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__15_carry/O[1]
                         net (fo=1, routed)           0.441     6.562    mb_block/hdmi_text_controller_0/inst/timeA/s101__15_carry_n_6
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.303     6.865 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_i_1/O
                         net (fo=1, routed)           0.000     6.865    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.241 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry/CO[3]
                         net (fo=1, routed)           0.000     7.241    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.460 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry__0/O[0]
                         net (fo=6, routed)           1.482     8.943    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry__0_n_7
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.295     9.238 r  mb_block/hdmi_text_controller_0/inst/timeA/text_addr_reg[5]_i_5/O
                         net (fo=2, routed)           0.966    10.204    mb_block/hdmi_text_controller_0/inst/vga/sec1[1]
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    10.328 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]_i_2/O
                         net (fo=1, routed)           0.796    11.124    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]_i_2_n_0
    SLICE_X35Y31         LUT5 (Prop_lut5_I1_O)        0.124    11.248 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[5]_i_1/O
                         net (fo=1, routed)           0.661    11.909    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[5]
    SLICE_X34Y31         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.889ns  (logic 3.600ns (36.403%)  route 6.289ns (63.597%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.953     3.975    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.099 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_i_3/O
                         net (fo=1, routed)           0.000     4.099    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_i_3_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.632 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry/CO[3]
                         net (fo=1, routed)           0.000     4.632    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.947 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry__0/O[3]
                         net (fo=2, routed)           0.443     5.390    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry__0_n_4
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731     6.121 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__15_carry/O[1]
                         net (fo=1, routed)           0.441     6.562    mb_block/hdmi_text_controller_0/inst/timeA/s101__15_carry_n_6
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.303     6.865 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_i_1/O
                         net (fo=1, routed)           0.000     6.865    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.241 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry/CO[3]
                         net (fo=1, routed)           0.000     7.241    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.460 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry__0/O[0]
                         net (fo=6, routed)           1.482     8.943    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry__0_n_7
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.295     9.238 r  mb_block/hdmi_text_controller_0/inst/timeA/text_addr_reg[5]_i_5/O
                         net (fo=2, routed)           0.964    10.202    mb_block/hdmi_text_controller_0/inst/vga/sec1[1]
    SLICE_X35Y32         LUT3 (Prop_lut3_I2_O)        0.124    10.326 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[1]_i_2/O
                         net (fo=1, routed)           0.665    10.991    mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[1]_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I3_O)        0.124    11.115 r  mb_block/hdmi_text_controller_0/inst/vga/text_blk_reg[1]_i_1/O
                         net (fo=1, routed)           0.340    11.456    mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[10]_i_3[1]
    SLICE_X35Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_blk_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.889ns  (logic 4.270ns (43.181%)  route 5.619ns (56.819%))
  Logic Levels:           12  (CARRY4=7 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.673     3.695    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X39Y33         LUT2 (Prop_lut2_I1_O)        0.124     3.819 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3/O
                         net (fo=1, routed)           0.000     3.819    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_i_3_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.369 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry/CO[3]
                         net (fo=1, routed)           0.000     4.369    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.483 r  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.483    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__0_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.705 f  mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1/O[0]
                         net (fo=9, routed)           0.996     5.702    mb_block/hdmi_text_controller_0/inst/timeA/m11_carry__1_n_7
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.299     6.001 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3/O
                         net (fo=1, routed)           0.000     6.001    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_i_3_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.551 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry/CO[3]
                         net (fo=1, routed)           0.000     6.551    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.885 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0/O[1]
                         net (fo=3, routed)           1.107     7.992    mb_block/hdmi_text_controller_0/inst/timeA/m11__18_carry__0_n_6
    SLICE_X40Y34         LUT4 (Prop_lut4_I1_O)        0.303     8.295 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.295    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_i_7_n_0
    SLICE_X40Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.845 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.845    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__0_n_0
    SLICE_X40Y35         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.116 r  mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1/CO[0]
                         net (fo=4, routed)           0.610     9.725    mb_block/hdmi_text_controller_0/inst/timeA/m11__40_carry__1_n_3
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.373    10.098 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9/O
                         net (fo=5, routed)           0.585    10.683    mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_9_n_0
    SLICE_X37Y35         LUT5 (Prop_lut5_I2_O)        0.124    10.807 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[3]_i_3__0/O
                         net (fo=4, routed)           0.648    11.455    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/text_blk_reg[3]_i_4[3]
    SLICE_X36Y33         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min10/index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.674ns  (logic 3.830ns (39.591%)  route 5.844ns (60.409%))
  Logic Levels:           10  (CARRY4=5 LUT2=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     1.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          1.566     1.566    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.456     2.022 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           1.953     3.975    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X42Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.099 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_i_3/O
                         net (fo=1, routed)           0.000     4.099    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_i_3_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.632 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry/CO[3]
                         net (fo=1, routed)           0.000     4.632    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.947 r  mb_block/hdmi_text_controller_0/inst/timeA/s101_carry__0/O[3]
                         net (fo=2, routed)           0.443     5.390    mb_block/hdmi_text_controller_0/inst/timeA/s101_carry__0_n_4
    SLICE_X41Y35         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.731     6.121 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__15_carry/O[1]
                         net (fo=1, routed)           0.441     6.562    mb_block/hdmi_text_controller_0/inst/timeA/s101__15_carry_n_6
    SLICE_X38Y35         LUT2 (Prop_lut2_I1_O)        0.303     6.865 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_i_1/O
                         net (fo=1, routed)           0.000     6.865    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_i_1_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.241 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry/CO[3]
                         net (fo=1, routed)           0.000     7.241    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.460 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry__0/O[0]
                         net (fo=6, routed)           1.482     8.943    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry__0_n_7
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.323     9.266 r  mb_block/hdmi_text_controller_0/inst/timeA/text_addr_reg[6]_i_9/O
                         net (fo=2, routed)           0.318     9.583    mb_block/hdmi_text_controller_0/inst/vga/sec1[2]
    SLICE_X36Y31         LUT6 (Prop_lut6_I4_O)        0.326     9.909 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_4/O
                         net (fo=1, routed)           0.687    10.596    mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_4_n_0
    SLICE_X35Y29         LUT6 (Prop_lut6_I3_O)        0.124    10.720 r  mb_block/hdmi_text_controller_0/inst/vga/text_addr_reg[6]_i_1/O
                         net (fo=1, routed)           0.520    11.240    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_296_1[6]
    SLICE_X34Y29         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/text_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.256ns (35.945%)  route 0.456ns (64.055%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.564     0.564    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y49         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.141     0.705 f  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]/Q
                         net (fo=5, routed)           0.456     1.161    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[0]
    SLICE_X38Y35         LUT1 (Prop_lut1_I0_O)        0.045     1.206 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_i_4/O
                         net (fo=1, routed)           0.000     1.206    mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry_i_4_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.276 r  mb_block/hdmi_text_controller_0/inst/timeA/s101__24_carry/O[0]
                         net (fo=1, routed)           0.000     1.276    mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/text_blk_reg[3]_i_2[0]
    SLICE_X38Y35         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/sec10/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.580     0.580    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_O)     0.774     1.532 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.532    hdmi_tmds_data_p[2]
    R14                                                               r  hdmi_tmds_data_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.580     0.580    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X0Y24         OSERDESE2                                    r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y24         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.757 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.758    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_2
    R14                  OBUFDS (Prop_obufds_I_OB)    0.775     1.533 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.533    hdmi_tmds_data_n[2]
    T14                                                               r  hdmi_tmds_data_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.972ns  (logic 0.186ns (19.143%)  route 0.786ns (80.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.562     0.562    mb_block/hdmi_text_controller_0/inst/timeA/clk_out2
    SLICE_X39Y51         FDRE                                         r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]/Q
                         net (fo=11, routed)          0.611     1.313    mb_block/hdmi_text_controller_0/inst/timeA/seconds_reg[11]
    SLICE_X37Y35         LUT4 (Prop_lut4_I1_O)        0.045     1.358 r  mb_block/hdmi_text_controller_0/inst/timeA/index_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.175     1.533    mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/text_blk_reg[3]_i_4[0]
    SLICE_X36Y32         LDCE                                         r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/min1/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.962ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.582     0.582    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_O)     0.785     1.545 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[0]
    U17                                                               r  hdmi_tmds_data_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.581     0.581    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_O)     0.787     1.545 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tmds_data_p[1]
    R16                                                               r  hdmi_tmds_data_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.582     0.582    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X0Y20         OSERDESE2                                    r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y20         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.759 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.760    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_0
    U17                  OBUFDS (Prop_obufds_I_OB)    0.786     1.546 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[0]
    U18                                                               r  hdmi_tmds_data_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_data_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.966ns  (logic 0.965ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.581     0.581    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X0Y22         OSERDESE2                                    r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y22         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.758 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.759    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/TMDSINT_1
    R16                  OBUFDS (Prop_obufds_I_OB)    0.788     1.546 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tmds_data_n[1]
    R17                                                               r  hdmi_tmds_data_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.963ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.584     0.584    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_O)     0.786     1.548 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.548    hdmi_tmds_clk_p
    U16                                                               r  hdmi_tmds_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tmds_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.964ns (99.896%)  route 0.001ns (0.104%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout2_buf/O
                         net (fo=62, routed)          0.584     0.584    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X0Y18         OSERDESE2                                    r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y18         OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.761 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.762    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/tmdsclk
    U16                  OBUFDS (Prop_obufds_I_OB)    0.787     1.549 r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.549    hdmi_tmds_clk_n
    V17                                                               r  hdmi_tmds_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.575     6.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096     5.000 f  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_mb_usb_clk_wiz_1_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_usb_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_usb_clk_wiz_1_0_1 fall edge)
                                                      5.000     5.000 f  
    N15                                               0.000     5.000 f  Clk (IN)
                         net (fo=0)                   0.000     5.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     5.396 f  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.731 f  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.265    mb_block/clk_wiz_1/inst/clkfbout_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.029     3.294 f  mb_block/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.109    mb_block/clk_wiz_1/inst/clkfbout_buf_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_mb_usb_clk_wiz_1_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.083ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clkfbout_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.556    mb_block/clk_wiz_1/inst/clkfbout_buf_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.137ns  (logic 2.148ns (8.218%)  route 23.989ns (91.782%))
  Logic Levels:           9  (LDCE=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          4.544    22.906    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X10Y22         LUT5 (Prop_lut5_I3_O)        0.124    23.030 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_286/O
                         net (fo=1, routed)           0.000    23.030    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_286_n_0
    SLICE_X10Y22         MUXF7 (Prop_muxf7_I1_O)      0.214    23.244 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_162/O
                         net (fo=1, routed)           0.469    23.713    mb_block/hdmi_text_controller_0/inst/vga/srl[39].srl16_i_1
    SLICE_X10Y22         LUT5 (Prop_lut5_I0_O)        0.297    24.010 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_69/O
                         net (fo=1, routed)           0.873    24.884    mb_block/hdmi_text_controller_0/inst/vga/frame/menu_Blue[7]
    SLICE_X11Y22         LUT6 (Prop_lut6_I0_O)        0.124    25.008 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_18/O
                         net (fo=1, routed)           1.130    26.137    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[26]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436     1.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[39].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.082ns  (logic 2.148ns (8.236%)  route 23.934ns (91.764%))
  Logic Levels:           9  (LDCE=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          4.374    22.736    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X10Y20         LUT5 (Prop_lut5_I2_O)        0.124    22.860 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_243/O
                         net (fo=1, routed)           0.000    22.860    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_243_n_0
    SLICE_X10Y20         MUXF7 (Prop_muxf7_I1_O)      0.214    23.074 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_114/O
                         net (fo=1, routed)           0.452    23.526    mb_block/hdmi_text_controller_0/inst/vga/srl[20].srl16_i
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.297    23.823 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_38/O
                         net (fo=1, routed)           0.941    24.764    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/menu_Red[0]
    SLICE_X11Y25         LUT6 (Prop_lut6_I0_O)        0.124    24.888 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           1.194    26.082    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[7]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436     1.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.899ns  (logic 2.153ns (8.313%)  route 23.746ns (91.687%))
  Logic Levels:           9  (LDCE=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          3.980    22.342    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X13Y22         LUT5 (Prop_lut5_I2_O)        0.124    22.466 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_289/O
                         net (fo=1, routed)           0.000    22.466    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_289_n_0
    SLICE_X13Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    22.683 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_166/O
                         net (fo=1, routed)           0.470    23.153    mb_block/hdmi_text_controller_0/inst/vga/srl[38].srl16_i_0
    SLICE_X11Y22         LUT5 (Prop_lut5_I0_O)        0.299    23.452 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_73/O
                         net (fo=1, routed)           0.968    24.419    mb_block/hdmi_text_controller_0/inst/vga/frame/menu_Blue[6]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124    24.543 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_19/O
                         net (fo=1, routed)           1.356    25.899    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[25]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436     1.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[38].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.740ns  (logic 2.153ns (8.364%)  route 23.587ns (91.636%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          4.206    22.568    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X11Y20         LUT5 (Prop_lut5_I1_O)        0.124    22.692 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_280/O
                         net (fo=1, routed)           0.000    22.692    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_280_n_0
    SLICE_X11Y20         MUXF7 (Prop_muxf7_I1_O)      0.217    22.909 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_153/O
                         net (fo=1, routed)           0.433    23.342    mb_block/hdmi_text_controller_0/inst/vga/srl[26].srl16_i_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.299    23.641 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_63/O
                         net (fo=1, routed)           0.806    24.448    mb_block/hdmi_text_controller_0/inst/vga/frame/menu_Green[2]
    SLICE_X11Y21         LUT4 (Prop_lut4_I0_O)        0.124    24.572 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_15/O
                         net (fo=1, routed)           1.169    25.740    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[13]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.439     1.439    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[26].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.512ns  (logic 2.857ns (11.199%)  route 22.655ns (88.801%))
  Logic Levels:           10  (LDCE=1 LUT5=2 LUT6=3 MUXF7=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        12.832    13.457    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X4Y96          MUXF7 (Prop_muxf7_S_O)       0.276    13.733 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_4664/O
                         net (fo=1, routed)           0.831    14.564    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_4664_n_0
    SLICE_X6Y101         LUT6 (Prop_lut6_I3_O)        0.299    14.863 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2333/O
                         net (fo=1, routed)           0.000    14.863    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2333_n_0
    SLICE_X6Y101         MUXF7 (Prop_muxf7_I0_O)      0.209    15.072 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1062/O
                         net (fo=1, routed)           1.308    16.380    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1062_n_0
    SLICE_X13Y93         LUT6 (Prop_lut6_I5_O)        0.297    16.677 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_527/O
                         net (fo=1, routed)           0.000    16.677    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_527_n_0
    SLICE_X13Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    16.889 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_326/O
                         net (fo=24, routed)          4.341    21.229    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[0]
    SLICE_X11Y28         LUT5 (Prop_lut5_I3_O)        0.299    21.528 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_253/O
                         net (fo=1, routed)           0.000    21.528    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_253_n_0
    SLICE_X11Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    21.745 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_130/O
                         net (fo=1, routed)           0.654    22.399    mb_block/hdmi_text_controller_0/inst/vga/srl[31].srl16_i_4
    SLICE_X11Y27         LUT5 (Prop_lut5_I0_O)        0.299    22.698 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_49/O
                         net (fo=1, routed)           1.106    23.804    mb_block/hdmi_text_controller_0/inst/vga/frame/menu_Green[7]
    SLICE_X13Y26         LUT6 (Prop_lut6_I0_O)        0.124    23.928 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_10/O
                         net (fo=1, routed)           1.584    25.512    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.439     1.439    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.465ns  (logic 2.153ns (8.455%)  route 23.312ns (91.545%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          4.357    22.719    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X11Y23         LUT5 (Prop_lut5_I1_O)        0.124    22.843 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_304/O
                         net (fo=1, routed)           0.000    22.843    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_304_n_0
    SLICE_X11Y23         MUXF7 (Prop_muxf7_I1_O)      0.217    23.060 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_179/O
                         net (fo=1, routed)           0.436    23.496    mb_block/hdmi_text_controller_0/inst/vga/srl[35].srl16_i_1
    SLICE_X11Y23         LUT5 (Prop_lut5_I0_O)        0.299    23.795 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_80/O
                         net (fo=1, routed)           0.636    24.431    mb_block/hdmi_text_controller_0/inst/vga/frame/menu_Blue[3]
    SLICE_X11Y24         LUT4 (Prop_lut4_I0_O)        0.124    24.555 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_22/O
                         net (fo=1, routed)           0.909    25.465    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436     1.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[35].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.307ns  (logic 2.148ns (8.488%)  route 23.159ns (91.512%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          3.914    22.277    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I3_O)        0.124    22.401 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_299/O
                         net (fo=1, routed)           0.000    22.401    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_299_n_0
    SLICE_X12Y24         MUXF7 (Prop_muxf7_I1_O)      0.214    22.615 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_174/O
                         net (fo=1, routed)           0.452    23.067    mb_block/hdmi_text_controller_0/inst/vga/srl[37].srl16_i
    SLICE_X12Y24         LUT5 (Prop_lut5_I0_O)        0.297    23.364 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_76/O
                         net (fo=1, routed)           0.466    23.830    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/menu_Blue[1]
    SLICE_X12Y24         LUT4 (Prop_lut4_I0_O)        0.124    23.954 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_20/O
                         net (fo=1, routed)           1.353    25.307    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[24]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436     1.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.291ns  (logic 2.148ns (8.493%)  route 23.143ns (91.507%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          3.788    22.150    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X12Y26         LUT5 (Prop_lut5_I3_O)        0.124    22.274 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_301/O
                         net (fo=1, routed)           0.000    22.274    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_301_n_0
    SLICE_X12Y26         MUXF7 (Prop_muxf7_I1_O)      0.214    22.488 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_176/O
                         net (fo=1, routed)           0.765    23.253    mb_block/hdmi_text_controller_0/inst/vga/srl[36].srl16_i
    SLICE_X12Y23         LUT5 (Prop_lut5_I0_O)        0.297    23.550 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_78/O
                         net (fo=1, routed)           0.466    24.016    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/menu_Blue[0]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.124    24.140 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_21/O
                         net (fo=1, routed)           1.151    25.291    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436     1.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.159ns  (logic 2.153ns (8.558%)  route 23.006ns (91.442%))
  Logic Levels:           9  (LDCE=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          3.386    21.748    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X11Y21         LUT5 (Prop_lut5_I1_O)        0.124    21.872 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_282/O
                         net (fo=1, routed)           0.000    21.872    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_282_n_0
    SLICE_X11Y21         MUXF7 (Prop_muxf7_I1_O)      0.217    22.089 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_155/O
                         net (fo=1, routed)           0.649    22.738    mb_block/hdmi_text_controller_0/inst/vga/srl[25].srl16_i_0
    SLICE_X11Y20         LUT5 (Prop_lut5_I0_O)        0.299    23.037 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_65/O
                         net (fo=1, routed)           0.799    23.836    mb_block/hdmi_text_controller_0/inst/vga/frame/menu_Green[1]
    SLICE_X11Y21         LUT4 (Prop_lut4_I0_O)        0.124    23.960 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=1, routed)           1.199    25.159    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.439     1.439    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.954ns  (logic 2.153ns (8.628%)  route 22.801ns (91.372%))
  Logic Levels:           9  (LDCE=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/G
    SLICE_X54Y26         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr_reg[11]/Q
                         net (fo=191, routed)        14.867    15.492    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_addr[11]
    SLICE_X15Y78         LUT6 (Prop_lut6_I1_O)        0.124    15.616 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366/O
                         net (fo=1, routed)           1.147    16.763    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_2366_n_0
    SLICE_X29Y77         LUT6 (Prop_lut6_I0_O)        0.124    16.887 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074/O
                         net (fo=1, routed)           0.000    16.887    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_1074_n_0
    SLICE_X29Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    17.104 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532/O
                         net (fo=1, routed)           0.959    18.063    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_532_n_0
    SLICE_X29Y79         LUT6 (Prop_lut6_I3_O)        0.299    18.362 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_328/O
                         net (fo=24, routed)          2.862    21.224    mb_block/hdmi_text_controller_0/inst/frame/color_menu/read_data0[1]
    SLICE_X9Y26          LUT5 (Prop_lut5_I2_O)        0.124    21.348 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_306/O
                         net (fo=1, routed)           0.000    21.348    mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_306_n_0
    SLICE_X9Y26          MUXF7 (Prop_muxf7_I1_O)      0.217    21.565 r  mb_block/hdmi_text_controller_0/inst/frame/color_menu/vga_to_hdmi_i_181/O
                         net (fo=1, routed)           0.433    21.999    mb_block/hdmi_text_controller_0/inst/vga/srl[34].srl16_i_1
    SLICE_X9Y26          LUT5 (Prop_lut5_I0_O)        0.299    22.298 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_82/O
                         net (fo=1, routed)           1.183    23.481    mb_block/hdmi_text_controller_0/inst/vga/frame/menu_Blue[2]
    SLICE_X12Y23         LUT6 (Prop_lut6_I0_O)        0.124    23.605 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_23/O
                         net (fo=1, routed)           1.349    24.954    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.457     1.457    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         1.436     1.436    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[34].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.637ns  (logic 0.338ns (20.642%)  route 1.299ns (79.358%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.614     1.060    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[28].srl16_i
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.105 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_30/O
                         net (fo=5, routed)           0.286     1.390    mb_block/hdmi_text_controller_0/inst/vga/srl[29].srl16_i
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.435 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.202     1.637    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[9]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.658ns  (logic 0.338ns (20.381%)  route 1.320ns (79.619%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.614     1.060    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[28].srl16_i
    SLICE_X12Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.105 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_30/O
                         net (fo=5, routed)           0.308     1.413    mb_block/hdmi_text_controller_0/inst/vga/srl[29].srl16_i
    SLICE_X11Y25         LUT6 (Prop_lut6_I3_O)        0.045     1.458 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.201     1.658    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[8]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.719ns  (logic 0.338ns (19.664%)  route 1.381ns (80.336%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.612     1.058    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[28].srl16_i
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.103 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_55/O
                         net (fo=6, routed)           0.280     1.383    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_97_0
    SLICE_X11Y22         LUT4 (Prop_lut4_I2_O)        0.045     1.428 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.291     1.719    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.824     0.824    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.338ns (18.694%)  route 1.470ns (81.306%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.612     1.058    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[28].srl16_i
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.103 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_55/O
                         net (fo=6, routed)           0.277     1.380    mb_block/hdmi_text_controller_0/inst/vga/srl[24].srl16_i
    SLICE_X11Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.425 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_14/O
                         net (fo=1, routed)           0.383     1.808    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.824     0.824    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[27].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.338ns (18.266%)  route 1.512ns (81.734%))
  Logic Levels:           5  (LDCE=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.612     1.058    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[28].srl16_i
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.103 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_55/O
                         net (fo=6, routed)           0.374     1.476    mb_block/hdmi_text_controller_0/inst/vga/srl[24].srl16_i
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.521 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_17/O
                         net (fo=1, routed)           0.329     1.850    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[11]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.824     0.824    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[24].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.866ns  (logic 0.383ns (20.524%)  route 1.483ns (79.476%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.475     0.921    mb_block/hdmi_text_controller_0/inst/frame/color_instance/hc_reg[3]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.966 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_120/O
                         net (fo=2, routed)           0.289     1.254    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.299 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_41/O
                         net (fo=4, routed)           0.264     1.563    mb_block/hdmi_text_controller_0/inst/vga/srl[16].srl16_i_0
    SLICE_X11Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.608 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.258     1.866    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[3]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[16].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.873ns  (logic 0.383ns (20.445%)  route 1.490ns (79.555%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.475     0.921    mb_block/hdmi_text_controller_0/inst/frame/color_instance/hc_reg[3]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.966 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_120/O
                         net (fo=2, routed)           0.289     1.254    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.299 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_41/O
                         net (fo=4, routed)           0.308     1.608    mb_block/hdmi_text_controller_0/inst/vga/srl[16].srl16_i_0
    SLICE_X11Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.653 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.221     1.873    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[6]
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y26         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[19].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.907ns  (logic 0.338ns (17.721%)  route 1.569ns (82.279%))
  Logic Levels:           5  (LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.612     1.058    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[28].srl16_i
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.103 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_55/O
                         net (fo=6, routed)           0.297     1.399    mb_block/hdmi_text_controller_0/inst/vga/srl[24].srl16_i
    SLICE_X11Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.444 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_16/O
                         net (fo=1, routed)           0.463     1.907    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[12]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.824     0.824    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[25].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.929ns  (logic 0.383ns (19.856%)  route 1.546ns (80.144%))
  Logic Levels:           6  (LDCE=1 LUT2=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.475     0.921    mb_block/hdmi_text_controller_0/inst/frame/color_instance/hc_reg[3]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.966 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_120/O
                         net (fo=2, routed)           0.231     1.197    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[36].srl16_i_0
    SLICE_X13Y27         LUT6 (Prop_lut6_I5_O)        0.045     1.242 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_70/O
                         net (fo=8, routed)           0.365     1.607    mb_block/hdmi_text_controller_0/inst/vga/srl[32].srl16_i_2
    SLICE_X12Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.652 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_25/O
                         net (fo=1, routed)           0.277     1.929    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.821     0.821    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y23         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[32].srl16_i/CLK

Slack:                    inf
  Source:                 mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.934ns  (logic 0.338ns (17.476%)  route 1.596ns (82.524%))
  Logic Levels:           5  (LDCE=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         LDCE                         0.000     0.000 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/G
    SLICE_X31Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr_reg[1]/Q
                         net (fo=4, routed)           0.087     0.245    mb_block/hdmi_text_controller_0/inst/frame/color_instance/addr[1]
    SLICE_X30Y25         LUT6 (Prop_lut6_I1_O)        0.045     0.290 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223/O
                         net (fo=1, routed)           0.110     0.400    mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_223_n_0
    SLICE_X30Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.445 f  mb_block/hdmi_text_controller_0/inst/frame/color_instance/vga_to_hdmi_i_102/O
                         net (fo=4, routed)           0.612     1.058    mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/srl[28].srl16_i
    SLICE_X12Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.103 r  mb_block/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/vga_to_hdmi_i_55/O
                         net (fo=6, routed)           0.283     1.385    mb_block/hdmi_text_controller_0/inst/vga/srl[24].srl16_i
    SLICE_X9Y22          LUT5 (Prop_lut5_I2_O)        0.045     1.430 r  mb_block/hdmi_text_controller_0/inst/vga/vga_to_hdmi_i_11/O
                         net (fo=1, routed)           0.504     1.934    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.817     0.817    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  mb_block/hdmi_text_controller_0/inst/clk_wiz/inst/clkout1_buf/O
                         net (fo=217, routed)         0.824     0.824    mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X10Y21         SRL16E                                       r  mb_block/hdmi_text_controller_0/inst/vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_mb_usb_clk_wiz_1_0_1

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mb_block/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.481ns  (logic 0.124ns (4.999%)  route 2.357ns (95.001%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           2.357     2.357    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.124     2.481 r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     2.481    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X1Y52          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.510    -1.502    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y52          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C

Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.455ns  (logic 1.455ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.455    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.532    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.689 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.102    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.011 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        1.533    -1.479    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_spi_miso
                            (input port)
  Destination:            mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.223ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.848ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  usb_spi_miso (IN)
                         net (fo=0)                   0.000     0.000    usb_spi_miso
    U12                  IBUF (Prop_ibuf_I_O)         0.223     0.223 r  usb_spi_miso_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.223    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y8          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.859    -0.848    mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y8          FDRE                                         r  mb_block/spi_usb/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 mb_block/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_usb_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.947ns  (logic 0.045ns (4.754%)  route 0.902ns (95.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 f  mb_block/clk_wiz_1/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.902     0.902    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/dcm_locked
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.045     0.947 r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     0.947    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X1Y52          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_usb_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    mb_block/clk_wiz_1/inst/clk_in1
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mb_block/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mb_block/clk_wiz_1/inst/clk_in1_mb_usb_clk_wiz_1_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mb_block/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mb_block/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mb_block/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=4939, routed)        0.864    -0.842    mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y52          FDRE                                         r  mb_block/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int_reg/C





