Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue May  9 01:00:33 2023
| Host         : 9S716V512033ZM6000009 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file digilent_arty_timing_summary_routed.rpt -pb digilent_arty_timing_summary_routed.pb -rpx digilent_arty_timing_summary_routed.rpx -warn_on_violation
| Design       : digilent_arty
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                                                            Violations  
---------  ----------------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                                                                  1           
LUTAR-1    Warning           LUT drives async reset alert                                                                           1           
SYNTH-10   Warning           Wide multiplier                                                                                        20          
SYNTH-16   Warning           Address collision                                                                                      2           
TIMING-10  Warning           Missing property on synchronizer                                                                       1           
TIMING-18  Warning           Missing input or output delay                                                                          1           
TIMING-47  Warning           False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  1           
XDCB-3     Warning           Same clock mentioned in multiple groups in the same set_clock_groups command                           1           
REQP-1959  Advisory          connects_SERDES_RST_driver_not_FF                                                                      16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.577        0.000                      0                12681        0.035        0.000                      0                12681        0.264        0.000                       0                  4833  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clk100                        {0.000 5.000}        10.000          100.000         
  soc_builder_basesoc_pll_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0             {0.000 16.667}       33.333          30.000          
  soc_crg_clkout1             {0.000 20.000}       40.000          25.000          
  soc_crg_clkout2             {0.000 4.167}        8.333           120.000         
  soc_crg_clkout3             {2.083 6.250}        8.333           120.000         
  soc_crg_clkout4             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                              8.778        0.000                      0                    7        0.196        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_basesoc_pll_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                   0.577        0.000                      0                12660        0.035        0.000                      0                12660       15.417        0.000                       0                  4728  
  soc_crg_clkout1                                                                                                                                                              37.845        0.000                       0                     2  
  soc_crg_clkout2                                                                                                                                                               6.178        0.000                       0                    77  
  soc_crg_clkout3                                                                                                                                                               6.178        0.000                       0                     4  
  soc_crg_clkout4                   1.215        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           soc_crg_clkout0  clk100           
(none)                            soc_crg_clkout0  
(none)           soc_crg_clkout0  soc_crg_clkout0  
(none)                            soc_crg_clkout4  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                  
----------                  ----------                  --------                  
(none)                      soc_builder_basesoc_pll_fb                              
(none)                      soc_crg_clkout0                                         
(none)                      soc_crg_clkout1                                         
(none)                      soc_crg_clkout2                                         
(none)                      soc_crg_clkout3                                         
(none)                      soc_crg_clkout4                                         
(none)                                                  clk100                      
(none)                                                  soc_crg_clkout0             
(none)                                                  soc_crg_clkout2             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.778ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.694%)  route 0.641ns (55.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 16.667 - 10.000 ) 
    Source Clock Delay      (SCD):    7.296ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.775     7.296    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.518     7.814 r  FDCE_6/Q
                         net (fo=1, routed)           0.641     8.455    soc_builder_basesoc_reset6
    SLICE_X56Y92         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.505    16.667    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.629    17.296    
                         clock uncertainty           -0.035    17.261    
    SLICE_X56Y92         FDCE (Setup_fdce_C_D)       -0.028    17.233    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.233    
                         arrival time                          -8.455    
  -------------------------------------------------------------------
                         slack                                  8.778    

Slack (MET) :             8.802ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.171%)  route 0.625ns (57.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 16.667 - 10.000 ) 
    Source Clock Delay      (SCD):    7.296ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.775     7.296    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456     7.752 r  FDCE_1/Q
                         net (fo=1, routed)           0.625     8.378    soc_builder_basesoc_reset1
    SLICE_X57Y92         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.505    16.667    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.629    17.296    
                         clock uncertainty           -0.035    17.261    
    SLICE_X57Y92         FDCE (Setup_fdce_C_D)       -0.081    17.180    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                          -8.378    
  -------------------------------------------------------------------
                         slack                                  8.802    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.759%)  route 0.636ns (58.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 16.667 - 10.000 ) 
    Source Clock Delay      (SCD):    7.296ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.775     7.296    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456     7.752 r  FDCE_2/Q
                         net (fo=1, routed)           0.636     8.388    soc_builder_basesoc_reset2
    SLICE_X57Y92         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.505    16.667    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.629    17.296    
                         clock uncertainty           -0.035    17.261    
    SLICE_X57Y92         FDCE (Setup_fdce_C_D)       -0.061    17.200    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.200    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.841ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.456ns (46.006%)  route 0.535ns (53.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 16.667 - 10.000 ) 
    Source Clock Delay      (SCD):    7.274ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.753     7.274    soc_crg_clkin
    SLICE_X61Y92         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.456     7.730 r  FDCE/Q
                         net (fo=1, routed)           0.535     8.266    soc_builder_basesoc_reset0
    SLICE_X57Y92         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.505    16.667    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.542    17.209    
                         clock uncertainty           -0.035    17.174    
    SLICE_X57Y92         FDCE (Setup_fdce_C_D)       -0.067    17.107    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.107    
                         arrival time                          -8.266    
  -------------------------------------------------------------------
                         slack                                  8.841    

Slack (MET) :             8.881ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 16.667 - 10.000 ) 
    Source Clock Delay      (SCD):    7.296ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.775     7.296    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.518     7.814 r  FDCE_4/Q
                         net (fo=1, routed)           0.520     8.335    soc_builder_basesoc_reset4
    SLICE_X56Y92         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.505    16.667    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.629    17.296    
                         clock uncertainty           -0.035    17.261    
    SLICE_X56Y92         FDCE (Setup_fdce_C_D)       -0.045    17.216    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.216    
                         arrival time                          -8.335    
  -------------------------------------------------------------------
                         slack                                  8.881    

Slack (MET) :             8.887ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 16.667 - 10.000 ) 
    Source Clock Delay      (SCD):    7.296ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.775     7.296    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.456     7.752 r  FDCE_3/Q
                         net (fo=1, routed)           0.568     8.321    soc_builder_basesoc_reset3
    SLICE_X56Y92         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.505    16.667    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.607    17.274    
                         clock uncertainty           -0.035    17.239    
    SLICE_X56Y92         FDCE (Setup_fdce_C_D)       -0.031    17.208    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.208    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  8.887    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 16.667 - 10.000 ) 
    Source Clock Delay      (SCD):    7.296ns
    Clock Pessimism Removal (CPR):    0.629ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.775     7.296    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.518     7.814 r  FDCE_5/Q
                         net (fo=1, routed)           0.519     8.334    soc_builder_basesoc_reset5
    SLICE_X56Y92         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    15.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    15.162 r  clk100_inst/O
                         net (fo=9, routed)           1.505    16.667    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.629    17.296    
                         clock uncertainty           -0.035    17.261    
    SLICE_X56Y92         FDCE (Setup_fdce_C_D)       -0.028    17.233    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.233    
                         arrival time                          -8.334    
  -------------------------------------------------------------------
                         slack                                  8.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.848%)  route 0.204ns (59.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.270ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.681     2.270    soc_crg_clkin
    SLICE_X61Y92         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141     2.411 r  FDCE/Q
                         net (fo=1, routed)           0.204     2.615    soc_builder_basesoc_reset0
    SLICE_X57Y92         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.843     2.968    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.619     2.349    
    SLICE_X57Y92         FDCE (Hold_fdce_C_D)         0.070     2.419    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.615    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.645ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.310    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     2.451 r  FDCE_3/Q
                         net (fo=1, routed)           0.176     2.627    soc_builder_basesoc_reset3
    SLICE_X56Y92         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.843     2.968    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.645     2.323    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.059     2.382    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.382    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.310    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.164     2.474 r  FDCE_5/Q
                         net (fo=1, routed)           0.170     2.644    soc_builder_basesoc_reset5
    SLICE_X56Y92         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.843     2.968    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.658     2.310    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.063     2.373    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.310    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.164     2.474 r  FDCE_4/Q
                         net (fo=1, routed)           0.170     2.644    soc_builder_basesoc_reset4
    SLICE_X56Y92         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.843     2.968    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.658     2.310    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.052     2.362    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.388%)  route 0.226ns (61.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.310    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     2.451 r  FDCE_1/Q
                         net (fo=1, routed)           0.226     2.677    soc_builder_basesoc_reset1
    SLICE_X57Y92         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.843     2.968    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.658     2.310    
    SLICE_X57Y92         FDCE (Hold_fdce_C_D)         0.066     2.376    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.803%)  route 0.232ns (62.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.310    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDCE (Prop_fdce_C_Q)         0.141     2.451 r  FDCE_2/Q
                         net (fo=1, routed)           0.232     2.683    soc_builder_basesoc_reset2
    SLICE_X57Y92         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.843     2.968    soc_crg_clkin
    SLICE_X57Y92         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.658     2.310    
    SLICE_X57Y92         FDCE (Hold_fdce_C_D)         0.070     2.380    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.415%)  route 0.232ns (58.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.968ns
    Source Clock Delay      (SCD):    2.310ns
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.721     2.310    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y92         FDCE (Prop_fdce_C_Q)         0.164     2.474 r  FDCE_6/Q
                         net (fo=1, routed)           0.232     2.706    soc_builder_basesoc_reset6
    SLICE_X56Y92         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.843     2.968    soc_crg_clkin
    SLICE_X56Y92         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.658     2.310    
    SLICE_X56Y92         FDCE (Hold_fdce_C_D)         0.063     2.373    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.373    
                         arrival time                           2.706    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X61Y92    FDCE/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y92    FDCE_1/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y92    FDCE_2/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X57Y92    FDCE_3/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y92    FDCE_4/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y92    FDCE_5/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y92    FDCE_6/C
Min Period        n/a     FDCE/C            n/a            1.000         10.000      9.000      SLICE_X56Y92    FDCE_7/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X61Y92    FDCE/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X61Y92    FDCE/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_1/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_1/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_2/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_2/C
Low Pulse Width   Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_3/C
Low Pulse Width   Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_3/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X61Y92    FDCE/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X61Y92    FDCE/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_1/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_1/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_2/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_2/C
High Pulse Width  Slow    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_3/C
High Pulse Width  Fast    FDCE/C            n/a            0.500         5.000       4.500      SLICE_X57Y92    FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  soc_builder_basesoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.453ns  (logic 18.758ns (57.800%)  route 13.695ns (42.200%))
  Logic Levels:           51  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=4 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.411ns = ( 43.744 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.840 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[2]
                         net (fo=5, routed)           0.896    40.737    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[30]
    SLICE_X82Y63         LUT4 (Prop_lut4_I2_O)        0.301    41.038 r  Cfu/CONV_1D/QUANT/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    41.038    Cfu/CONV_1D/QUANT/i__carry__2_i_5_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.439 r  Cfu/CONV_1D/QUANT/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.234    42.672    Cfu/CONV_1D/QUANT/p_0_in
    SLICE_X81Y64         LUT6 (Prop_lut6_I4_O)        0.124    42.796 f  Cfu/CONV_1D/QUANT/ret[0]_i_3/O
                         net (fo=1, routed)           0.403    43.199    VexRiscv/ret_reg[0]_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.124    43.323 r  VexRiscv/ret[0]_i_2/O
                         net (fo=1, routed)           0.403    43.726    VexRiscv/ret[0]_i_2_n_0
    SLICE_X81Y65         LUT3 (Prop_lut3_I0_O)        0.124    43.850 r  VexRiscv/CONV_1D/ret[0]_i_1/O
                         net (fo=1, routed)           0.000    43.850    Cfu/CONV_1D/ret_reg[0]_0
    SLICE_X81Y65         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.594    43.744    Cfu/CONV_1D/out
    SLICE_X81Y65         FDRE                                         r  Cfu/CONV_1D/ret_reg[0]/C
                         clock pessimism              0.734    44.478    
                         clock uncertainty           -0.080    44.398    
    SLICE_X81Y65         FDRE (Setup_fdre_C_D)        0.029    44.427    Cfu/CONV_1D/ret_reg[0]
  -------------------------------------------------------------------
                         required time                         44.427    
                         arrival time                         -43.850    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        32.187ns  (logic 18.716ns (58.148%)  route 13.471ns (41.852%))
  Logic Levels:           50  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.424ns = ( 43.757 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.916 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[3]
                         net (fo=5, routed)           0.744    40.660    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[31]
    SLICE_X81Y63         LUT4 (Prop_lut4_I1_O)        0.307    40.967 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.967    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.368 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.410    42.778    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X82Y58         LUT6 (Prop_lut6_I2_O)        0.124    42.902 r  Cfu/CONV_1D/QUANT/ret[1]_i_2/O
                         net (fo=1, routed)           0.558    43.460    VexRiscv/ret_reg[1]
    SLICE_X82Y56         LUT6 (Prop_lut6_I1_O)        0.124    43.584 r  VexRiscv/CONV_1D/ret[1]_i_1/O
                         net (fo=1, routed)           0.000    43.584    Cfu/CONV_1D/ret_reg[1]_0
    SLICE_X82Y56         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.607    43.757    Cfu/CONV_1D/out
    SLICE_X82Y56         FDRE                                         r  Cfu/CONV_1D/ret_reg[1]/C
                         clock pessimism              0.734    44.491    
                         clock uncertainty           -0.080    44.411    
    SLICE_X82Y56         FDRE (Setup_fdre_C_D)        0.029    44.440    Cfu/CONV_1D/ret_reg[1]
  -------------------------------------------------------------------
                         required time                         44.440    
                         arrival time                         -43.584    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.423ns
    Source Clock Delay      (SCD):    11.270ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.727    11.270    sys_clk
    SLICE_X87Y61         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y61         FDPE (Prop_fdpe_C_Q)         0.456    11.726 r  FDPE/Q
                         net (fo=1, routed)           0.190    11.916    soc_builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X87Y61         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     7.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     7.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562     8.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.807 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    10.725    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.816 r  BUFG/O
                         net (fo=4733, routed)        1.606    12.423    sys_clk
    SLICE_X87Y61         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.847    13.270    
                         clock uncertainty           -0.080    13.190    
    SLICE_X87Y61         FDPE (Setup_fdpe_C_D)       -0.047    13.143    FDPE_1
  -------------------------------------------------------------------
                         required time                         13.143    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.490ns  (logic 18.592ns (59.040%)  route 12.898ns (40.960%))
  Logic Levels:           49  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 43.755 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.916 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[3]
                         net (fo=5, routed)           0.744    40.660    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[31]
    SLICE_X81Y63         LUT4 (Prop_lut4_I1_O)        0.307    40.967 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.967    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.368 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.395    42.763    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X82Y59         LUT6 (Prop_lut6_I2_O)        0.124    42.887 r  Cfu/CONV_1D/QUANT/ret[5]_i_1/O
                         net (fo=1, routed)           0.000    42.887    Cfu/CONV_1D/QUANT_n_27
    SLICE_X82Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.605    43.755    Cfu/CONV_1D/out
    SLICE_X82Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[5]/C
                         clock pessimism              0.734    44.489    
                         clock uncertainty           -0.080    44.409    
    SLICE_X82Y59         FDRE (Setup_fdre_C_D)        0.029    44.438    Cfu/CONV_1D/ret_reg[5]
  -------------------------------------------------------------------
                         required time                         44.438    
                         arrival time                         -42.887    
  -------------------------------------------------------------------
                         slack                                  1.551    

Slack (MET) :             1.564ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.479ns  (logic 18.592ns (59.062%)  route 12.887ns (40.939%))
  Logic Levels:           49  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 43.755 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.916 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[3]
                         net (fo=5, routed)           0.744    40.660    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[31]
    SLICE_X81Y63         LUT4 (Prop_lut4_I1_O)        0.307    40.967 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.967    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.368 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.384    42.752    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X82Y59         LUT6 (Prop_lut6_I2_O)        0.124    42.876 r  Cfu/CONV_1D/QUANT/ret[6]_i_1/O
                         net (fo=1, routed)           0.000    42.876    Cfu/CONV_1D/QUANT_n_26
    SLICE_X82Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.605    43.755    Cfu/CONV_1D/out
    SLICE_X82Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[6]/C
                         clock pessimism              0.734    44.489    
                         clock uncertainty           -0.080    44.409    
    SLICE_X82Y59         FDRE (Setup_fdre_C_D)        0.031    44.440    Cfu/CONV_1D/ret_reg[6]
  -------------------------------------------------------------------
                         required time                         44.440    
                         arrival time                         -42.876    
  -------------------------------------------------------------------
                         slack                                  1.564    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.434ns  (logic 18.592ns (59.146%)  route 12.842ns (40.854%))
  Logic Levels:           49  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 43.755 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.916 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[3]
                         net (fo=5, routed)           0.744    40.660    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[31]
    SLICE_X81Y63         LUT4 (Prop_lut4_I1_O)        0.307    40.967 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.967    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.368 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.339    42.707    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X82Y59         LUT6 (Prop_lut6_I2_O)        0.124    42.831 r  Cfu/CONV_1D/QUANT/ret[7]_i_1/O
                         net (fo=1, routed)           0.000    42.831    Cfu/CONV_1D/QUANT_n_25
    SLICE_X82Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.605    43.755    Cfu/CONV_1D/out
    SLICE_X82Y59         FDRE                                         r  Cfu/CONV_1D/ret_reg[7]/C
                         clock pessimism              0.734    44.489    
                         clock uncertainty           -0.080    44.409    
    SLICE_X82Y59         FDRE (Setup_fdre_C_D)        0.031    44.440    Cfu/CONV_1D/ret_reg[7]
  -------------------------------------------------------------------
                         required time                         44.440    
                         arrival time                         -42.831    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.633ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.400ns  (logic 18.510ns (58.948%)  route 12.890ns (41.052%))
  Logic Levels:           49  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.412ns = ( 43.745 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.840 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[2]
                         net (fo=5, routed)           0.896    40.737    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[30]
    SLICE_X82Y63         LUT4 (Prop_lut4_I2_O)        0.301    41.038 r  Cfu/CONV_1D/QUANT/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    41.038    Cfu/CONV_1D/QUANT/i__carry__2_i_5_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.439 r  Cfu/CONV_1D/QUANT/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.235    42.673    Cfu/CONV_1D/QUANT/p_0_in
    SLICE_X81Y64         LUT6 (Prop_lut6_I4_O)        0.124    42.797 r  Cfu/CONV_1D/QUANT/ret[29]_i_1/O
                         net (fo=1, routed)           0.000    42.797    Cfu/CONV_1D/QUANT_n_3
    SLICE_X81Y64         FDRE                                         r  Cfu/CONV_1D/ret_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.595    43.745    Cfu/CONV_1D/out
    SLICE_X81Y64         FDRE                                         r  Cfu/CONV_1D/ret_reg[29]/C
                         clock pessimism              0.734    44.479    
                         clock uncertainty           -0.080    44.399    
    SLICE_X81Y64         FDRE (Setup_fdre_C_D)        0.031    44.430    Cfu/CONV_1D/ret_reg[29]
  -------------------------------------------------------------------
                         required time                         44.430    
                         arrival time                         -42.797    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.396ns  (logic 18.510ns (58.956%)  route 12.886ns (41.044%))
  Logic Levels:           49  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.423ns = ( 43.756 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    39.840 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[2]
                         net (fo=5, routed)           0.896    40.737    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[30]
    SLICE_X82Y63         LUT4 (Prop_lut4_I2_O)        0.301    41.038 r  Cfu/CONV_1D/QUANT/i__carry__2_i_5/O
                         net (fo=1, routed)           0.000    41.038    Cfu/CONV_1D/QUANT/i__carry__2_i_5_n_0
    SLICE_X82Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.439 r  Cfu/CONV_1D/QUANT/p_0_out_inferred__0/i__carry__2/CO[3]
                         net (fo=32, routed)          1.230    42.669    Cfu/CONV_1D/QUANT/p_0_in
    SLICE_X83Y58         LUT6 (Prop_lut6_I4_O)        0.124    42.793 r  Cfu/CONV_1D/QUANT/ret[3]_i_1/O
                         net (fo=1, routed)           0.000    42.793    Cfu/CONV_1D/QUANT_n_29
    SLICE_X83Y58         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.606    43.756    Cfu/CONV_1D/out
    SLICE_X83Y58         FDRE                                         r  Cfu/CONV_1D/ret_reg[3]/C
                         clock pessimism              0.734    44.490    
                         clock uncertainty           -0.080    44.410    
    SLICE_X83Y58         FDRE (Setup_fdre_C_D)        0.031    44.441    Cfu/CONV_1D/ret_reg[3]
  -------------------------------------------------------------------
                         required time                         44.441    
                         arrival time                         -42.793    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.684ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.357ns  (logic 18.592ns (59.292%)  route 12.765ns (40.708%))
  Logic Levels:           49  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.419ns = ( 43.752 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.916 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[3]
                         net (fo=5, routed)           0.744    40.660    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[31]
    SLICE_X81Y63         LUT4 (Prop_lut4_I1_O)        0.307    40.967 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.967    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.368 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.262    42.630    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X82Y64         LUT6 (Prop_lut6_I2_O)        0.124    42.754 r  Cfu/CONV_1D/QUANT/ret[30]_i_1/O
                         net (fo=1, routed)           0.000    42.754    Cfu/CONV_1D/QUANT_n_2
    SLICE_X82Y64         FDRE                                         r  Cfu/CONV_1D/ret_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.602    43.752    Cfu/CONV_1D/out
    SLICE_X82Y64         FDRE                                         r  Cfu/CONV_1D/ret_reg[30]/C
                         clock pessimism              0.734    44.486    
                         clock uncertainty           -0.080    44.406    
    SLICE_X82Y64         FDRE (Setup_fdre_C_D)        0.031    44.437    Cfu/CONV_1D/ret_reg[30]
  -------------------------------------------------------------------
                         required time                         44.437    
                         arrival time                         -42.754    
  -------------------------------------------------------------------
                         slack                                  1.684    

Slack (MET) :             1.688ns  (required time - arrival time)
  Source:                 Cfu/CONV_1D/output_shift_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            Cfu/CONV_1D/ret_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (soc_crg_clkout0 rise@33.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        31.403ns  (logic 18.592ns (59.205%)  route 12.811ns (40.795%))
  Logic Levels:           49  (CARRY4=31 DSP48E1=3 LUT2=2 LUT3=3 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.421ns = ( 43.754 - 33.333 ) 
    Source Clock Delay      (SCD):    11.397ns
    Clock Pessimism Removal (CPR):    0.734ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.854    11.397    Cfu/CONV_1D/out
    SLICE_X73Y48         FDRE                                         r  Cfu/CONV_1D/output_shift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y48         FDRE (Prop_fdre_C_Q)         0.456    11.853 f  Cfu/CONV_1D/output_shift_reg[16]/Q
                         net (fo=4, routed)           0.941    12.794    Cfu/CONV_1D/QUANT/op1_i_22_0[16]
    SLICE_X73Y48         LUT6 (Prop_lut6_I0_O)        0.124    12.918 f  Cfu/CONV_1D/QUANT/op1_i_27/O
                         net (fo=1, routed)           0.571    13.490    Cfu/CONV_1D/QUANT/op1_i_27_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.124    13.614 f  Cfu/CONV_1D/QUANT/op1_i_24/O
                         net (fo=1, routed)           0.433    14.047    Cfu/CONV_1D/QUANT/op1_i_24_n_0
    SLICE_X73Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.171 f  Cfu/CONV_1D/QUANT/op1_i_22/O
                         net (fo=9, routed)           0.928    15.099    Cfu/CONV_1D/QUANT/op1_i_22_n_0
    SLICE_X76Y46         LUT5 (Prop_lut5_I0_O)        0.150    15.249 f  Cfu/CONV_1D/QUANT/op1_i_19/O
                         net (fo=8, routed)           0.771    16.020    Cfu/CONV_1D/QUANT/op1_i_19_n_0
    SLICE_X76Y42         LUT5 (Prop_lut5_I4_O)        0.353    16.373 r  Cfu/CONV_1D/QUANT/op1_i_8/O
                         net (fo=2, routed)           0.566    16.939    Cfu/CONV_1D/QUANT/op1_i_8_n_0
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_B[9]_PCOUT[47])
                                                      4.082    21.021 r  Cfu/CONV_1D/QUANT/op1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.023    Cfu/CONV_1D/QUANT/op1__0_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.736 r  Cfu/CONV_1D/QUANT/op1__1/PCOUT[47]
                         net (fo=1, routed)           0.002    22.738    Cfu/CONV_1D/QUANT/op1__1_n_106
    DSP48_X2Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    24.256 r  Cfu/CONV_1D/QUANT/op1__2/P[1]
                         net (fo=3, routed)           1.001    25.257    Cfu/CONV_1D/QUANT/op1__2_n_104
    SLICE_X79Y51         LUT3 (Prop_lut3_I1_O)        0.124    25.381 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4/O
                         net (fo=2, routed)           0.672    26.052    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_4_n_0
    SLICE_X78Y51         LUT4 (Prop_lut4_I3_O)        0.124    26.176 r  Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8/O
                         net (fo=1, routed)           0.000    26.176    Cfu/CONV_1D/QUANT/op1__1_carry__4_i_8_n_0
    SLICE_X78Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    26.689 r  Cfu/CONV_1D/QUANT/op1__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    26.689    Cfu/CONV_1D/QUANT/op1__1_carry__4_n_0
    SLICE_X78Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    26.928 r  Cfu/CONV_1D/QUANT/op1__1_carry__5/O[2]
                         net (fo=3, routed)           0.894    27.823    Cfu/CONV_1D/QUANT/a[27]
    SLICE_X81Y54         LUT4 (Prop_lut4_I1_O)        0.301    28.124 r  Cfu/CONV_1D/QUANT/i__carry__3_i_1/O
                         net (fo=1, routed)           0.000    28.124    Cfu/CONV_1D/QUANT/i__carry__3_i_1_n_0
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.525 r  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    28.525    Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__3_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.682 f  Cfu/CONV_1D/QUANT/overflow0_inferred__0/i__carry__4/CO[1]
                         net (fo=32, routed)          0.699    29.380    Cfu/CONV_1D/QUANT/SRDHM/x0_carry[0]
    SLICE_X79Y54         LUT3 (Prop_lut3_I2_O)        0.329    29.709 r  Cfu/CONV_1D/QUANT/SRDHM/x0_carry_i_3/O
                         net (fo=1, routed)           0.000    29.709    Cfu/CONV_1D/QUANT/SRDHM_n_3
    SLICE_X79Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.259 r  Cfu/CONV_1D/QUANT/x0_carry/CO[3]
                         net (fo=1, routed)           0.000    30.259    Cfu/CONV_1D/QUANT/x0_carry_n_0
    SLICE_X79Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.373 r  Cfu/CONV_1D/QUANT/x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.373    Cfu/CONV_1D/QUANT/x0_carry__0_n_0
    SLICE_X79Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.487 r  Cfu/CONV_1D/QUANT/x0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.487    Cfu/CONV_1D/QUANT/x0_carry__1_n_0
    SLICE_X79Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.601 r  Cfu/CONV_1D/QUANT/x0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    30.601    Cfu/CONV_1D/QUANT/x0_carry__2_n_0
    SLICE_X79Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.715 r  Cfu/CONV_1D/QUANT/x0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    30.715    Cfu/CONV_1D/QUANT/x0_carry__3_n_0
    SLICE_X79Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.829 r  Cfu/CONV_1D/QUANT/x0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    30.829    Cfu/CONV_1D/QUANT/x0_carry__4_n_0
    SLICE_X79Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.943 r  Cfu/CONV_1D/QUANT/x0_carry__5/CO[3]
                         net (fo=1, routed)           0.000    30.943    Cfu/CONV_1D/QUANT/x0_carry__5_n_0
    SLICE_X79Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    31.256 r  Cfu/CONV_1D/QUANT/x0_carry__6/O[3]
                         net (fo=65, routed)          0.895    32.151    Cfu/CONV_1D/QUANT/RDBP/O[3]
    SLICE_X78Y54         LUT2 (Prop_lut2_I1_O)        0.306    32.457 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6/O
                         net (fo=1, routed)           0.000    32.457    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_6_n_0
    SLICE_X78Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    32.970 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    32.970    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry_i_1_n_0
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    33.293 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_1/O[1]
                         net (fo=2, routed)           0.814    34.107    Cfu/CONV_1D/QUANT/RDBP/threshold__0[5]
    SLICE_X75Y56         LUT3 (Prop_lut3_I0_O)        0.306    34.413 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000    34.413    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_i_4_n_0
    SLICE_X75Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.963 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000    34.963    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__0_n_0
    SLICE_X75Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.077 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.077    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__1_n_0
    SLICE_X75Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.191 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000    35.191    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__2_n_0
    SLICE_X75Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.305 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000    35.305    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__3_n_0
    SLICE_X75Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.419 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000    35.419    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__4_n_0
    SLICE_X75Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.533 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5/CO[3]
                         net (fo=1, routed)           0.000    35.533    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__5_n_0
    SLICE_X75Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.647 r  Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6/CO[3]
                         net (fo=1, routed)           0.765    36.412    Cfu/CONV_1D/QUANT/RDBP/p_1_out_carry__6_n_0
    SLICE_X78Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.536 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10/O
                         net (fo=1, routed)           0.000    36.536    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_10_n_0
    SLICE_X78Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    37.049 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.049    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry_i_1_n_0
    SLICE_X78Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.166 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.166    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__0_i_1_n_0
    SLICE_X78Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.283 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.283    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__1_i_1_n_0
    SLICE_X78Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    37.400 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000    37.400    Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__2_i_1_n_0
    SLICE_X78Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    37.723 r  Cfu/CONV_1D/QUANT/RDBP/RDBP_ret_offseted_carry__3_i_1/O[1]
                         net (fo=2, routed)           0.806    38.528    Cfu/CONV_1D/QUANT/RDBP_ret[17]
    SLICE_X80Y62         LUT2 (Prop_lut2_I0_O)        0.306    38.834 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4/O
                         net (fo=1, routed)           0.000    38.834    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_i_4_n_0
    SLICE_X80Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.367 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3/CO[3]
                         net (fo=1, routed)           0.000    39.367    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__3_n_0
    SLICE_X80Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.484 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4/CO[3]
                         net (fo=1, routed)           0.000    39.484    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__4_n_0
    SLICE_X80Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.601 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5/CO[3]
                         net (fo=1, routed)           0.000    39.601    Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__5_n_0
    SLICE_X80Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    39.916 r  Cfu/CONV_1D/QUANT/RDBP_ret_offseted_carry__6/O[3]
                         net (fo=5, routed)           0.744    40.660    Cfu/CONV_1D/QUANT/RDBP_ret_offseted[31]
    SLICE_X81Y63         LUT4 (Prop_lut4_I1_O)        0.307    40.967 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5/O
                         net (fo=1, routed)           0.000    40.967    Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2_i_5_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.368 r  Cfu/CONV_1D/QUANT/bound_lower_ret1_carry__2/CO[3]
                         net (fo=32, routed)          1.307    42.676    Cfu/CONV_1D/QUANT/bound_lower_ret1
    SLICE_X84Y61         LUT6 (Prop_lut6_I2_O)        0.124    42.800 r  Cfu/CONV_1D/QUANT/ret[10]_i_1/O
                         net (fo=1, routed)           0.000    42.800    Cfu/CONV_1D/QUANT_n_22
    SLICE_X84Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     33.333    33.333 r  
    E3                                                0.000    33.333 r  clk100 (IN)
                         net (fo=0)                   0.000    33.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    34.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    36.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    38.396    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    38.496 r  clk100_inst/O
                         net (fo=9, routed)           1.562    40.057    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    40.140 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918    42.058    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    42.149 r  BUFG/O
                         net (fo=4733, routed)        1.604    43.754    Cfu/CONV_1D/out
    SLICE_X84Y61         FDRE                                         r  Cfu/CONV_1D/ret_reg[10]/C
                         clock pessimism              0.734    44.488    
                         clock uncertainty           -0.080    44.408    
    SLICE_X84Y61         FDRE (Setup_fdre_C_D)        0.079    44.487    Cfu/CONV_1D/ret_reg[10]
  -------------------------------------------------------------------
                         required time                         44.487    
                         arrival time                         -42.800    
  -------------------------------------------------------------------
                         slack                                  1.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X63Y97         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     3.847 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.064    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.838     4.692    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.973     3.719    
    SLICE_X62Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.029    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X63Y97         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     3.847 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.064    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.838     4.692    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.973     3.719    
    SLICE_X62Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.029    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X63Y97         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     3.847 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.064    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.838     4.692    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.973     3.719    
    SLICE_X62Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.029    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X63Y97         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     3.847 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.064    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.838     4.692    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.973     3.719    
    SLICE_X62Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.029    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X63Y97         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     3.847 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.064    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.838     4.692    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.973     3.719    
    SLICE_X62Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.029    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X63Y97         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     3.847 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.064    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.838     4.692    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y97         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.973     3.719    
    SLICE_X62Y97         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.029    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X63Y97         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     3.847 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.064    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y97         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.838     4.692    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y97         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.973     3.719    
    SLICE_X62Y97         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.029    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.973ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X63Y97         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.141     3.847 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     4.064    storage_reg_0_15_6_9/ADDRD0
    SLICE_X62Y97         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.838     4.692    storage_reg_0_15_6_9/WCLK
    SLICE_X62Y97         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.973     3.719    
    SLICE_X62Y97         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.029    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 soc_basesoc_rx_phase_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_rx_phase_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.342ns (83.477%)  route 0.068ns (16.523%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.688ns
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.565     3.704    sys_clk
    SLICE_X61Y99         FDRE                                         r  soc_basesoc_rx_phase_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.141     3.845 r  soc_basesoc_rx_phase_reg[17]/Q
                         net (fo=2, routed)           0.067     3.912    soc_basesoc_rx_phase[17]
    SLICE_X61Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     4.059 r  soc_basesoc_rx_phase_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.060    soc_basesoc_rx_phase_reg[19]_i_1_n_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.114 r  soc_basesoc_rx_phase_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.114    soc_basesoc_rx_phase0[20]
    SLICE_X61Y100        FDRE                                         r  soc_basesoc_rx_phase_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.833     4.688    sys_clk
    SLICE_X61Y100        FDRE                                         r  soc_basesoc_rx_phase_reg[20]/C
                         clock pessimism             -0.715     3.973    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.105     4.078    soc_basesoc_rx_phase_reg[20]
  -------------------------------------------------------------------
                         required time                         -4.078    
                         arrival time                           4.114    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 soc_basesoc_tx_phase_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_basesoc_tx_phase_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.342ns (83.106%)  route 0.070ns (16.894%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.691ns
    Source Clock Delay      (SCD):    3.706ns
    Clock Pessimism Removal (CPR):    0.715ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.567     3.706    sys_clk
    SLICE_X64Y99         FDSE                                         r  soc_basesoc_tx_phase_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDSE (Prop_fdse_C_Q)         0.141     3.847 r  soc_basesoc_tx_phase_reg[21]/Q
                         net (fo=2, routed)           0.069     3.916    soc_basesoc_tx_phase[21]
    SLICE_X64Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     4.063 r  soc_basesoc_tx_phase_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.001     4.064    soc_basesoc_tx_phase_reg[23]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.118 r  soc_basesoc_tx_phase_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.118    soc_basesoc_tx_phase0[24]
    SLICE_X64Y100        FDSE                                         r  soc_basesoc_tx_phase_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.837     4.691    sys_clk
    SLICE_X64Y100        FDSE                                         r  soc_basesoc_tx_phase_reg[24]/C
                         clock pessimism             -0.715     3.976    
    SLICE_X64Y100        FDSE (Hold_fdse_C_D)         0.105     4.081    soc_basesoc_tx_phase_reg[24]
  -------------------------------------------------------------------
                         required time                         -4.081    
                         arrival time                           4.118    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { PLLE2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y23     Cfu/CONV_1D/QUANT/ad_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         33.333      29.449     DSP48_X2Y26     Cfu/CONV_1D/QUANT/bc_r0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y25     Cfu/CONV_1D/QUANT/ad_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X2Y28     Cfu/CONV_1D/QUANT/bc_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y25     Cfu/CONV_1D/QUANT/bd_r_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         33.333      29.646     DSP48_X1Y23     Cfu/CONV_1D/QUANT/bd_r_reg__0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y14    Cfu/CONV_1D/filter_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X2Y15    Cfu/CONV_1D/input_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y26    VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         33.333      30.389     RAMB18_X1Y26    VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       33.333      126.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X66Y94    storage_1_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { PLLE2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4   BUFG_1/I
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y1   BUFG_2/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y90    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y95    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y84    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         8.333       6.666      ILOGIC_X1Y80    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         8.333       6.666      ILOGIC_X1Y85    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 2.083 6.250 }
Period(ns):         8.333
Sources:            { PLLE2_ADV/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         8.333       6.178      BUFGCTRL_X0Y3   BUFG_3/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y94    OSERDESE2_25/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         8.333       6.666      OLOGIC_X1Y82    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         8.333       7.084      PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       8.333       151.667    PLLE2_ADV_X0Y0  PLLE2_ADV/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout4
  To Clock:  soc_crg_clkout4

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.423ns
    Source Clock Delay      (SCD):    11.270ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.727    11.270    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDPE (Prop_fdpe_C_Q)         0.518    11.788 r  FDPE_8/Q
                         net (fo=1, routed)           0.190    11.978    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X88Y61         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     7.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     7.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562     8.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     8.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    10.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.816 r  BUFG_4/O
                         net (fo=8, routed)           1.606    12.423    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.847    13.270    
                         clock uncertainty           -0.061    13.209    
    SLICE_X88Y61         FDPE (Setup_fdpe_C_D)       -0.016    13.193    FDPE_9
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -11.978    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             3.101ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.766ns (40.557%)  route 1.123ns (59.443%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.421ns = ( 15.421 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.806    12.593    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.717 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.317    13.034    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y63         LUT3 (Prop_lut3_I0_O)        0.124    13.158 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    13.158    soc_crg_ic_reset_i_1_n_0
    SLICE_X88Y63         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.604    15.421    idelay_clk
    SLICE_X88Y63         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.822    16.243    
                         clock uncertainty           -0.061    16.182    
    SLICE_X88Y63         FDRE (Setup_fdre_C_D)        0.077    16.259    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.259    
                         arrival time                         -13.158    
  -------------------------------------------------------------------
                         slack                                  3.101    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.917%)  route 1.008ns (61.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 15.422 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.806    12.593    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.717 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.202    12.919    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.605    15.422    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.847    16.269    
                         clock uncertainty           -0.061    16.208    
    SLICE_X88Y62         FDSE (Setup_fdse_C_CE)      -0.169    16.039    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.917%)  route 1.008ns (61.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 15.422 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.806    12.593    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.717 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.202    12.919    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.605    15.422    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.847    16.269    
                         clock uncertainty           -0.061    16.208    
    SLICE_X88Y62         FDSE (Setup_fdse_C_CE)      -0.169    16.039    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.917%)  route 1.008ns (61.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 15.422 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.806    12.593    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.717 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.202    12.919    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.605    15.422    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.847    16.269    
                         clock uncertainty           -0.061    16.208    
    SLICE_X88Y62         FDSE (Setup_fdse_C_CE)      -0.169    16.039    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.642ns (38.917%)  route 1.008ns (61.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 15.422 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           0.806    12.593    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT4 (Prop_lut4_I1_O)        0.124    12.717 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.202    12.919    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.605    15.422    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.847    16.269    
                         clock uncertainty           -0.061    16.208    
    SLICE_X88Y62         FDSE (Setup_fdse_C_CE)      -0.169    16.039    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.353ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.642ns (38.608%)  route 1.021ns (61.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 15.422 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.021    12.808    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT1 (Prop_lut1_I0_O)        0.124    12.932 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.932    soc_crg_reset_counter0[0]
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.605    15.422    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.847    16.269    
                         clock uncertainty           -0.061    16.208    
    SLICE_X88Y62         FDSE (Setup_fdse_C_D)        0.077    16.285    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.285    
                         arrival time                         -12.932    
  -------------------------------------------------------------------
                         slack                                  3.353    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.660ns  (logic 0.642ns (38.678%)  route 1.018ns (61.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 15.422 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.018    12.805    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT3 (Prop_lut3_I1_O)        0.124    12.929 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.929    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.605    15.422    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.847    16.269    
                         clock uncertainty           -0.061    16.208    
    SLICE_X88Y62         FDSE (Setup_fdse_C_D)        0.081    16.289    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.289    
                         arrival time                         -12.929    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.368ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.668ns (39.553%)  route 1.021ns (60.447%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 15.422 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.021    12.808    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT2 (Prop_lut2_I0_O)        0.150    12.958 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.958    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.605    15.422    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.847    16.269    
                         clock uncertainty           -0.061    16.208    
    SLICE_X88Y62         FDSE (Setup_fdse_C_D)        0.118    16.326    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.326    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout4 rise@5.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        1.686ns  (logic 0.668ns (39.623%)  route 1.018ns (60.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.422ns = ( 15.422 - 5.000 ) 
    Source Clock Delay      (SCD):    11.269ns
    Clock Pessimism Removal (CPR):    0.847ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_4/O
                         net (fo=8, routed)           1.726    11.269    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.518    11.787 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=5, routed)           1.018    12.805    soc_crg_reset_counter[0]
    SLICE_X88Y62         LUT4 (Prop_lut4_I1_O)        0.150    12.955 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000    12.955    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640    10.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100    10.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562    11.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083    11.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918    13.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.816 r  BUFG_4/O
                         net (fo=8, routed)           1.605    15.422    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.847    16.269    
                         clock uncertainty           -0.061    16.208    
    SLICE_X88Y62         FDSE (Setup_fdse_C_D)        0.118    16.326    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.326    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  3.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.729ns
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.987ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.742    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDPE (Prop_fdpe_C_Q)         0.164     3.906 r  FDPE_8/Q
                         net (fo=1, routed)           0.056     3.962    soc_builder_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X88Y61         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.875     4.729    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_9/C
                         clock pessimism             -0.987     3.742    
    SLICE_X88Y61         FDPE (Hold_fdpe_C_D)         0.060     3.802    FDPE_9
  -------------------------------------------------------------------
                         required time                         -3.802    
                         arrival time                           3.962    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 soc_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns
    Source Clock Delay      (SCD):    3.740ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.601     3.740    idelay_clk
    SLICE_X88Y63         FDRE                                         r  soc_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y63         FDRE (Prop_fdre_C_Q)         0.164     3.904 r  soc_crg_ic_reset_reg/Q
                         net (fo=2, routed)           0.177     4.082    soc_crg_ic_reset
    SLICE_X88Y63         LUT3 (Prop_lut3_I1_O)        0.045     4.127 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.127    soc_crg_ic_reset_i_1_n_0
    SLICE_X88Y63         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.872     4.726    idelay_clk
    SLICE_X88Y63         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.986     3.740    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.120     3.860    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.860    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.741    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.148     3.889 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.171     4.060    soc_crg_reset_counter[1]
    SLICE_X88Y62         LUT2 (Prop_lut2_I1_O)        0.101     4.161 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.161    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.727    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.986     3.741    
    SLICE_X88Y62         FDSE (Hold_fdse_C_D)         0.131     3.872    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.872    
                         arrival time                           4.161    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.249ns (58.739%)  route 0.175ns (41.261%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.741    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.148     3.889 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.175     4.064    soc_crg_reset_counter[1]
    SLICE_X88Y62         LUT4 (Prop_lut4_I2_O)        0.101     4.165 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.165    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.727    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.986     3.741    
    SLICE_X88Y62         FDSE (Hold_fdse_C_D)         0.131     3.872    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.872    
                         arrival time                           4.165    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.246ns (58.445%)  route 0.175ns (41.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.741    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.148     3.889 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=4, routed)           0.175     4.064    soc_crg_reset_counter[1]
    SLICE_X88Y62         LUT3 (Prop_lut3_I0_O)        0.098     4.162 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.162    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.727    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.986     3.741    
    SLICE_X88Y62         FDSE (Hold_fdse_C_D)         0.121     3.862    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.862    
                         arrival time                           4.162    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.742    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDPE (Prop_fdpe_C_Q)         0.148     3.890 r  FDPE_9/Q
                         net (fo=5, routed)           0.129     4.019    idelay_rst
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.727    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.971     3.756    
    SLICE_X88Y62         FDSE (Hold_fdse_C_S)        -0.044     3.712    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.742    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDPE (Prop_fdpe_C_Q)         0.148     3.890 r  FDPE_9/Q
                         net (fo=5, routed)           0.129     4.019    idelay_rst
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.727    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.971     3.756    
    SLICE_X88Y62         FDSE (Hold_fdse_C_S)        -0.044     3.712    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.742    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDPE (Prop_fdpe_C_Q)         0.148     3.890 r  FDPE_9/Q
                         net (fo=5, routed)           0.129     4.019    idelay_rst
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.727    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.971     3.756    
    SLICE_X88Y62         FDSE (Hold_fdse_C_S)        -0.044     3.712    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 FDPE_9/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.455%)  route 0.129ns (46.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.742ns
    Clock Pessimism Removal (CPR):    0.971ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.603     3.742    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y61         FDPE (Prop_fdpe_C_Q)         0.148     3.890 r  FDPE_9/Q
                         net (fo=5, routed)           0.129     4.019    idelay_rst
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.727    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.971     3.756    
    SLICE_X88Y62         FDSE (Hold_fdse_C_S)        -0.044     3.712    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.712    
                         arrival time                           4.019    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout4 rise@0.000ns - soc_crg_clkout4 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.247ns (58.513%)  route 0.175ns (41.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.986ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.602     3.741    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y62         FDSE (Prop_fdse_C_Q)         0.148     3.889 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=2, routed)           0.108     3.997    soc_crg_reset_counter[3]
    SLICE_X88Y62         LUT4 (Prop_lut4_I3_O)        0.099     4.096 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=5, routed)           0.068     4.163    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.873     4.727    idelay_clk
    SLICE_X88Y62         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.986     3.741    
    SLICE_X88Y62         FDSE (Hold_fdse_C_CE)       -0.016     3.725    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.725    
                         arrival time                           4.163    
  -------------------------------------------------------------------
                         slack                                  0.438    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout4
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_ADV/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_4/I
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y61     FDPE_8/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X88Y61     FDPE_9/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X88Y63     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y62     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y62     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y62     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X88Y62     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0   PLLE2_ADV/CLKOUT4
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     FDPE_8/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     FDPE_8/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     FDPE_9/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     FDPE_9/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y62     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y62     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y62     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y62     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     FDPE_8/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     FDPE_8/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     FDPE_9/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X88Y61     FDPE_9/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X88Y63     soc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y62     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y62     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y62     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X88Y62     soc_crg_reset_counter_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 0.642ns (37.350%)  route 1.077ns (62.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.644ns
    Source Clock Delay      (SCD):    11.173ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.630    11.173    sys_clk
    SLICE_X66Y92         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.518    11.691 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           1.077    12.768    soc_basesoc_reset_re
    SLICE_X61Y92         LUT3 (Prop_lut3_I0_O)        0.124    12.892 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000    12.892    soc_crg_reset
    SLICE_X61Y92         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.482     6.644    soc_crg_clkin
    SLICE_X61Y92         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_basesoc_reset_re_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.209ns (32.358%)  route 0.437ns (67.642%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    3.704ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.565     3.704    sys_clk
    SLICE_X66Y92         FDRE                                         r  soc_basesoc_reset_re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.164     3.868 r  soc_basesoc_reset_re_reg/Q
                         net (fo=2, routed)           0.437     4.305    soc_basesoc_reset_re
    SLICE_X61Y92         LUT3 (Prop_lut3_I0_O)        0.045     4.350 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.350    soc_crg_reset
    SLICE_X61Y92         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.801     2.926    soc_crg_clkin
    SLICE_X61Y92         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 0.124ns (3.176%)  route 3.780ns (96.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.611     2.611    PLLE2_ADV_n_8
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  FDPE_i_1/O
                         net (fo=4, routed)           1.169     3.904    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y61         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562     6.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.807 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.725    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.816 r  BUFG/O
                         net (fo=4733, routed)        1.606    10.423    sys_clk
    SLICE_X87Y61         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (recovery check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 0.124ns (3.176%)  route 3.780ns (96.824%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.611     2.611    PLLE2_ADV_n_8
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  FDPE_i_1/O
                         net (fo=4, routed)           1.169     3.904    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y61         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562     6.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.807 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.725    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.816 r  BUFG/O
                         net (fo=4733, routed)        1.606    10.423    sys_clk
    SLICE_X87Y61         FDPE                                         r  FDPE_1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.045ns (2.538%)  route 1.728ns (97.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.188     1.188    PLLE2_ADV_n_8
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.233 f  FDPE_i_1/O
                         net (fo=4, routed)           0.540     1.773    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y61         FDPE                                         f  FDPE/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.875     4.729    sys_clk
    SLICE_X87Y61         FDPE                                         r  FDPE/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_1/PRE
                            (removal check against rising-edge clock soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.045ns (2.538%)  route 1.728ns (97.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.188     1.188    PLLE2_ADV_n_8
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.233 f  FDPE_i_1/O
                         net (fo=4, routed)           0.540     1.773    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X87Y61         FDPE                                         f  FDPE_1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.875     4.729    sys_clk
    SLICE_X87Y61         FDPE                                         r  FDPE_1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.312ns
    Source Clock Delay      (SCD):    11.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.616    11.159    sys_clk
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.518    11.677 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.190    11.866    soc_builder_regs0
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562     6.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.807 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.725    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.816 r  BUFG/O
                         net (fo=4733, routed)        1.496    10.312    sys_clk
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_builder_regs0_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            soc_builder_regs1_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.687ns
    Source Clock Delay      (SCD):    3.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.562     3.701    sys_clk
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y104        FDRE (Prop_fdre_C_Q)         0.164     3.865 r  soc_builder_regs0_reg/Q
                         net (fo=1, routed)           0.056     3.921    soc_builder_regs0
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.832     4.687    sys_clk
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout4

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 0.124ns (3.131%)  route 3.837ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.611     2.611    PLLE2_ADV_n_8
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  FDPE_i_1/O
                         net (fo=4, routed)           1.226     3.961    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y61         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562     6.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.816 r  BUFG_4/O
                         net (fo=8, routed)           1.606    10.423    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (recovery check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 0.124ns (3.131%)  route 3.837ns (96.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           2.611     2.611    PLLE2_ADV_n_8
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.124     2.735 f  FDPE_i_1/O
                         net (fo=4, routed)           1.226     3.961    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y61         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562     6.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     6.807 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           1.918     8.725    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     8.816 r  BUFG_4/O
                         net (fo=8, routed)           1.606    10.423    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_9/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_8/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.045ns (2.516%)  route 1.744ns (97.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.188     1.188    PLLE2_ADV_n_8
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.233 f  FDPE_i_1/O
                         net (fo=4, routed)           0.556     1.789    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y61         FDPE                                         f  FDPE_8/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.875     4.729    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_8/C

Slack:                    inf
  Source:                 PLLE2_ADV/LOCKED
                            (internal pin)
  Destination:            FDPE_9/PRE
                            (removal check against rising-edge clock soc_crg_clkout4  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.045ns (2.516%)  route 1.744ns (97.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  PLLE2_ADV/LOCKED
                         net (fo=1, routed)           1.188     1.188    PLLE2_ADV_n_8
    SLICE_X86Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.233 f  FDPE_i_1/O
                         net (fo=4, routed)           0.556     1.789    soc_builder_xilinxasyncresetsynchronizerimpl0
    SLICE_X88Y61         FDPE                                         f  FDPE_9/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG_4/O
                         net (fo=8, routed)           0.875     4.729    idelay_clk
    SLICE_X88Y61         FDPE                                         r  FDPE_9/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_builder_basesoc_pll_fb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    10.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    10.521 f  clk100_inst/O
                         net (fo=9, routed)           1.825    12.346    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088    12.434 f  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.014    12.448    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKFBOUT
                            (clock source 'soc_builder_basesoc_pll_fb'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_ADV/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_builder_basesoc_pll_fb rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     2.451 r  PLLE2_ADV/CLKFBOUT
                         net (fo=1, routed)           0.005     2.456    soc_builder_basesoc_pll_fb
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  PLLE2_ADV/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_chaser_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.446ns (43.841%)  route 5.696ns (56.159%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.630    11.173    sys_clk
    SLICE_X62Y94         FDRE                                         r  soc_chaser_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518    11.691 r  soc_chaser_reg[2]/Q
                         net (fo=2, routed)           1.146    12.836    soc_chaser[2]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.150    12.986 r  user_led2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.550    17.537    user_led2_OBUF
    T9                   OBUF (Prop_obuf_I_O)         3.778    21.315 r  user_led2_OBUF_inst/O
                         net (fo=0)                   0.000    21.315    user_led2
    T9                                                                r  user_led2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.723ns  (logic 4.219ns (43.393%)  route 5.504ns (56.607%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.630    11.173    sys_clk
    SLICE_X62Y94         FDRE                                         r  soc_chaser_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518    11.691 r  soc_chaser_reg[3]/Q
                         net (fo=2, routed)           0.795    12.486    soc_chaser[3]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124    12.610 r  user_led3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.709    17.319    user_led3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.896 r  user_led3_OBUF_inst/O
                         net (fo=0)                   0.000    20.896    user_led3
    T10                                                               r  user_led3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_tx_reg/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            serial_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.665ns  (logic 3.979ns (45.914%)  route 4.687ns (54.086%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.629    11.172    sys_clk
    SLICE_X59Y99         FDSE                                         r  serial_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDSE (Prop_fdse_C_Q)         0.456    11.628 r  serial_tx_reg/Q
                         net (fo=1, routed)           4.687    16.314    serial_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    19.837 r  serial_tx_OBUF_inst/O
                         net (fo=0)                   0.000    19.837    serial_tx
    D10                                                               r  serial_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.057ns  (logic 4.340ns (53.859%)  route 3.718ns (46.141%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.630    11.173    sys_clk
    SLICE_X63Y94         FDRE                                         r  soc_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.456    11.629 r  soc_mode_reg/Q
                         net (fo=5, routed)           0.968    12.596    soc_mode
    SLICE_X63Y94         LUT3 (Prop_lut3_I2_O)        0.152    12.748 r  user_led0_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.750    15.499    user_led0_OBUF
    H5                   OBUF (Prop_obuf_I_O)         3.732    19.230 r  user_led0_OBUF_inst/O
                         net (fo=0)                   0.000    19.230    user_led0
    H5                                                                r  user_led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_chaser_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            user_led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.576ns  (logic 4.153ns (54.814%)  route 3.423ns (45.186%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.630    11.173    sys_clk
    SLICE_X62Y94         FDRE                                         r  soc_chaser_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.518    11.691 r  soc_chaser_reg[1]/Q
                         net (fo=2, routed)           0.673    12.364    soc_chaser[1]
    SLICE_X62Y94         LUT3 (Prop_lut3_I1_O)        0.124    12.488 r  user_led1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.750    15.238    user_led1_OBUF
    J5                   OBUF (Prop_obuf_I_O)         3.511    18.749 r  user_led1_OBUF_inst/O
                         net (fo=0)                   0.000    18.749    user_led1
    J5                                                                r  user_led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.590ns  (logic 3.983ns (60.439%)  route 2.607ns (39.561%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.719    11.262    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.518    11.780 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.606    14.386    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y76         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.488 r  OSERDESE2_38/TQ
                         net (fo=1, routed)           0.001    15.489    IOBUF_9/T
    T5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.852 r  IOBUF_9/OBUFT/O
                         net (fo=1, unset)            0.000    17.852    ddram_dq[9]
    T5                                                                r  ddram_dq[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.577ns  (logic 3.983ns (60.557%)  route 2.594ns (39.443%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.719    11.262    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.518    11.780 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.593    14.373    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.475 r  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001    15.476    IOBUF_15/T
    R3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.839 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000    17.839    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.437ns  (logic 3.983ns (61.874%)  route 2.454ns (38.126%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.719    11.262    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.518    11.780 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.453    14.233    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.335 r  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001    15.336    IOBUF_13/T
    T3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.699 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000    17.699    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.417ns  (logic 3.983ns (62.071%)  route 2.434ns (37.929%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.719    11.262    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.518    11.780 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.433    14.213    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y80         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.315 r  OSERDESE2_40/TQ
                         net (fo=1, routed)           0.001    15.316    IOBUF_11/T
    V5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.679 r  IOBUF_11/OBUFT/O
                         net (fo=1, unset)            0.000    17.679    ddram_dq[11]
    V5                                                                r  ddram_dq[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.277ns  (logic 3.983ns (63.456%)  route 2.294ns (36.544%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG/O
                         net (fo=4733, routed)        1.719    11.262    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.518    11.780 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          2.293    14.073    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y79         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      1.102    15.175 r  OSERDESE2_37/TQ
                         net (fo=1, routed)           0.001    15.176    IOBUF_8/T
    V4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    17.539 r  IOBUF_8/OBUFT/O
                         net (fo=1, unset)            0.000    17.539    ddram_dq[8]
    V4                                                                r  ddram_dq[8] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.165ns  (logic 0.710ns (60.948%)  route 0.455ns (39.052%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.454     4.355    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.705 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     4.706    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.902 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.902    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.170ns  (logic 0.711ns (60.725%)  route 0.460ns (39.275%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.459     4.360    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.710 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     4.711    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.907 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.907    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.179ns  (logic 0.719ns (60.964%)  route 0.460ns (39.036%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.459     4.360    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.710 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.711    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     4.916 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     4.916    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.191ns  (logic 0.731ns (61.355%)  route 0.460ns (38.645%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.459     4.360    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.710 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     4.711    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     4.928 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     4.928    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.234ns  (logic 0.720ns (58.312%)  route 0.515ns (41.688%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.514     4.415    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.765 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     4.766    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.972 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.972    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.312ns  (logic 0.719ns (54.836%)  route 0.592ns (45.164%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.591     4.492    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.842 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     4.843    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     5.049 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     5.049    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.362ns  (logic 0.715ns (52.469%)  route 0.647ns (47.531%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.646     4.548    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.898 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     4.899    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     5.099 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     5.099    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.382ns  (logic 0.712ns (51.481%)  route 0.671ns (48.519%))
  Logic Levels:           2  (OBUFT=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=16, routed)          0.670     4.571    soc_a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.921 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     4.922    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     5.119 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     5.119    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 0.754ns (54.403%)  route 0.632ns (45.597%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.631     4.532    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.882 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.883    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.122 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     5.122    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.385ns  (logic 0.754ns (54.413%)  route 0.632ns (45.587%))
  Logic Levels:           2  (OBUFTDS=1 OSERDESE2=1)
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG/O
                         net (fo=4733, routed)        0.598     3.737    sys_clk
    SLICE_X78Y96         FDRE                                         r  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y96         FDRE (Prop_fdre_C_Q)         0.164     3.901 f  soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1_reg/Q
                         net (fo=2, routed)           0.631     4.532    soc_a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline1
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_T1_TQ)
                                                      0.350     4.882 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     4.883    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     5.122 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     5.122    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 3.640ns (41.994%)  route 5.027ns (58.006%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk100 (IN)
                         net (fo=0)                   0.000    20.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025    23.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    23.602 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795    25.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124    25.521 f  clk100_inst/O
                         net (fo=9, routed)           1.825    27.346    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    27.434 f  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           2.012    29.447    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    29.543 f  BUFG_1/O
                         net (fo=1, routed)           3.015    32.557    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         3.544    36.101 f  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000    36.101    eth_ref_clk
    G18                                                               f  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT1
                            (clock source 'soc_crg_clkout1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_ref_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.270ns (47.265%)  route 1.417ns (52.735%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT1
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_1/O
                         net (fo=1, routed)           0.754     3.894    eth_ref_clk_OBUF
    G18                  OBUF (Prop_obuf_I_O)         1.244     5.138 r  eth_ref_clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.138    eth_ref_clk
    G18                                                               r  eth_ref_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout2
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.736    11.278    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.830 r  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001    11.831    IOBUF_5/T
    M1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.194 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000    14.194    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.277    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.829 r  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001    11.830    IOBUF_1/T
    L3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.193 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000    14.193    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.735    11.277    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.829 r  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001    11.830    IOBUF_2/T
    K3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.193 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000    14.193    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.276    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.828 r  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001    11.829    IOBUF_4/T
    M3                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.192 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000    14.192    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.734    11.276    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.828 r  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001    11.829    IOBUF_7/T
    M2                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.192 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000    14.192    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.275    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.827 r  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001    11.828    IOBUF/T
    K5                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.191 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000    14.191    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.275    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.827 r  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001    11.828    IOBUF_3/T
    L6                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.191 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000    14.191    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.733    11.275    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.827 r  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001    11.828    IOBUF_6/T
    L4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.191 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000    14.191    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_41/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.730    11.272    sys4x_clk
    OLOGIC_X1Y85         OSERDESE2                                    r  OSERDESE2_41/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y85         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.824 r  OSERDESE2_41/TQ
                         net (fo=1, routed)           0.001    11.825    IOBUF_12/T
    V1                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.188 r  IOBUF_12/OBUFT/O
                         net (fo=1, unset)            0.000    14.188    ddram_dq[12]
    V1                                                                r  ddram_dq[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_39/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     5.397    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     5.521 r  clk100_inst/O
                         net (fo=9, routed)           1.825     7.346    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     7.434 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           2.012     9.447    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     9.543 r  BUFG_2/O
                         net (fo=75, routed)          1.729    11.271    sys4x_clk
    OLOGIC_X1Y84         OSERDESE2                                    r  OSERDESE2_39/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y84         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    11.823 r  OSERDESE2_39/TQ
                         net (fo=1, routed)           0.001    11.824    IOBUF_10/T
    U4                   OBUFT (TriStatD_obuft_T_O)
                                                      2.363    14.187 r  IOBUF_10/OBUFT/O
                         net (fo=1, unset)            0.000    14.187    ddram_dq[10]
    U4                                                                r  ddram_dq[10] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_29/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.377ns (99.736%)  route 0.001ns (0.264%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.735    sys4x_clk
    OLOGIC_X1Y90         OSERDESE2                                    r  OSERDESE2_29/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y90         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.927 f  OSERDESE2_29/TQ
                         net (fo=1, routed)           0.001     3.928    IOBUF/T
    K5                   OBUFT (TriStatE_obuft_T_O)
                                                      0.185     4.114 r  IOBUF/OBUFT/O
                         net (fo=1, unset)            0.000     4.114    ddram_dq[0]
    K5                                                                r  ddram_dq[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_32/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.735    sys4x_clk
    OLOGIC_X1Y88         OSERDESE2                                    r  OSERDESE2_32/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y88         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.927 f  OSERDESE2_32/TQ
                         net (fo=1, routed)           0.001     3.928    IOBUF_3/T
    L6                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.125 r  IOBUF_3/OBUFT/O
                         net (fo=1, unset)            0.000     4.125    ddram_dq[3]
    L6                                                                r  ddram_dq[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_30/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.388ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.736    sys4x_clk
    OLOGIC_X1Y95         OSERDESE2                                    r  OSERDESE2_30/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y95         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.928 f  OSERDESE2_30/TQ
                         net (fo=1, routed)           0.001     3.929    IOBUF_1/T
    L3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.196     4.125 r  IOBUF_1/OBUFT/O
                         net (fo=1, unset)            0.000     4.125    ddram_dq[1]
    L3                                                                r  ddram_dq[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_31/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.389ns (99.743%)  route 0.001ns (0.257%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.597     3.736    sys4x_clk
    OLOGIC_X1Y96         OSERDESE2                                    r  OSERDESE2_31/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y96         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.928 f  OSERDESE2_31/TQ
                         net (fo=1, routed)           0.001     3.929    IOBUF_2/T
    K3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.197     4.126 r  IOBUF_2/OBUFT/O
                         net (fo=1, unset)            0.000     4.126    ddram_dq[2]
    K3                                                                r  ddram_dq[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_35/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.390ns (99.744%)  route 0.001ns (0.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.735    sys4x_clk
    OLOGIC_X1Y89         OSERDESE2                                    r  OSERDESE2_35/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y89         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.927 f  OSERDESE2_35/TQ
                         net (fo=1, routed)           0.001     3.928    IOBUF_6/T
    L4                   OBUFT (TriStatE_obuft_T_O)
                                                      0.198     4.126 r  IOBUF_6/OBUFT/O
                         net (fo=1, unset)            0.000     4.126    ddram_dq[6]
    L4                                                                r  ddram_dq[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_33/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.393ns (99.746%)  route 0.001ns (0.254%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.735    sys4x_clk
    OLOGIC_X1Y92         OSERDESE2                                    r  OSERDESE2_33/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y92         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.927 f  OSERDESE2_33/TQ
                         net (fo=1, routed)           0.001     3.928    IOBUF_4/T
    M3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.201     4.129 r  IOBUF_4/OBUFT/O
                         net (fo=1, unset)            0.000     4.129    ddram_dq[4]
    M3                                                                r  ddram_dq[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_36/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.596     3.735    sys4x_clk
    OLOGIC_X1Y91         OSERDESE2                                    r  OSERDESE2_36/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y91         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.927 f  OSERDESE2_36/TQ
                         net (fo=1, routed)           0.001     3.928    IOBUF_7/T
    M2                   OBUFT (TriStatE_obuft_T_O)
                                                      0.205     4.133 r  IOBUF_7/OBUFT/O
                         net (fo=1, unset)            0.000     4.133    ddram_dq[7]
    M2                                                                r  ddram_dq[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_34/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.398ns (99.749%)  route 0.001ns (0.251%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.598     3.737    sys4x_clk
    OLOGIC_X1Y97         OSERDESE2                                    r  OSERDESE2_34/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y97         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.929 f  OSERDESE2_34/TQ
                         net (fo=1, routed)           0.001     3.930    IOBUF_5/T
    M1                   OBUFT (TriStatE_obuft_T_O)
                                                      0.206     4.136 r  IOBUF_5/OBUFT/O
                         net (fo=1, unset)            0.000     4.136    ddram_dq[5]
    M1                                                                r  ddram_dq[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_44/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.416ns (99.760%)  route 0.001ns (0.240%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.729    sys4x_clk
    OLOGIC_X1Y78         OSERDESE2                                    r  OSERDESE2_44/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y78         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.921 f  OSERDESE2_44/TQ
                         net (fo=1, routed)           0.001     3.922    IOBUF_15/T
    R3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.224     4.146 r  IOBUF_15/OBUFT/O
                         net (fo=1, unset)            0.000     4.146    ddram_dq[15]
    R3                                                                r  ddram_dq[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_42/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            ddram_dq[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.417ns (99.761%)  route 0.001ns (0.239%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_2/O
                         net (fo=75, routed)          0.590     3.729    sys4x_clk
    OLOGIC_X1Y77         OSERDESE2                                    r  OSERDESE2_42/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y77         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     3.921 f  OSERDESE2_42/TQ
                         net (fo=1, routed)           0.001     3.922    IOBUF_13/T
    T3                   OBUFT (TriStatE_obuft_T_O)
                                                      0.225     4.147 r  IOBUF_13/OBUFT/O
                         net (fo=1, unset)            0.000     4.147    ddram_dq[13]
    T3                                                                r  ddram_dq[13] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout3
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.481    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  clk100_inst/O
                         net (fo=9, routed)           1.825     9.429    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.517 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.530    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.626 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.360    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.912 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.913    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.276 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.276    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.481    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  clk100_inst/O
                         net (fo=9, routed)           1.825     9.429    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.517 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.530    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.626 r  BUFG_3/O
                         net (fo=2, routed)           1.734    13.360    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.912 r  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001    13.913    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.275 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.275    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.916ns  (logic 2.915ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.481    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  clk100_inst/O
                         net (fo=9, routed)           1.825     9.429    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.517 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.530    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.626 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.353    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.905 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.906    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.363    16.269 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000    16.269    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.915ns  (logic 2.914ns (99.966%)  route 0.001ns (0.034%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.565 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     5.590    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     5.686 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.481    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     7.605 r  clk100_inst/O
                         net (fo=9, routed)           1.825     9.429    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     9.517 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           2.012    11.530    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    11.626 r  BUFG_3/O
                         net (fo=2, routed)           1.727    13.353    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.552    13.905 r  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001    13.906    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatD_obuftds_T_O)
                                                      2.362    16.268 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000    16.268    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.397ns (99.748%)  route 0.001ns (0.252%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.812     4.484    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.534 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.197    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.223 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.818    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.010 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.011    IOBUFDS/OBUFTDS/T
    N1                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.205     6.216 r  IOBUFDS/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.216    ddram_dqs_n[0]
    N1                                                                r  ddram_dqs_n[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_25/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.409ns (99.756%)  route 0.001ns (0.244%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.812     4.484    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.534 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.197    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.223 r  BUFG_3/O
                         net (fo=2, routed)           0.596     5.818    sys4x_dqs_clk
    OLOGIC_X1Y94         OSERDESE2                                    r  OSERDESE2_25/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y94         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.010 f  OSERDESE2_25/TQ
                         net (fo=2, routed)           0.001     6.011    IOBUFDS/OBUFTDS/T
    N2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.217     6.228 r  IOBUFDS/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.228    ddram_dqs_p[0]
    N2                                                                r  ddram_dqs_p[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.812     4.484    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.534 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.197    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.223 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.815    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.007 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.008    IOBUFDS_1/OBUFTDS/T
    V2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.248 r  IOBUFDS_1/OBUFTDS/N/O
                         net (fo=1, unset)            0.000     6.248    ddram_dqs_n[1]
    V2                                                                r  ddram_dqs_n[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OSERDESE2_26/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout3  {rise@2.083ns fall@6.250ns period=8.333ns})
  Destination:            ddram_dqs_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.432ns (99.769%)  route 0.001ns (0.231%))
  Logic Levels:           1  (OBUFTDS=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      2.083     2.083 r  
    E3                                                0.000     2.083 r  clk100 (IN)
                         net (fo=0)                   0.000     2.083    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     2.333 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     2.977    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.003 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     3.627    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     3.672 r  clk100_inst/O
                         net (fo=9, routed)           0.812     4.484    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     4.534 r  PLLE2_ADV/CLKOUT3
                         net (fo=1, routed)           0.663     5.197    soc_crg_clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     5.223 r  BUFG_3/O
                         net (fo=2, routed)           0.593     5.815    sys4x_dqs_clk
    OLOGIC_X1Y82         OSERDESE2                                    r  OSERDESE2_26/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y82         OSERDESE2 (Prop_oserdese2_CLK_TQ)
                                                      0.192     6.007 f  OSERDESE2_26/TQ
                         net (fo=2, routed)           0.001     6.008    IOBUFDS_1/OBUFTDS/T
    U2                   OBUFTDS (TriStatE_obuftds_T_O)
                                                      0.240     6.248 r  IOBUFDS_1/OBUFTDS/P/O
                         net (fo=1, unset)            0.000     6.248    ddram_dqs_p[1]
    U2                                                                r  ddram_dqs_p[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  soc_crg_clkout4
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.517ns  (logic 0.096ns (2.730%)  route 3.421ns (97.270%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 fall edge)
                                                      2.500     2.500 f  
    E3                                                0.000     2.500 f  clk100 (IN)
                         net (fo=0)                   0.000     2.500    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     3.982 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     6.006    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     6.102 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.795     7.897    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.124     8.021 f  clk100_inst/O
                         net (fo=9, routed)           1.825     9.846    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     9.934 f  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           2.012    11.947    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    12.043 f  BUFG_4/O
                         net (fo=8, routed)           1.408    13.451    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   f  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_ADV/CLKOUT4
                            (clock source 'soc_crg_clkout4'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            IDELAYCTRL/REFCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.026ns (2.179%)  route 1.167ns (97.821%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.624     1.544    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.045     1.589 r  clk100_inst/O
                         net (fo=9, routed)           0.812     2.401    soc_crg_clkin
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     2.451 r  PLLE2_ADV/CLKOUT4
                         net (fo=1, routed)           0.663     3.114    soc_crg_clkout4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.140 r  BUFG_4/O
                         net (fo=8, routed)           0.505     3.644    idelay_clk
    IDELAYCTRL_X1Y1      IDELAYCTRL                                   r  IDELAYCTRL/REFCLK
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.631ns (36.649%)  route 2.820ns (63.351%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        6.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         1.507     1.507 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           2.820     4.327    cpu_reset_IBUF
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.124     4.451 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     4.451    soc_crg_reset
    SLICE_X61Y92         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.482     6.644    soc_crg_clkin
    SLICE_X61Y92         FDCE                                         r  FDCE/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_reset
                            (input port)
  Destination:            FDCE/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.612ns  (logic 0.320ns (19.844%)  route 1.292ns (80.156%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  cpu_reset (IN)
                         net (fo=0)                   0.000     0.000    cpu_reset
    C2                   IBUF (Prop_ibuf_I_O)         0.275     0.275 f  cpu_reset_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.567    cpu_reset_IBUF
    SLICE_X61Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.612 r  FDCE_i_1/O
                         net (fo=1, routed)           0.000     1.612    soc_crg_reset
    SLICE_X61Y92         FDCE                                         r  FDCE/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.801     2.926    soc_crg_clkin
    SLICE_X61Y92         FDCE                                         r  FDCE/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.526ns (27.531%)  route 4.018ns (72.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        10.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.312ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         1.526     1.526 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           4.018     5.544    serial_rx_IBUF
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     5.062    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     5.162 r  clk100_inst/O
                         net (fo=9, routed)           1.562     6.724    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.807 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           1.918     8.725    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.816 r  BUFG/O
                         net (fo=4733, routed)        1.496    10.312    sys_clk
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_rx
                            (input port)
  Destination:            soc_builder_regs0_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.294ns (14.326%)  route 1.757ns (85.674%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.687ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.687ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  serial_rx (IN)
                         net (fo=0)                   0.000     0.000    serial_rx
    A9                   IBUF (Prop_ibuf_I_O)         0.294     0.294 r  serial_rx_IBUF_inst/O
                         net (fo=1, routed)           1.757     2.051    serial_rx_IBUF
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     2.070    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     2.126 r  clk100_inst/O
                         net (fo=9, routed)           0.931     3.056    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.109 r  PLLE2_ADV/CLKOUT0
                         net (fo=1, routed)           0.716     3.826    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.855 r  BUFG/O
                         net (fo=4733, routed)        0.832     4.687    sys_clk
    SLICE_X58Y104        FDRE                                         r  soc_builder_regs0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  soc_crg_clkout2

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[8]
                            (input port)
  Destination:            ISERDESE2_8/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.744ns  (logic 1.744ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.393ns = ( 14.560 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 r  ddram_dq[8] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_8/IO
    V4                   IBUF (Prop_ibuf_I_O)         0.929     0.929 r  IOBUF_8/IBUF/O
                         net (fo=1, routed)           0.000     0.929    soc_a7ddrphy_dq_i_nodelay8
    IDELAY_X1Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.744 r  IDELAYE2_8/DATAOUT
                         net (fo=1, routed)           0.000     1.744    soc_a7ddrphy_dq_i_delayed8
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.560    sys4x_clk
    ILOGIC_X1Y79         ISERDESE2                                    r  ISERDESE2_8/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[10]
                            (input port)
  Destination:            ISERDESE2_10/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.743ns  (logic 1.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.399ns = ( 14.566 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U4                                                0.000     0.000 r  ddram_dq[10] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_10/IO
    U4                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  IOBUF_10/IBUF/O
                         net (fo=1, routed)           0.000     0.928    soc_a7ddrphy_dq_i_nodelay10
    IDELAY_X1Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.743 r  IDELAYE2_10/DATAOUT
                         net (fo=1, routed)           0.000     1.743    soc_a7ddrphy_dq_i_delayed10
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.566    sys4x_clk
    ILOGIC_X1Y84         ISERDESE2                                    r  ISERDESE2_10/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[14]
                            (input port)
  Destination:            ISERDESE2_14/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.738ns  (logic 1.738ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.399ns = ( 14.566 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U3                                                0.000     0.000 r  ddram_dq[14] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_14/IO
    U3                   IBUF (Prop_ibuf_I_O)         0.923     0.923 r  IOBUF_14/IBUF/O
                         net (fo=1, routed)           0.000     0.923    soc_a7ddrphy_dq_i_nodelay14
    IDELAY_X1Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.738 r  IDELAYE2_14/DATAOUT
                         net (fo=1, routed)           0.000     1.738    soc_a7ddrphy_dq_i_delayed14
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.583    14.566    sys4x_clk
    ILOGIC_X1Y83         ISERDESE2                                    r  ISERDESE2_14/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[12]
                            (input port)
  Destination:            ISERDESE2_12/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.736ns  (logic 1.736ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.400ns = ( 14.567 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  ddram_dq[12] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_12/IO
    V1                   IBUF (Prop_ibuf_I_O)         0.921     0.921 r  IOBUF_12/IBUF/O
                         net (fo=1, routed)           0.000     0.921    soc_a7ddrphy_dq_i_nodelay12
    IDELAY_X1Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.736 r  IDELAYE2_12/DATAOUT
                         net (fo=1, routed)           0.000     1.736    soc_a7ddrphy_dq_i_delayed12
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.584    14.567    sys4x_clk
    ILOGIC_X1Y85         ISERDESE2                                    r  ISERDESE2_12/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[11]
                            (input port)
  Destination:            ISERDESE2_11/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.733ns  (logic 1.733ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.393ns = ( 14.560 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  ddram_dq[11] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_11/IO
    V5                   IBUF (Prop_ibuf_I_O)         0.918     0.918 r  IOBUF_11/IBUF/O
                         net (fo=1, routed)           0.000     0.918    soc_a7ddrphy_dq_i_nodelay11
    IDELAY_X1Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.733 r  IDELAYE2_11/DATAOUT
                         net (fo=1, routed)           0.000     1.733    soc_a7ddrphy_dq_i_delayed11
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.577    14.560    sys4x_clk
    ILOGIC_X1Y80         ISERDESE2                                    r  ISERDESE2_11/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[9]
                            (input port)
  Destination:            ISERDESE2_9/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 1.724ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.390ns = ( 14.557 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T5                                                0.000     0.000 r  ddram_dq[9] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_9/IO
    T5                   IBUF (Prop_ibuf_I_O)         0.909     0.909 r  IOBUF_9/IBUF/O
                         net (fo=1, routed)           0.000     0.909    soc_a7ddrphy_dq_i_nodelay9
    IDELAY_X1Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.724 r  IDELAYE2_9/DATAOUT
                         net (fo=1, routed)           0.000     1.724    soc_a7ddrphy_dq_i_delayed9
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.574    14.557    sys4x_clk
    ILOGIC_X1Y76         ISERDESE2                                    r  ISERDESE2_9/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.392ns = ( 14.559 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.904     0.904 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.904    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.719 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     1.719    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.559    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.718ns  (logic 1.718ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.392ns = ( 14.559 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.903     0.903 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.903    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.718 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     1.718    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.576    14.559    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.405ns = ( 14.572 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.589    14.572    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 1.699ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        10.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.403ns = ( 14.570 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.884     0.884 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.884    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.815     1.699 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     1.699    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     5.578 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     7.498    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.589 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.640     9.229    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.100     9.329 f  clk100_inst/O
                         net (fo=9, routed)           1.562    10.891    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083    10.974 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           1.918    12.892    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.983 f  BUFG_2/O
                         net (fo=75, routed)          1.587    14.570    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ddram_dq[0]
                            (input port)
  Destination:            ISERDESE2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.572ns  (logic 0.572ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 8.892 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K5                                                0.000     0.000 r  ddram_dq[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF/IO
    K5                   IBUF (Prop_ibuf_I_O)         0.329     0.329 r  IOBUF/IBUF/O
                         net (fo=1, routed)           0.000     0.329    soc_a7ddrphy_dq_i_nodelay0
    IDELAY_X1Y90         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.572 r  IDELAYE2/DATAOUT
                         net (fo=1, routed)           0.000     0.572    soc_a7ddrphy_dq_i_delayed0
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.892    sys4x_clk
    ILOGIC_X1Y90         ISERDESE2                                    r  ISERDESE2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[1]
                            (input port)
  Destination:            ISERDESE2_1/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.582ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 8.893 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  ddram_dq[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_1/IO
    L3                   IBUF (Prop_ibuf_I_O)         0.339     0.339 r  IOBUF_1/IBUF/O
                         net (fo=1, routed)           0.000     0.339    soc_a7ddrphy_dq_i_nodelay1
    IDELAY_X1Y95         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.582 r  IDELAYE2_1/DATAOUT
                         net (fo=1, routed)           0.000     0.582    soc_a7ddrphy_dq_i_delayed1
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.893    sys4x_clk
    ILOGIC_X1Y95         ISERDESE2                                    r  ISERDESE2_1/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[2]
                            (input port)
  Destination:            ISERDESE2_2/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 8.893 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  ddram_dq[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_2/IO
    K3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_2/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay2
    IDELAY_X1Y96         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_2/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed2
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.872     8.893    sys4x_clk
    ILOGIC_X1Y96         ISERDESE2                                    r  ISERDESE2_2/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[3]
                            (input port)
  Destination:            ISERDESE2_3/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.583ns  (logic 0.583ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 8.892 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L6                                                0.000     0.000 r  ddram_dq[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_3/IO
    L6                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  IOBUF_3/IBUF/O
                         net (fo=1, routed)           0.000     0.340    soc_a7ddrphy_dq_i_nodelay3
    IDELAY_X1Y88         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.583 r  IDELAYE2_3/DATAOUT
                         net (fo=1, routed)           0.000     0.583    soc_a7ddrphy_dq_i_delayed3
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.892    sys4x_clk
    ILOGIC_X1Y88         ISERDESE2                                    r  ISERDESE2_3/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[6]
                            (input port)
  Destination:            ISERDESE2_6/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 8.892 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L4                                                0.000     0.000 r  ddram_dq[6] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_6/IO
    L4                   IBUF (Prop_ibuf_I_O)         0.341     0.341 r  IOBUF_6/IBUF/O
                         net (fo=1, routed)           0.000     0.341    soc_a7ddrphy_dq_i_nodelay6
    IDELAY_X1Y89         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.584 r  IDELAYE2_6/DATAOUT
                         net (fo=1, routed)           0.000     0.584    soc_a7ddrphy_dq_i_delayed6
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.892    sys4x_clk
    ILOGIC_X1Y89         ISERDESE2                                    r  ISERDESE2_6/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[4]
                            (input port)
  Destination:            ISERDESE2_4/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.587ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 8.892 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 r  ddram_dq[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_4/IO
    M3                   IBUF (Prop_ibuf_I_O)         0.344     0.344 r  IOBUF_4/IBUF/O
                         net (fo=1, routed)           0.000     0.344    soc_a7ddrphy_dq_i_nodelay4
    IDELAY_X1Y92         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.587 r  IDELAYE2_4/DATAOUT
                         net (fo=1, routed)           0.000     0.587    soc_a7ddrphy_dq_i_delayed4
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.892    sys4x_clk
    ILOGIC_X1Y92         ISERDESE2                                    r  ISERDESE2_4/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[7]
                            (input port)
  Destination:            ISERDESE2_7/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.725ns = ( 8.892 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  ddram_dq[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_7/IO
    M2                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_7/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay7
    IDELAY_X1Y91         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_7/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed7
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.871     8.892    sys4x_clk
    ILOGIC_X1Y91         ISERDESE2                                    r  ISERDESE2_7/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[5]
                            (input port)
  Destination:            ISERDESE2_5/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.592ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.727ns = ( 8.894 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M1                                                0.000     0.000 r  ddram_dq[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_5/IO
    M1                   IBUF (Prop_ibuf_I_O)         0.349     0.349 r  IOBUF_5/IBUF/O
                         net (fo=1, routed)           0.000     0.349    soc_a7ddrphy_dq_i_nodelay5
    IDELAY_X1Y97         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.592 r  IDELAYE2_5/DATAOUT
                         net (fo=1, routed)           0.000     0.592    soc_a7ddrphy_dq_i_delayed5
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.873     8.894    sys4x_clk
    ILOGIC_X1Y97         ISERDESE2                                    r  ISERDESE2_5/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[15]
                            (input port)
  Destination:            ISERDESE2_15/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.611ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 8.884 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  ddram_dq[15] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_15/IO
    R3                   IBUF (Prop_ibuf_I_O)         0.368     0.368 r  IOBUF_15/IBUF/O
                         net (fo=1, routed)           0.000     0.368    soc_a7ddrphy_dq_i_nodelay15
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.611 r  IDELAYE2_15/DATAOUT
                         net (fo=1, routed)           0.000     0.611    soc_a7ddrphy_dq_i_delayed15
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.884    sys4x_clk
    ILOGIC_X1Y78         ISERDESE2                                    r  ISERDESE2_15/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 ddram_dq[13]
                            (input port)
  Destination:            ISERDESE2_13/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by soc_crg_clkout2  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Clock Path Skew:        4.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 8.884 - 4.167 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  ddram_dq[13] (INOUT)
                         net (fo=1, unset)            0.000     0.000    IOBUF_13/IO
    T3                   IBUF (Prop_ibuf_I_O)         0.369     0.369 r  IOBUF_13/IBUF/O
                         net (fo=1, routed)           0.000     0.369    soc_a7ddrphy_dq_i_nodelay13
    IDELAY_X1Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.243     0.612 r  IDELAYE2_13/DATAOUT
                         net (fo=1, routed)           0.000     0.612    soc_a7ddrphy_dq_i_delayed13
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 fall edge)
                                                      4.167     4.167 f  
    E3                                                0.000     4.167 f  clk100 (IN)
                         net (fo=0)                   0.000     4.167    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     4.604 f  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     5.303    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.332 f  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.904     6.236    clk100_IBUF_BUFG
    SLICE_X50Y50         LUT1 (Prop_lut1_I0_O)        0.056     6.292 f  clk100_inst/O
                         net (fo=9, routed)           0.931     7.223    soc_crg_clkin
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     7.276 f  PLLE2_ADV/CLKOUT2
                         net (fo=1, routed)           0.716     7.992    soc_crg_clkout2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.021 f  BUFG_2/O
                         net (fo=75, routed)          0.863     8.884    sys4x_clk
    ILOGIC_X1Y77         ISERDESE2                                    r  ISERDESE2_13/CLKB  (IS_INVERTED)





