Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 11:59:42 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.864        0.000                      0                15877        0.042        0.000                      0                15877        2.927        0.000                       0                  6943  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.864        0.000                      0                15877        0.042        0.000                      0                15877        2.927        0.000                       0                  6943  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.864ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.617ns (26.807%)  route 4.415ns (73.193%))
  Logic Levels:           14  (CARRY8=2 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.112 r  add12/mem_reg_0_3_16_16_i_2/O[6]
                         net (fo=2, routed)           0.470     5.582    cond_stored4/out[22]
    SLICE_X33Y142        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.040     5.622 r  cond_stored4/mem_reg_0_3_22_22_i_1__3/O
                         net (fo=1, routed)           0.446     6.068    y1/mem_reg_0_3_22_22/D
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_22_22/WCLK
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y142        RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y1/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -6.068    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.967ns  (logic 1.615ns (27.066%)  route 4.352ns (72.934%))
  Logic Levels:           14  (CARRY8=2 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     5.087 r  add12/mem_reg_0_3_16_16_i_2/O[3]
                         net (fo=2, routed)           0.487     5.574    cond_stored4/out[19]
    SLICE_X33Y142        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     5.637 r  cond_stored4/mem_reg_0_3_19_19_i_1__3/O
                         net (fo=1, routed)           0.366     6.003    y1/mem_reg_0_3_19_19/D
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_19_19/WCLK
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y142        RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y1/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -6.003    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.981ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.940ns  (logic 1.657ns (27.896%)  route 4.283ns (72.104%))
  Logic Levels:           14  (CARRY8=2 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.128 r  add12/mem_reg_0_3_16_16_i_2/O[5]
                         net (fo=2, routed)           0.537     5.665    cond_stored4/out[21]
    SLICE_X32Y142        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     5.729 r  cond_stored4/mem_reg_0_3_21_21_i_1__3/O
                         net (fo=1, routed)           0.247     5.976    y1/mem_reg_0_3_21_21/D
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_21_21/WCLK
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y142        RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    y1/mem_reg_0_3_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -5.976    
  -------------------------------------------------------------------
                         slack                                  0.981    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_24_24/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.903ns  (logic 1.606ns (27.207%)  route 4.297ns (72.793%))
  Logic Levels:           15  (CARRY8=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.006 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.034    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X34Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.106 r  add12/mem_reg_0_3_24_24_i_2/O[0]
                         net (fo=2, routed)           0.524     5.630    cond_stored4/out[24]
    SLICE_X32Y141        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     5.693 r  cond_stored4/mem_reg_0_3_24_24_i_1__3/O
                         net (fo=1, routed)           0.246     5.939    y1/mem_reg_0_3_24_24/D
    SLICE_X31Y140        RAMS32                                       r  y1/mem_reg_0_3_24_24/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_24_24/WCLK
    SLICE_X31Y140        RAMS32                                       r  y1/mem_reg_0_3_24_24/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y140        RAMS32 (Setup_H6LUT_SLICEM_CLK_I)
                                                     -0.078     6.939    y1/mem_reg_0_3_24_24/SP
  -------------------------------------------------------------------
                         required time                          6.939    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.025ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.869ns  (logic 1.618ns (27.569%)  route 4.251ns (72.431%))
  Logic Levels:           15  (CARRY8=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.006 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.034    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X34Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     5.143 r  add12/mem_reg_0_3_24_24_i_2/O[4]
                         net (fo=2, routed)           0.518     5.661    cond_stored4/out[28]
    SLICE_X30Y139        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.038     5.699 r  cond_stored4/mem_reg_0_3_28_28_i_1__3/O
                         net (fo=1, routed)           0.206     5.905    y1/mem_reg_0_3_28_28/D
    SLICE_X31Y140        RAMS32                                       r  y1/mem_reg_0_3_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_28_28/WCLK
    SLICE_X31Y140        RAMS32                                       r  y1/mem_reg_0_3_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y140        RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y1/mem_reg_0_3_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -5.905    
  -------------------------------------------------------------------
                         slack                                  1.025    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_29_29/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.871ns  (logic 1.678ns (28.581%)  route 4.193ns (71.419%))
  Logic Levels:           15  (CARRY8=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.006 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.034    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X34Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     5.179 r  add12/mem_reg_0_3_24_24_i_2/O[5]
                         net (fo=2, routed)           0.537     5.716    cond_stored4/out[29]
    SLICE_X30Y140        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.062     5.778 r  cond_stored4/mem_reg_0_3_29_29_i_1__3/O
                         net (fo=1, routed)           0.129     5.907    y1/mem_reg_0_3_29_29/D
    SLICE_X31Y140        RAMS32                                       r  y1/mem_reg_0_3_29_29/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_29_29/WCLK
    SLICE_X31Y140        RAMS32                                       r  y1/mem_reg_0_3_29_29/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y140        RAMS32 (Setup_F5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y1/mem_reg_0_3_29_29/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.907    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.057ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.838ns  (logic 1.656ns (28.366%)  route 4.182ns (71.634%))
  Logic Levels:           15  (CARRY8=3 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     5.006 r  add12/mem_reg_0_3_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     5.034    add12/mem_reg_0_3_16_16_i_2_n_0
    SLICE_X34Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.180 r  add12/mem_reg_0_3_24_24_i_2/O[7]
                         net (fo=2, routed)           0.500     5.680    cond_stored4/out[31]
    SLICE_X30Y140        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     5.719 r  cond_stored4/mem_reg_0_3_31_31_i_1__3/O
                         net (fo=1, routed)           0.155     5.874    y1/mem_reg_0_3_31_31/D
    SLICE_X31Y140        RAMS32                                       r  y1/mem_reg_0_3_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_31_31/WCLK
    SLICE_X31Y140        RAMS32                                       r  y1/mem_reg_0_3_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y140        RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y1/mem_reg_0_3_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  1.057    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_16_16/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 1.618ns (27.644%)  route 4.235ns (72.356%))
  Logic Levels:           14  (CARRY8=2 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     5.055 r  add12/mem_reg_0_3_16_16_i_2/O[0]
                         net (fo=2, routed)           0.497     5.552    cond_stored4/out[16]
    SLICE_X32Y143        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.098     5.650 r  cond_stored4/mem_reg_0_3_16_16_i_1__3/O
                         net (fo=1, routed)           0.239     5.889    y1/mem_reg_0_3_16_16/D
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_16_16/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_16_16/WCLK
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_16_16/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y142        RAMS32 (Setup_E5LUT_SLICEM_CLK_I)
                                                     -0.061     6.956    y1/mem_reg_0_3_16_16/SP
  -------------------------------------------------------------------
                         required time                          6.956    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.827ns  (logic 1.605ns (27.544%)  route 4.222ns (72.456%))
  Logic Levels:           13  (CARRY8=1 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[7])
                                                      0.264     5.049 r  add12/mem_reg_0_3_8_8_i_2/O[7]
                         net (fo=2, routed)           0.377     5.426    cond_stored4/out[15]
    SLICE_X32Y140        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.063     5.489 r  cond_stored4/mem_reg_0_3_15_15_i_1__3/O
                         net (fo=1, routed)           0.374     5.863    y1/mem_reg_0_3_15_15/D
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_15_15/WCLK
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y142        RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y1/mem_reg_0_3_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -5.863    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 fsm18/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_23_23/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 1.770ns (30.324%)  route 4.067ns (69.676%))
  Logic Levels:           14  (CARRY8=2 LUT2=1 LUT4=2 LUT5=2 LUT6=6 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.036     0.036    fsm18/clk
    SLICE_X27Y146        FDRE                                         r  fsm18/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y146        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.097     0.133 f  fsm18/out_reg[1]/Q
                         net (fo=16, routed)          0.409     0.542    fsm18/fsm18_out[1]
    SLICE_X27Y146        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     0.735 f  fsm18/y_int0_addr0[3]_INST_0_i_4/O
                         net (fo=5, routed)           0.181     0.916    fsm17/out_reg[0]_23
    SLICE_X25Y146        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     1.094 f  fsm17/A_int0_0_addr0[3]_INST_0_i_3/O
                         net (fo=2, routed)           0.115     1.209    fsm16/out_reg[0]_26
    SLICE_X23Y146        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.063     1.272 f  fsm16/A_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=68, routed)          0.337     1.609    par_done_reg71/out_reg[30]_3
    SLICE_X22Y151        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.039     1.648 f  par_done_reg71/out[31]_i_6__7/O
                         net (fo=37, routed)          0.463     2.111    par_done_reg66/mem_reg_0_3_0_0_i_30
    SLICE_X21Y141        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     2.247 r  par_done_reg66/mem_reg_0_3_0_0_i_34/O
                         net (fo=4, routed)           0.338     2.585    fsm17/mem_reg_0_3_0_0_i_11__0
    SLICE_X24Y144        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.038     2.623 r  fsm17/mem[0][0][31]_i_27/O
                         net (fo=1, routed)           0.048     2.671    i00/mem_reg_0_3_0_0_i_11
    SLICE_X24Y144        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     2.771 f  i00/mem[0][0][31]_i_19/O
                         net (fo=4, routed)           0.170     2.941    fsm11/mem_reg_0_3_0_0_i_3_3
    SLICE_X24Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.039     2.980 r  fsm11/mem_reg_0_3_0_0_i_10/O
                         net (fo=4, routed)           0.188     3.168    fsm11/mem_reg_0_3_0_0_i_10_n_0
    SLICE_X26Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.284 r  fsm11/mem_reg_0_3_0_0_i_3/O
                         net (fo=32, routed)          0.548     3.832    tmp1/mem_reg_0_3_8_8/A0
    SLICE_X31Y130        RAMS32 (Prop_A6LUT_SLICEM_ADR0_O)
                                                      0.179     4.011 r  tmp1/mem_reg_0_3_8_8/SP/O
                         net (fo=4, routed)           0.262     4.273    fsm13/read_data1_out[8]
    SLICE_X33Y129        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.100     4.373 r  fsm13/mem_reg_0_3_8_8_i_10/O
                         net (fo=1, routed)           0.412     4.785    add12/left[8]
    SLICE_X34Y129        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.170     4.955 r  add12/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.983    add12/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X34Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.146     5.129 r  add12/mem_reg_0_3_16_16_i_2/O[7]
                         net (fo=2, routed)           0.394     5.523    cond_stored4/out[23]
    SLICE_X32Y143        LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.176     5.699 r  cond_stored4/mem_reg_0_3_23_23_i_1__3/O
                         net (fo=1, routed)           0.174     5.873    y1/mem_reg_0_3_23_23/D
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_23_23/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=7134, unset)         0.052     7.052    y1/mem_reg_0_3_23_23/WCLK
    SLICE_X31Y142        RAMS32                                       r  y1/mem_reg_0_3_23_23/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X31Y142        RAMS32 (Setup_A5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    y1/mem_reg_0_3_23_23/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                  1.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe7/out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read7_0/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.013     0.013    mult_pipe7/clk
    SLICE_X31Y150        FDRE                                         r  mult_pipe7/out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y150        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  mult_pipe7/out_reg[12]/Q
                         net (fo=1, routed)           0.056     0.108    bin_read7_0/Q[12]
    SLICE_X32Y150        FDRE                                         r  bin_read7_0/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.019     0.019    bin_read7_0/clk
    SLICE_X32Y150        FDRE                                         r  bin_read7_0/out_reg[12]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y150        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read7_0/out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe11/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read11_0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    mult_pipe11/clk
    SLICE_X36Y133        FDRE                                         r  mult_pipe11/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe11/out_reg[2]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read11_0/Q[2]
    SLICE_X36Y133        FDRE                                         r  bin_read11_0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.019     0.019    bin_read11_0/clk
    SLICE_X36Y133        FDRE                                         r  bin_read11_0/out_reg[2]/C
                         clock pessimism              0.000     0.019    
    SLICE_X36Y133        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read11_0/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 done_reg27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed27/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.053ns (55.789%)  route 0.042ns (44.211%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    done_reg27/clk
    SLICE_X22Y151        FDRE                                         r  done_reg27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y151        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg27/out_reg[0]/Q
                         net (fo=6, routed)           0.026     0.077    fsm16/done_reg27_out
    SLICE_X22Y151        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  fsm16/out[0]_i_1__158/O
                         net (fo=1, routed)           0.016     0.107    cond_computed27/out_reg[0]_0
    SLICE_X22Y151        FDRE                                         r  cond_computed27/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    cond_computed27/clk
    SLICE_X22Y151        FDRE                                         r  cond_computed27/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y151        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed27/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    par_done_reg17/clk
    SLICE_X30Y147        FDRE                                         r  par_done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg17/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset4/par_done_reg17_out
    SLICE_X30Y147        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset4/out[0]_i_1__82/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg17/out_reg[0]_0
    SLICE_X30Y147        FDRE                                         r  par_done_reg17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    par_done_reg17/clk
    SLICE_X30Y147        FDRE                                         r  par_done_reg17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y147        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg48/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg48/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    par_done_reg48/clk
    SLICE_X26Y139        FDRE                                         r  par_done_reg48/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y139        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg48/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset9/par_done_reg48_out
    SLICE_X26Y139        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset9/out[0]_i_1__225/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg48/out_reg[0]_0
    SLICE_X26Y139        FDRE                                         r  par_done_reg48/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    par_done_reg48/clk
    SLICE_X26Y139        FDRE                                         r  par_done_reg48/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y139        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg48/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read0_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_0_00/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.041ns (41.837%)  route 0.057ns (58.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    bin_read0_0/clk
    SLICE_X21Y127        FDRE                                         r  bin_read0_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y127        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read0_0/out_reg[21]/Q
                         net (fo=1, routed)           0.057     0.110    t1_0_00/out_reg[21]_1
    SLICE_X21Y128        FDRE                                         r  t1_0_00/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.019     0.019    t1_0_00/clk
    SLICE_X21Y128        FDRE                                         r  t1_0_00/out_reg[21]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y128        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    t1_0_00/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe11/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read11_0/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.013     0.013    mult_pipe11/clk
    SLICE_X33Y130        FDRE                                         r  mult_pipe11/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y130        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  mult_pipe11/out_reg[20]/Q
                         net (fo=1, routed)           0.059     0.111    bin_read11_0/Q[20]
    SLICE_X33Y129        FDRE                                         r  bin_read11_0/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.019     0.019    bin_read11_0/clk
    SLICE_X33Y129        FDRE                                         r  bin_read11_0/out_reg[20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X33Y129        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read11_0/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg48/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset9/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    par_done_reg48/clk
    SLICE_X26Y139        FDRE                                         r  par_done_reg48/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y139        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg48/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    par_reset9/par_done_reg48_out
    SLICE_X26Y139        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  par_reset9/out[0]_i_1__221/O
                         net (fo=1, routed)           0.016     0.109    par_reset9/out[0]_i_1__221_n_0
    SLICE_X26Y139        FDRE                                         r  par_reset9/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    par_reset9/clk
    SLICE_X26Y139        FDRE                                         r  par_reset9/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y139        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset9/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_stored22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored22/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    cond_stored22/clk
    SLICE_X25Y147        FDRE                                         r  cond_stored22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y147        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored22/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm17/cond_stored22_out
    SLICE_X25Y147        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  fsm17/out[0]_i_1__201/O
                         net (fo=1, routed)           0.017     0.110    cond_stored22/out_reg[0]_0
    SLICE_X25Y147        FDRE                                         r  cond_stored22/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    cond_stored22/clk
    SLICE_X25Y147        FDRE                                         r  cond_stored22/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y147        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored22/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.012     0.012    done_reg8/clk
    SLICE_X21Y145        FDRE                                         r  done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y145        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg8/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    par_done_reg8/done_reg8_out
    SLICE_X21Y145        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.095 r  par_done_reg8/out[0]_i_1__56/O
                         net (fo=1, routed)           0.015     0.110    done_reg8/out_reg[0]_0
    SLICE_X21Y145        FDRE                                         r  done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7134, unset)         0.018     0.018    done_reg8/clk
    SLICE_X21Y145        FDRE                                         r  done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y145        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X31Y127  tmp0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X31Y127  tmp0/mem_reg_0_3_13_13/SP/CLK



