/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* AS */
#define AS__0__DR CYREG_GPIO_PRT4_DR
#define AS__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define AS__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define AS__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define AS__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define AS__0__HSIOM_MASK 0x00F00000u
#define AS__0__HSIOM_SHIFT 20u
#define AS__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define AS__0__INTR CYREG_GPIO_PRT4_INTR
#define AS__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define AS__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define AS__0__MASK 0x20u
#define AS__0__OUT_SEL CYREG_UDB_PA5_CFG10
#define AS__0__OUT_SEL_SHIFT 10u
#define AS__0__OUT_SEL_VAL 1u
#define AS__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define AS__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define AS__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define AS__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define AS__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define AS__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define AS__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define AS__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define AS__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define AS__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define AS__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define AS__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define AS__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define AS__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define AS__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define AS__0__PC CYREG_GPIO_PRT4_PC
#define AS__0__PC2 CYREG_GPIO_PRT4_PC2
#define AS__0__PORT 4u
#define AS__0__PS CYREG_GPIO_PRT4_PS
#define AS__0__SHIFT 5u
#define AS__DR CYREG_GPIO_PRT4_DR
#define AS__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define AS__DR_INV CYREG_GPIO_PRT4_DR_INV
#define AS__DR_SET CYREG_GPIO_PRT4_DR_SET
#define AS__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define AS__INTR CYREG_GPIO_PRT4_INTR
#define AS__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define AS__INTSTAT CYREG_GPIO_PRT4_INTR
#define AS__MASK 0x20u
#define AS__PA__CFG0 CYREG_UDB_PA5_CFG0
#define AS__PA__CFG1 CYREG_UDB_PA5_CFG1
#define AS__PA__CFG10 CYREG_UDB_PA5_CFG10
#define AS__PA__CFG11 CYREG_UDB_PA5_CFG11
#define AS__PA__CFG12 CYREG_UDB_PA5_CFG12
#define AS__PA__CFG13 CYREG_UDB_PA5_CFG13
#define AS__PA__CFG14 CYREG_UDB_PA5_CFG14
#define AS__PA__CFG2 CYREG_UDB_PA5_CFG2
#define AS__PA__CFG3 CYREG_UDB_PA5_CFG3
#define AS__PA__CFG4 CYREG_UDB_PA5_CFG4
#define AS__PA__CFG5 CYREG_UDB_PA5_CFG5
#define AS__PA__CFG6 CYREG_UDB_PA5_CFG6
#define AS__PA__CFG7 CYREG_UDB_PA5_CFG7
#define AS__PA__CFG8 CYREG_UDB_PA5_CFG8
#define AS__PA__CFG9 CYREG_UDB_PA5_CFG9
#define AS__PC CYREG_GPIO_PRT4_PC
#define AS__PC2 CYREG_GPIO_PRT4_PC2
#define AS__PORT 4u
#define AS__PS CYREG_GPIO_PRT4_PS
#define AS__SHIFT 5u

/* DM */
#define DM__0__DR CYREG_GPIO_PRT3_DR
#define DM__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define DM__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define DM__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define DM__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define DM__0__HSIOM_MASK 0x000F0000u
#define DM__0__HSIOM_SHIFT 16u
#define DM__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define DM__0__INTR CYREG_GPIO_PRT3_INTR
#define DM__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define DM__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define DM__0__MASK 0x10u
#define DM__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define DM__0__OUT_SEL_SHIFT 8u
#define DM__0__OUT_SEL_VAL 1u
#define DM__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define DM__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define DM__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define DM__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define DM__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define DM__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define DM__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define DM__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define DM__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define DM__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define DM__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define DM__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define DM__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define DM__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define DM__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define DM__0__PC CYREG_GPIO_PRT3_PC
#define DM__0__PC2 CYREG_GPIO_PRT3_PC2
#define DM__0__PORT 3u
#define DM__0__PS CYREG_GPIO_PRT3_PS
#define DM__0__SHIFT 4u
#define DM__DR CYREG_GPIO_PRT3_DR
#define DM__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define DM__DR_INV CYREG_GPIO_PRT3_DR_INV
#define DM__DR_SET CYREG_GPIO_PRT3_DR_SET
#define DM__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define DM__INTR CYREG_GPIO_PRT3_INTR
#define DM__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define DM__INTSTAT CYREG_GPIO_PRT3_INTR
#define DM__MASK 0x10u
#define DM__PA__CFG0 CYREG_UDB_PA7_CFG0
#define DM__PA__CFG1 CYREG_UDB_PA7_CFG1
#define DM__PA__CFG10 CYREG_UDB_PA7_CFG10
#define DM__PA__CFG11 CYREG_UDB_PA7_CFG11
#define DM__PA__CFG12 CYREG_UDB_PA7_CFG12
#define DM__PA__CFG13 CYREG_UDB_PA7_CFG13
#define DM__PA__CFG14 CYREG_UDB_PA7_CFG14
#define DM__PA__CFG2 CYREG_UDB_PA7_CFG2
#define DM__PA__CFG3 CYREG_UDB_PA7_CFG3
#define DM__PA__CFG4 CYREG_UDB_PA7_CFG4
#define DM__PA__CFG5 CYREG_UDB_PA7_CFG5
#define DM__PA__CFG6 CYREG_UDB_PA7_CFG6
#define DM__PA__CFG7 CYREG_UDB_PA7_CFG7
#define DM__PA__CFG8 CYREG_UDB_PA7_CFG8
#define DM__PA__CFG9 CYREG_UDB_PA7_CFG9
#define DM__PC CYREG_GPIO_PRT3_PC
#define DM__PC2 CYREG_GPIO_PRT3_PC2
#define DM__PORT 3u
#define DM__PS CYREG_GPIO_PRT3_PS
#define DM__SHIFT 4u

/* DS */
#define DS__0__DR CYREG_GPIO_PRT4_DR
#define DS__0__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DS__0__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DS__0__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DS__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define DS__0__HSIOM_MASK 0x0F000000u
#define DS__0__HSIOM_SHIFT 24u
#define DS__0__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DS__0__INTR CYREG_GPIO_PRT4_INTR
#define DS__0__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DS__0__INTSTAT CYREG_GPIO_PRT4_INTR
#define DS__0__MASK 0x40u
#define DS__0__OUT_SEL CYREG_UDB_PA5_CFG10
#define DS__0__OUT_SEL_SHIFT 12u
#define DS__0__OUT_SEL_VAL 3u
#define DS__0__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DS__0__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DS__0__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DS__0__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DS__0__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DS__0__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DS__0__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DS__0__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DS__0__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DS__0__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DS__0__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DS__0__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DS__0__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DS__0__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DS__0__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DS__0__PC CYREG_GPIO_PRT4_PC
#define DS__0__PC2 CYREG_GPIO_PRT4_PC2
#define DS__0__PORT 4u
#define DS__0__PS CYREG_GPIO_PRT4_PS
#define DS__0__SHIFT 6u
#define DS__DR CYREG_GPIO_PRT4_DR
#define DS__DR_CLR CYREG_GPIO_PRT4_DR_CLR
#define DS__DR_INV CYREG_GPIO_PRT4_DR_INV
#define DS__DR_SET CYREG_GPIO_PRT4_DR_SET
#define DS__INTCFG CYREG_GPIO_PRT4_INTR_CFG
#define DS__INTR CYREG_GPIO_PRT4_INTR
#define DS__INTR_CFG CYREG_GPIO_PRT4_INTR_CFG
#define DS__INTSTAT CYREG_GPIO_PRT4_INTR
#define DS__MASK 0x40u
#define DS__PA__CFG0 CYREG_UDB_PA5_CFG0
#define DS__PA__CFG1 CYREG_UDB_PA5_CFG1
#define DS__PA__CFG10 CYREG_UDB_PA5_CFG10
#define DS__PA__CFG11 CYREG_UDB_PA5_CFG11
#define DS__PA__CFG12 CYREG_UDB_PA5_CFG12
#define DS__PA__CFG13 CYREG_UDB_PA5_CFG13
#define DS__PA__CFG14 CYREG_UDB_PA5_CFG14
#define DS__PA__CFG2 CYREG_UDB_PA5_CFG2
#define DS__PA__CFG3 CYREG_UDB_PA5_CFG3
#define DS__PA__CFG4 CYREG_UDB_PA5_CFG4
#define DS__PA__CFG5 CYREG_UDB_PA5_CFG5
#define DS__PA__CFG6 CYREG_UDB_PA5_CFG6
#define DS__PA__CFG7 CYREG_UDB_PA5_CFG7
#define DS__PA__CFG8 CYREG_UDB_PA5_CFG8
#define DS__PA__CFG9 CYREG_UDB_PA5_CFG9
#define DS__PC CYREG_GPIO_PRT4_PC
#define DS__PC2 CYREG_GPIO_PRT4_PC2
#define DS__PORT 4u
#define DS__PS CYREG_GPIO_PRT4_PS
#define DS__SHIFT 6u

/* P0 */
#define P0__0__DR CYREG_GPIO_PRT0_DR
#define P0__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0__0__HSIOM_MASK 0x0000000Fu
#define P0__0__HSIOM_SHIFT 0u
#define P0__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__0__INTR CYREG_GPIO_PRT0_INTR
#define P0__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0__0__MASK 0x01u
#define P0__0__OUT_SEL CYREG_UDB_PA4_CFG10
#define P0__0__OUT_SEL_SHIFT 0u
#define P0__0__OUT_SEL_VAL 0u
#define P0__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0__0__PC CYREG_GPIO_PRT0_PC
#define P0__0__PC2 CYREG_GPIO_PRT0_PC2
#define P0__0__PORT 0u
#define P0__0__PS CYREG_GPIO_PRT0_PS
#define P0__0__SHIFT 0u
#define P0__1__DR CYREG_GPIO_PRT0_DR
#define P0__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0__1__HSIOM_MASK 0x000000F0u
#define P0__1__HSIOM_SHIFT 4u
#define P0__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__1__INTR CYREG_GPIO_PRT0_INTR
#define P0__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0__1__MASK 0x02u
#define P0__1__OUT_SEL CYREG_UDB_PA4_CFG10
#define P0__1__OUT_SEL_SHIFT 2u
#define P0__1__OUT_SEL_VAL 3u
#define P0__1__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0__1__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0__1__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0__1__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0__1__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0__1__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0__1__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0__1__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0__1__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0__1__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0__1__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0__1__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0__1__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0__1__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0__1__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0__1__PC CYREG_GPIO_PRT0_PC
#define P0__1__PC2 CYREG_GPIO_PRT0_PC2
#define P0__1__PORT 0u
#define P0__1__PS CYREG_GPIO_PRT0_PS
#define P0__1__SHIFT 1u
#define P0__2__DR CYREG_GPIO_PRT0_DR
#define P0__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0__2__HSIOM_MASK 0x00000F00u
#define P0__2__HSIOM_SHIFT 8u
#define P0__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__2__INTR CYREG_GPIO_PRT0_INTR
#define P0__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0__2__MASK 0x04u
#define P0__2__OUT_SEL CYREG_UDB_PA4_CFG10
#define P0__2__OUT_SEL_SHIFT 4u
#define P0__2__OUT_SEL_VAL 1u
#define P0__2__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0__2__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0__2__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0__2__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0__2__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0__2__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0__2__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0__2__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0__2__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0__2__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0__2__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0__2__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0__2__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0__2__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0__2__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0__2__PC CYREG_GPIO_PRT0_PC
#define P0__2__PC2 CYREG_GPIO_PRT0_PC2
#define P0__2__PORT 0u
#define P0__2__PS CYREG_GPIO_PRT0_PS
#define P0__2__SHIFT 2u
#define P0__3__DR CYREG_GPIO_PRT0_DR
#define P0__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0__3__HSIOM_MASK 0x0000F000u
#define P0__3__HSIOM_SHIFT 12u
#define P0__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__3__INTR CYREG_GPIO_PRT0_INTR
#define P0__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0__3__MASK 0x08u
#define P0__3__OUT_SEL CYREG_UDB_PA4_CFG10
#define P0__3__OUT_SEL_SHIFT 6u
#define P0__3__OUT_SEL_VAL 2u
#define P0__3__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0__3__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0__3__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0__3__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0__3__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0__3__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0__3__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0__3__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0__3__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0__3__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0__3__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0__3__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0__3__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0__3__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0__3__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0__3__PC CYREG_GPIO_PRT0_PC
#define P0__3__PC2 CYREG_GPIO_PRT0_PC2
#define P0__3__PORT 0u
#define P0__3__PS CYREG_GPIO_PRT0_PS
#define P0__3__SHIFT 3u
#define P0__DR CYREG_GPIO_PRT0_DR
#define P0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__INTR CYREG_GPIO_PRT0_INTR
#define P0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0__MASK 0x0Fu
#define P0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0__PC CYREG_GPIO_PRT0_PC
#define P0__PC2 CYREG_GPIO_PRT0_PC2
#define P0__PORT 0u
#define P0__PS CYREG_GPIO_PRT0_PS
#define P0__SHIFT 0u

/* P1 */
#define P1__0__DR CYREG_GPIO_PRT1_DR
#define P1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1__0__HSIOM_MASK 0x0000000Fu
#define P1__0__HSIOM_SHIFT 0u
#define P1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__0__INTR CYREG_GPIO_PRT1_INTR
#define P1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__0__MASK 0x01u
#define P1__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1__0__OUT_SEL_SHIFT 0u
#define P1__0__OUT_SEL_VAL 3u
#define P1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__0__PC CYREG_GPIO_PRT1_PC
#define P1__0__PC2 CYREG_GPIO_PRT1_PC2
#define P1__0__PORT 1u
#define P1__0__PS CYREG_GPIO_PRT1_PS
#define P1__0__SHIFT 0u
#define P1__1__DR CYREG_GPIO_PRT1_DR
#define P1__1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__1__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1__1__HSIOM_MASK 0x000000F0u
#define P1__1__HSIOM_SHIFT 4u
#define P1__1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__1__INTR CYREG_GPIO_PRT1_INTR
#define P1__1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__1__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__1__MASK 0x02u
#define P1__1__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1__1__OUT_SEL_SHIFT 2u
#define P1__1__OUT_SEL_VAL 1u
#define P1__1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__1__PC CYREG_GPIO_PRT1_PC
#define P1__1__PC2 CYREG_GPIO_PRT1_PC2
#define P1__1__PORT 1u
#define P1__1__PS CYREG_GPIO_PRT1_PS
#define P1__1__SHIFT 1u
#define P1__2__DR CYREG_GPIO_PRT1_DR
#define P1__2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__2__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1__2__HSIOM_MASK 0x00000F00u
#define P1__2__HSIOM_SHIFT 8u
#define P1__2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__2__INTR CYREG_GPIO_PRT1_INTR
#define P1__2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__2__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__2__MASK 0x04u
#define P1__2__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1__2__OUT_SEL_SHIFT 4u
#define P1__2__OUT_SEL_VAL 2u
#define P1__2__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__2__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__2__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__2__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__2__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__2__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__2__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__2__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__2__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__2__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__2__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__2__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__2__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__2__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__2__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__2__PC CYREG_GPIO_PRT1_PC
#define P1__2__PC2 CYREG_GPIO_PRT1_PC2
#define P1__2__PORT 1u
#define P1__2__PS CYREG_GPIO_PRT1_PS
#define P1__2__SHIFT 2u
#define P1__3__DR CYREG_GPIO_PRT1_DR
#define P1__3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__3__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1__3__HSIOM_MASK 0x0000F000u
#define P1__3__HSIOM_SHIFT 12u
#define P1__3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__3__INTR CYREG_GPIO_PRT1_INTR
#define P1__3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__3__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__3__MASK 0x08u
#define P1__3__OUT_SEL CYREG_UDB_PA1_CFG10
#define P1__3__OUT_SEL_SHIFT 6u
#define P1__3__OUT_SEL_VAL 0u
#define P1__3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__3__PC CYREG_GPIO_PRT1_PC
#define P1__3__PC2 CYREG_GPIO_PRT1_PC2
#define P1__3__PORT 1u
#define P1__3__PS CYREG_GPIO_PRT1_PS
#define P1__3__SHIFT 3u
#define P1__4__DR CYREG_GPIO_PRT1_DR
#define P1__4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__4__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1__4__HSIOM_MASK 0x000F0000u
#define P1__4__HSIOM_SHIFT 16u
#define P1__4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__4__INTR CYREG_GPIO_PRT1_INTR
#define P1__4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__4__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__4__MASK 0x10u
#define P1__4__OUT_SEL CYREG_UDB_PA1_CFG11
#define P1__4__OUT_SEL_SHIFT 8u
#define P1__4__OUT_SEL_VAL 3u
#define P1__4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__4__PC CYREG_GPIO_PRT1_PC
#define P1__4__PC2 CYREG_GPIO_PRT1_PC2
#define P1__4__PORT 1u
#define P1__4__PS CYREG_GPIO_PRT1_PS
#define P1__4__SHIFT 4u
#define P1__5__DR CYREG_GPIO_PRT1_DR
#define P1__5__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__5__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__5__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__5__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1__5__HSIOM_MASK 0x00F00000u
#define P1__5__HSIOM_SHIFT 20u
#define P1__5__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__5__INTR CYREG_GPIO_PRT1_INTR
#define P1__5__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__5__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__5__MASK 0x20u
#define P1__5__OUT_SEL CYREG_UDB_PA1_CFG11
#define P1__5__OUT_SEL_SHIFT 10u
#define P1__5__OUT_SEL_VAL 2u
#define P1__5__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__5__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__5__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__5__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__5__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__5__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__5__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__5__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__5__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__5__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__5__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__5__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__5__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__5__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__5__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__5__PC CYREG_GPIO_PRT1_PC
#define P1__5__PC2 CYREG_GPIO_PRT1_PC2
#define P1__5__PORT 1u
#define P1__5__PS CYREG_GPIO_PRT1_PS
#define P1__5__SHIFT 5u
#define P1__6__DR CYREG_GPIO_PRT1_DR
#define P1__6__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__6__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__6__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__6__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1__6__HSIOM_MASK 0x0F000000u
#define P1__6__HSIOM_SHIFT 24u
#define P1__6__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__6__INTR CYREG_GPIO_PRT1_INTR
#define P1__6__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__6__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__6__MASK 0x40u
#define P1__6__OUT_SEL CYREG_UDB_PA1_CFG11
#define P1__6__OUT_SEL_SHIFT 12u
#define P1__6__OUT_SEL_VAL 1u
#define P1__6__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__6__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__6__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__6__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__6__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__6__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__6__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__6__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__6__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__6__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__6__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__6__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__6__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__6__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__6__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__6__PC CYREG_GPIO_PRT1_PC
#define P1__6__PC2 CYREG_GPIO_PRT1_PC2
#define P1__6__PORT 1u
#define P1__6__PS CYREG_GPIO_PRT1_PS
#define P1__6__SHIFT 6u
#define P1__7__DR CYREG_GPIO_PRT1_DR
#define P1__7__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__7__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__7__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__7__HSIOM CYREG_HSIOM_PORT_SEL1
#define P1__7__HSIOM_MASK 0xF0000000u
#define P1__7__HSIOM_SHIFT 28u
#define P1__7__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__7__INTR CYREG_GPIO_PRT1_INTR
#define P1__7__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__7__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__7__MASK 0x80u
#define P1__7__OUT_SEL CYREG_UDB_PA1_CFG11
#define P1__7__OUT_SEL_SHIFT 14u
#define P1__7__OUT_SEL_VAL 0u
#define P1__7__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__7__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__7__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__7__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__7__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__7__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__7__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__7__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__7__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__7__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__7__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__7__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__7__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__7__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__7__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__7__PC CYREG_GPIO_PRT1_PC
#define P1__7__PC2 CYREG_GPIO_PRT1_PC2
#define P1__7__PORT 1u
#define P1__7__PS CYREG_GPIO_PRT1_PS
#define P1__7__SHIFT 7u
#define P1__DR CYREG_GPIO_PRT1_DR
#define P1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define P1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define P1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define P1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__INTR CYREG_GPIO_PRT1_INTR
#define P1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define P1__INTSTAT CYREG_GPIO_PRT1_INTR
#define P1__MASK 0xFFu
#define P1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define P1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define P1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define P1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define P1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define P1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define P1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define P1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define P1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define P1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define P1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define P1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define P1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define P1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define P1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define P1__PC CYREG_GPIO_PRT1_PC
#define P1__PC2 CYREG_GPIO_PRT1_PC2
#define P1__PORT 1u
#define P1__PS CYREG_GPIO_PRT1_PS
#define P1__SHIFT 0u

/* P2 */
#define P2__0__DR CYREG_GPIO_PRT2_DR
#define P2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2__0__HSIOM_MASK 0x0000000Fu
#define P2__0__HSIOM_SHIFT 0u
#define P2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__0__INTR CYREG_GPIO_PRT2_INTR
#define P2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__0__MASK 0x01u
#define P2__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__0__PC CYREG_GPIO_PRT2_PC
#define P2__0__PC2 CYREG_GPIO_PRT2_PC2
#define P2__0__PORT 2u
#define P2__0__PS CYREG_GPIO_PRT2_PS
#define P2__0__SHIFT 0u
#define P2__1__DR CYREG_GPIO_PRT2_DR
#define P2__1__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__1__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__1__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2__1__HSIOM_MASK 0x000000F0u
#define P2__1__HSIOM_SHIFT 4u
#define P2__1__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__1__INTR CYREG_GPIO_PRT2_INTR
#define P2__1__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__1__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__1__MASK 0x02u
#define P2__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__1__PC CYREG_GPIO_PRT2_PC
#define P2__1__PC2 CYREG_GPIO_PRT2_PC2
#define P2__1__PORT 2u
#define P2__1__PS CYREG_GPIO_PRT2_PS
#define P2__1__SHIFT 1u
#define P2__2__DR CYREG_GPIO_PRT2_DR
#define P2__2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2__2__HSIOM_MASK 0x00000F00u
#define P2__2__HSIOM_SHIFT 8u
#define P2__2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__2__INTR CYREG_GPIO_PRT2_INTR
#define P2__2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__2__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__2__MASK 0x04u
#define P2__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__2__PC CYREG_GPIO_PRT2_PC
#define P2__2__PC2 CYREG_GPIO_PRT2_PC2
#define P2__2__PORT 2u
#define P2__2__PS CYREG_GPIO_PRT2_PS
#define P2__2__SHIFT 2u
#define P2__3__DR CYREG_GPIO_PRT2_DR
#define P2__3__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__3__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__3__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2__3__HSIOM_MASK 0x0000F000u
#define P2__3__HSIOM_SHIFT 12u
#define P2__3__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__3__INTR CYREG_GPIO_PRT2_INTR
#define P2__3__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__3__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__3__MASK 0x08u
#define P2__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__3__PC CYREG_GPIO_PRT2_PC
#define P2__3__PC2 CYREG_GPIO_PRT2_PC2
#define P2__3__PORT 2u
#define P2__3__PS CYREG_GPIO_PRT2_PS
#define P2__3__SHIFT 3u
#define P2__4__DR CYREG_GPIO_PRT2_DR
#define P2__4__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__4__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__4__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2__4__HSIOM_MASK 0x000F0000u
#define P2__4__HSIOM_SHIFT 16u
#define P2__4__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__4__INTR CYREG_GPIO_PRT2_INTR
#define P2__4__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__4__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__4__MASK 0x10u
#define P2__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__4__PC CYREG_GPIO_PRT2_PC
#define P2__4__PC2 CYREG_GPIO_PRT2_PC2
#define P2__4__PORT 2u
#define P2__4__PS CYREG_GPIO_PRT2_PS
#define P2__4__SHIFT 4u
#define P2__5__DR CYREG_GPIO_PRT2_DR
#define P2__5__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__5__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__5__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2__5__HSIOM_MASK 0x00F00000u
#define P2__5__HSIOM_SHIFT 20u
#define P2__5__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__5__INTR CYREG_GPIO_PRT2_INTR
#define P2__5__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__5__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__5__MASK 0x20u
#define P2__5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__5__PC CYREG_GPIO_PRT2_PC
#define P2__5__PC2 CYREG_GPIO_PRT2_PC2
#define P2__5__PORT 2u
#define P2__5__PS CYREG_GPIO_PRT2_PS
#define P2__5__SHIFT 5u
#define P2__6__DR CYREG_GPIO_PRT2_DR
#define P2__6__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__6__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__6__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__6__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2__6__HSIOM_MASK 0x0F000000u
#define P2__6__HSIOM_SHIFT 24u
#define P2__6__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__6__INTR CYREG_GPIO_PRT2_INTR
#define P2__6__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__6__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__6__MASK 0x40u
#define P2__6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__6__PC CYREG_GPIO_PRT2_PC
#define P2__6__PC2 CYREG_GPIO_PRT2_PC2
#define P2__6__PORT 2u
#define P2__6__PS CYREG_GPIO_PRT2_PS
#define P2__6__SHIFT 6u
#define P2__7__DR CYREG_GPIO_PRT2_DR
#define P2__7__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__7__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__7__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__7__HSIOM CYREG_HSIOM_PORT_SEL2
#define P2__7__HSIOM_MASK 0xF0000000u
#define P2__7__HSIOM_SHIFT 28u
#define P2__7__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__7__INTR CYREG_GPIO_PRT2_INTR
#define P2__7__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__7__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__7__MASK 0x80u
#define P2__7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__7__PC CYREG_GPIO_PRT2_PC
#define P2__7__PC2 CYREG_GPIO_PRT2_PC2
#define P2__7__PORT 2u
#define P2__7__PS CYREG_GPIO_PRT2_PS
#define P2__7__SHIFT 7u
#define P2__DR CYREG_GPIO_PRT2_DR
#define P2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define P2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define P2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define P2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__INTR CYREG_GPIO_PRT2_INTR
#define P2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define P2__INTSTAT CYREG_GPIO_PRT2_INTR
#define P2__MASK 0xFFu
#define P2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define P2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define P2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define P2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define P2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define P2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define P2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define P2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define P2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define P2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define P2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define P2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define P2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define P2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define P2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define P2__PC CYREG_GPIO_PRT2_PC
#define P2__PC2 CYREG_GPIO_PRT2_PC2
#define P2__PORT 2u
#define P2__PS CYREG_GPIO_PRT2_PS
#define P2__SHIFT 0u

/* RW */
#define RW__0__DR CYREG_GPIO_PRT5_DR
#define RW__0__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define RW__0__DR_INV CYREG_GPIO_PRT5_DR_INV
#define RW__0__DR_SET CYREG_GPIO_PRT5_DR_SET
#define RW__0__HSIOM CYREG_HSIOM_PORT_SEL5
#define RW__0__HSIOM_MASK 0x000000F0u
#define RW__0__HSIOM_SHIFT 4u
#define RW__0__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define RW__0__INTR CYREG_GPIO_PRT5_INTR
#define RW__0__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define RW__0__INTSTAT CYREG_GPIO_PRT5_INTR
#define RW__0__MASK 0x02u
#define RW__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define RW__0__OUT_SEL_SHIFT 2u
#define RW__0__OUT_SEL_VAL 0u
#define RW__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RW__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RW__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RW__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RW__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RW__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RW__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RW__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RW__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RW__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RW__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RW__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RW__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RW__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RW__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RW__0__PC CYREG_GPIO_PRT5_PC
#define RW__0__PC2 CYREG_GPIO_PRT5_PC2
#define RW__0__PORT 5u
#define RW__0__PS CYREG_GPIO_PRT5_PS
#define RW__0__SHIFT 1u
#define RW__DR CYREG_GPIO_PRT5_DR
#define RW__DR_CLR CYREG_GPIO_PRT5_DR_CLR
#define RW__DR_INV CYREG_GPIO_PRT5_DR_INV
#define RW__DR_SET CYREG_GPIO_PRT5_DR_SET
#define RW__INTCFG CYREG_GPIO_PRT5_INTR_CFG
#define RW__INTR CYREG_GPIO_PRT5_INTR
#define RW__INTR_CFG CYREG_GPIO_PRT5_INTR_CFG
#define RW__INTSTAT CYREG_GPIO_PRT5_INTR
#define RW__MASK 0x02u
#define RW__PA__CFG0 CYREG_UDB_PA0_CFG0
#define RW__PA__CFG1 CYREG_UDB_PA0_CFG1
#define RW__PA__CFG10 CYREG_UDB_PA0_CFG10
#define RW__PA__CFG11 CYREG_UDB_PA0_CFG11
#define RW__PA__CFG12 CYREG_UDB_PA0_CFG12
#define RW__PA__CFG13 CYREG_UDB_PA0_CFG13
#define RW__PA__CFG14 CYREG_UDB_PA0_CFG14
#define RW__PA__CFG2 CYREG_UDB_PA0_CFG2
#define RW__PA__CFG3 CYREG_UDB_PA0_CFG3
#define RW__PA__CFG4 CYREG_UDB_PA0_CFG4
#define RW__PA__CFG5 CYREG_UDB_PA0_CFG5
#define RW__PA__CFG6 CYREG_UDB_PA0_CFG6
#define RW__PA__CFG7 CYREG_UDB_PA0_CFG7
#define RW__PA__CFG8 CYREG_UDB_PA0_CFG8
#define RW__PA__CFG9 CYREG_UDB_PA0_CFG9
#define RW__PC CYREG_GPIO_PRT5_PC
#define RW__PC2 CYREG_GPIO_PRT5_PC2
#define RW__PORT 5u
#define RW__PS CYREG_GPIO_PRT5_PS
#define RW__SHIFT 1u

/* P0H */
#define P0H__0__DR CYREG_GPIO_PRT0_DR
#define P0H__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0H__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0H__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0H__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0H__0__HSIOM_MASK 0x000F0000u
#define P0H__0__HSIOM_SHIFT 16u
#define P0H__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__0__INTR CYREG_GPIO_PRT0_INTR
#define P0H__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0H__0__MASK 0x10u
#define P0H__0__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0H__0__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0H__0__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0H__0__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0H__0__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0H__0__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0H__0__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0H__0__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0H__0__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0H__0__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0H__0__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0H__0__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0H__0__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0H__0__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0H__0__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0H__0__PC CYREG_GPIO_PRT0_PC
#define P0H__0__PC2 CYREG_GPIO_PRT0_PC2
#define P0H__0__PORT 0u
#define P0H__0__PS CYREG_GPIO_PRT0_PS
#define P0H__0__SHIFT 4u
#define P0H__1__DR CYREG_GPIO_PRT0_DR
#define P0H__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0H__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0H__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0H__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0H__1__HSIOM_MASK 0x00F00000u
#define P0H__1__HSIOM_SHIFT 20u
#define P0H__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__1__INTR CYREG_GPIO_PRT0_INTR
#define P0H__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0H__1__MASK 0x20u
#define P0H__1__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0H__1__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0H__1__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0H__1__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0H__1__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0H__1__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0H__1__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0H__1__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0H__1__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0H__1__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0H__1__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0H__1__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0H__1__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0H__1__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0H__1__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0H__1__PC CYREG_GPIO_PRT0_PC
#define P0H__1__PC2 CYREG_GPIO_PRT0_PC2
#define P0H__1__PORT 0u
#define P0H__1__PS CYREG_GPIO_PRT0_PS
#define P0H__1__SHIFT 5u
#define P0H__2__DR CYREG_GPIO_PRT0_DR
#define P0H__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0H__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0H__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0H__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0H__2__HSIOM_MASK 0x0F000000u
#define P0H__2__HSIOM_SHIFT 24u
#define P0H__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__2__INTR CYREG_GPIO_PRT0_INTR
#define P0H__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0H__2__MASK 0x40u
#define P0H__2__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0H__2__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0H__2__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0H__2__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0H__2__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0H__2__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0H__2__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0H__2__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0H__2__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0H__2__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0H__2__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0H__2__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0H__2__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0H__2__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0H__2__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0H__2__PC CYREG_GPIO_PRT0_PC
#define P0H__2__PC2 CYREG_GPIO_PRT0_PC2
#define P0H__2__PORT 0u
#define P0H__2__PS CYREG_GPIO_PRT0_PS
#define P0H__2__SHIFT 6u
#define P0H__3__DR CYREG_GPIO_PRT0_DR
#define P0H__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0H__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0H__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0H__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define P0H__3__HSIOM_MASK 0xF0000000u
#define P0H__3__HSIOM_SHIFT 28u
#define P0H__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__3__INTR CYREG_GPIO_PRT0_INTR
#define P0H__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0H__3__MASK 0x80u
#define P0H__3__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0H__3__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0H__3__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0H__3__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0H__3__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0H__3__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0H__3__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0H__3__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0H__3__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0H__3__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0H__3__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0H__3__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0H__3__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0H__3__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0H__3__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0H__3__PC CYREG_GPIO_PRT0_PC
#define P0H__3__PC2 CYREG_GPIO_PRT0_PC2
#define P0H__3__PORT 0u
#define P0H__3__PS CYREG_GPIO_PRT0_PS
#define P0H__3__SHIFT 7u
#define P0H__DR CYREG_GPIO_PRT0_DR
#define P0H__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define P0H__DR_INV CYREG_GPIO_PRT0_DR_INV
#define P0H__DR_SET CYREG_GPIO_PRT0_DR_SET
#define P0H__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__INTR CYREG_GPIO_PRT0_INTR
#define P0H__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define P0H__INTSTAT CYREG_GPIO_PRT0_INTR
#define P0H__MASK 0xF0u
#define P0H__PA__CFG0 CYREG_UDB_PA4_CFG0
#define P0H__PA__CFG1 CYREG_UDB_PA4_CFG1
#define P0H__PA__CFG10 CYREG_UDB_PA4_CFG10
#define P0H__PA__CFG11 CYREG_UDB_PA4_CFG11
#define P0H__PA__CFG12 CYREG_UDB_PA4_CFG12
#define P0H__PA__CFG13 CYREG_UDB_PA4_CFG13
#define P0H__PA__CFG14 CYREG_UDB_PA4_CFG14
#define P0H__PA__CFG2 CYREG_UDB_PA4_CFG2
#define P0H__PA__CFG3 CYREG_UDB_PA4_CFG3
#define P0H__PA__CFG4 CYREG_UDB_PA4_CFG4
#define P0H__PA__CFG5 CYREG_UDB_PA4_CFG5
#define P0H__PA__CFG6 CYREG_UDB_PA4_CFG6
#define P0H__PA__CFG7 CYREG_UDB_PA4_CFG7
#define P0H__PA__CFG8 CYREG_UDB_PA4_CFG8
#define P0H__PA__CFG9 CYREG_UDB_PA4_CFG9
#define P0H__PC CYREG_GPIO_PRT0_PC
#define P0H__PC2 CYREG_GPIO_PRT0_PC2
#define P0H__PORT 0u
#define P0H__PS CYREG_GPIO_PRT0_PS
#define P0H__SHIFT 4u

/* P30 */
#define P30__0__DR CYREG_GPIO_PRT3_DR
#define P30__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P30__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P30__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P30__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P30__0__HSIOM_GPIO 0u
#define P30__0__HSIOM_I2C 14u
#define P30__0__HSIOM_I2C_SCL 14u
#define P30__0__HSIOM_MASK 0x0000000Fu
#define P30__0__HSIOM_SHIFT 0u
#define P30__0__HSIOM_SPI 15u
#define P30__0__HSIOM_SPI_MOSI 15u
#define P30__0__HSIOM_UART 9u
#define P30__0__HSIOM_UART_RX 9u
#define P30__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P30__0__INTR CYREG_GPIO_PRT3_INTR
#define P30__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P30__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define P30__0__MASK 0x01u
#define P30__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P30__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P30__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P30__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P30__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P30__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P30__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P30__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P30__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P30__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P30__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P30__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P30__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P30__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P30__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P30__0__PC CYREG_GPIO_PRT3_PC
#define P30__0__PC2 CYREG_GPIO_PRT3_PC2
#define P30__0__PORT 3u
#define P30__0__PS CYREG_GPIO_PRT3_PS
#define P30__0__SHIFT 0u
#define P30__DR CYREG_GPIO_PRT3_DR
#define P30__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P30__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P30__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P30__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P30__INTR CYREG_GPIO_PRT3_INTR
#define P30__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P30__INTSTAT CYREG_GPIO_PRT3_INTR
#define P30__MASK 0x01u
#define P30__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P30__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P30__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P30__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P30__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P30__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P30__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P30__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P30__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P30__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P30__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P30__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P30__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P30__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P30__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P30__PC CYREG_GPIO_PRT3_PC
#define P30__PC2 CYREG_GPIO_PRT3_PC2
#define P30__PORT 3u
#define P30__PS CYREG_GPIO_PRT3_PS
#define P30__SHIFT 0u

/* P31 */
#define P31__0__DR CYREG_GPIO_PRT3_DR
#define P31__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P31__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P31__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P31__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P31__0__HSIOM_GPIO 0u
#define P31__0__HSIOM_I2C 14u
#define P31__0__HSIOM_I2C_SDA 14u
#define P31__0__HSIOM_MASK 0x000000F0u
#define P31__0__HSIOM_SHIFT 4u
#define P31__0__HSIOM_SPI 15u
#define P31__0__HSIOM_SPI_MISO 15u
#define P31__0__HSIOM_UART 9u
#define P31__0__HSIOM_UART_TX 9u
#define P31__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P31__0__INTR CYREG_GPIO_PRT3_INTR
#define P31__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P31__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define P31__0__MASK 0x02u
#define P31__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define P31__0__OUT_SEL_SHIFT 2u
#define P31__0__OUT_SEL_VAL -1u
#define P31__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P31__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P31__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P31__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P31__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P31__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P31__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P31__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P31__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P31__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P31__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P31__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P31__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P31__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P31__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P31__0__PC CYREG_GPIO_PRT3_PC
#define P31__0__PC2 CYREG_GPIO_PRT3_PC2
#define P31__0__PORT 3u
#define P31__0__PS CYREG_GPIO_PRT3_PS
#define P31__0__SHIFT 1u
#define P31__DR CYREG_GPIO_PRT3_DR
#define P31__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P31__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P31__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P31__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P31__INTR CYREG_GPIO_PRT3_INTR
#define P31__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P31__INTSTAT CYREG_GPIO_PRT3_INTR
#define P31__MASK 0x02u
#define P31__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P31__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P31__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P31__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P31__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P31__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P31__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P31__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P31__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P31__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P31__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P31__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P31__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P31__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P31__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P31__PC CYREG_GPIO_PRT3_PC
#define P31__PC2 CYREG_GPIO_PRT3_PC2
#define P31__PORT 3u
#define P31__PS CYREG_GPIO_PRT3_PS
#define P31__SHIFT 1u

/* P35 */
#define P35__0__DR CYREG_GPIO_PRT3_DR
#define P35__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P35__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P35__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P35__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P35__0__HSIOM_MASK 0x00F00000u
#define P35__0__HSIOM_SHIFT 20u
#define P35__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P35__0__INTR CYREG_GPIO_PRT3_INTR
#define P35__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P35__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define P35__0__MASK 0x20u
#define P35__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P35__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P35__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P35__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P35__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P35__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P35__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P35__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P35__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P35__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P35__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P35__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P35__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P35__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P35__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P35__0__PC CYREG_GPIO_PRT3_PC
#define P35__0__PC2 CYREG_GPIO_PRT3_PC2
#define P35__0__PORT 3u
#define P35__0__PS CYREG_GPIO_PRT3_PS
#define P35__0__SHIFT 5u
#define P35__DR CYREG_GPIO_PRT3_DR
#define P35__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P35__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P35__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P35__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P35__INTR CYREG_GPIO_PRT3_INTR
#define P35__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P35__INTSTAT CYREG_GPIO_PRT3_INTR
#define P35__MASK 0x20u
#define P35__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P35__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P35__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P35__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P35__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P35__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P35__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P35__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P35__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P35__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P35__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P35__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P35__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P35__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P35__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P35__PC CYREG_GPIO_PRT3_PC
#define P35__PC2 CYREG_GPIO_PRT3_PC2
#define P35__PORT 3u
#define P35__PS CYREG_GPIO_PRT3_PS
#define P35__SHIFT 5u

/* P36 */
#define P36__0__DR CYREG_GPIO_PRT3_DR
#define P36__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P36__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P36__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P36__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define P36__0__HSIOM_MASK 0x0F000000u
#define P36__0__HSIOM_SHIFT 24u
#define P36__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P36__0__INTR CYREG_GPIO_PRT3_INTR
#define P36__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P36__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define P36__0__MASK 0x40u
#define P36__0__OUT_SEL CYREG_UDB_PA7_CFG10
#define P36__0__OUT_SEL_SHIFT 12u
#define P36__0__OUT_SEL_VAL -1u
#define P36__0__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P36__0__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P36__0__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P36__0__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P36__0__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P36__0__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P36__0__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P36__0__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P36__0__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P36__0__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P36__0__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P36__0__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P36__0__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P36__0__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P36__0__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P36__0__PC CYREG_GPIO_PRT3_PC
#define P36__0__PC2 CYREG_GPIO_PRT3_PC2
#define P36__0__PORT 3u
#define P36__0__PS CYREG_GPIO_PRT3_PS
#define P36__0__SHIFT 6u
#define P36__DR CYREG_GPIO_PRT3_DR
#define P36__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define P36__DR_INV CYREG_GPIO_PRT3_DR_INV
#define P36__DR_SET CYREG_GPIO_PRT3_DR_SET
#define P36__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define P36__INTR CYREG_GPIO_PRT3_INTR
#define P36__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define P36__INTSTAT CYREG_GPIO_PRT3_INTR
#define P36__MASK 0x40u
#define P36__PA__CFG0 CYREG_UDB_PA7_CFG0
#define P36__PA__CFG1 CYREG_UDB_PA7_CFG1
#define P36__PA__CFG10 CYREG_UDB_PA7_CFG10
#define P36__PA__CFG11 CYREG_UDB_PA7_CFG11
#define P36__PA__CFG12 CYREG_UDB_PA7_CFG12
#define P36__PA__CFG13 CYREG_UDB_PA7_CFG13
#define P36__PA__CFG14 CYREG_UDB_PA7_CFG14
#define P36__PA__CFG2 CYREG_UDB_PA7_CFG2
#define P36__PA__CFG3 CYREG_UDB_PA7_CFG3
#define P36__PA__CFG4 CYREG_UDB_PA7_CFG4
#define P36__PA__CFG5 CYREG_UDB_PA7_CFG5
#define P36__PA__CFG6 CYREG_UDB_PA7_CFG6
#define P36__PA__CFG7 CYREG_UDB_PA7_CFG7
#define P36__PA__CFG8 CYREG_UDB_PA7_CFG8
#define P36__PA__CFG9 CYREG_UDB_PA7_CFG9
#define P36__PC CYREG_GPIO_PRT3_PC
#define P36__PC2 CYREG_GPIO_PRT3_PC2
#define P36__PORT 3u
#define P36__PS CYREG_GPIO_PRT3_PS
#define P36__SHIFT 6u

/* UART */
#define UART_SCB__CTRL CYREG_SCB1_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB1_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB1_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB1_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL3
#define UART_SCBCLK__DIV_ID 0x00000042u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* CTRL1 */
#define CTRL1_Sync_ctrl_reg__0__MASK 0x01u
#define CTRL1_Sync_ctrl_reg__0__POS 0
#define CTRL1_Sync_ctrl_reg__1__MASK 0x02u
#define CTRL1_Sync_ctrl_reg__1__POS 1
#define CTRL1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define CTRL1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define CTRL1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define CTRL1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define CTRL1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define CTRL1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define CTRL1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define CTRL1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define CTRL1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define CTRL1_Sync_ctrl_reg__2__MASK 0x04u
#define CTRL1_Sync_ctrl_reg__2__POS 2
#define CTRL1_Sync_ctrl_reg__3__MASK 0x08u
#define CTRL1_Sync_ctrl_reg__3__POS 3
#define CTRL1_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL0
#define CTRL1_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL0
#define CTRL1_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL0
#define CTRL1_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK0
#define CTRL1_Sync_ctrl_reg__4__MASK 0x10u
#define CTRL1_Sync_ctrl_reg__4__POS 4
#define CTRL1_Sync_ctrl_reg__5__MASK 0x20u
#define CTRL1_Sync_ctrl_reg__5__POS 5
#define CTRL1_Sync_ctrl_reg__6__MASK 0x40u
#define CTRL1_Sync_ctrl_reg__6__POS 6
#define CTRL1_Sync_ctrl_reg__7__MASK 0x80u
#define CTRL1_Sync_ctrl_reg__7__POS 7
#define CTRL1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define CTRL1_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL0
#define CTRL1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define CTRL1_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL0
#define CTRL1_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define CTRL1_Sync_ctrl_reg__MASK 0xFFu
#define CTRL1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define CTRL1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define CTRL1_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK0

/* CTRL2 */
#define CTRL2_Sync_ctrl_reg__0__MASK 0x01u
#define CTRL2_Sync_ctrl_reg__0__POS 0
#define CTRL2_Sync_ctrl_reg__1__MASK 0x02u
#define CTRL2_Sync_ctrl_reg__1__POS 1
#define CTRL2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL1
#define CTRL2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL1
#define CTRL2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL1
#define CTRL2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL1
#define CTRL2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL1
#define CTRL2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK1
#define CTRL2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK1
#define CTRL2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK1
#define CTRL2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK1
#define CTRL2_Sync_ctrl_reg__2__MASK 0x04u
#define CTRL2_Sync_ctrl_reg__2__POS 2
#define CTRL2_Sync_ctrl_reg__3__MASK 0x08u
#define CTRL2_Sync_ctrl_reg__3__POS 3
#define CTRL2_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL1
#define CTRL2_Sync_ctrl_reg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL1
#define CTRL2_Sync_ctrl_reg__32BIT_COUNT_REG CYREG_UDB_W32_CTL1
#define CTRL2_Sync_ctrl_reg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK1
#define CTRL2_Sync_ctrl_reg__4__MASK 0x10u
#define CTRL2_Sync_ctrl_reg__4__POS 4
#define CTRL2_Sync_ctrl_reg__5__MASK 0x20u
#define CTRL2_Sync_ctrl_reg__5__POS 5
#define CTRL2_Sync_ctrl_reg__6__MASK 0x40u
#define CTRL2_Sync_ctrl_reg__6__POS 6
#define CTRL2_Sync_ctrl_reg__7__MASK 0x80u
#define CTRL2_Sync_ctrl_reg__7__POS 7
#define CTRL2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL1
#define CTRL2_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL1
#define CTRL2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define CTRL2_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL1
#define CTRL2_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST1
#define CTRL2_Sync_ctrl_reg__MASK 0xFFu
#define CTRL2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define CTRL2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK1
#define CTRL2_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK1

/* DATA1 */
#define DATA1_sts_sts_reg__0__MASK 0x01u
#define DATA1_sts_sts_reg__0__POS 0
#define DATA1_sts_sts_reg__1__MASK 0x02u
#define DATA1_sts_sts_reg__1__POS 1
#define DATA1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL6
#define DATA1_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST6
#define DATA1_sts_sts_reg__2__MASK 0x04u
#define DATA1_sts_sts_reg__2__POS 2
#define DATA1_sts_sts_reg__3__MASK 0x08u
#define DATA1_sts_sts_reg__3__POS 3
#define DATA1_sts_sts_reg__4__MASK 0x10u
#define DATA1_sts_sts_reg__4__POS 4
#define DATA1_sts_sts_reg__5__MASK 0x20u
#define DATA1_sts_sts_reg__5__POS 5
#define DATA1_sts_sts_reg__6__MASK 0x40u
#define DATA1_sts_sts_reg__6__POS 6
#define DATA1_sts_sts_reg__7__MASK 0x80u
#define DATA1_sts_sts_reg__7__POS 7
#define DATA1_sts_sts_reg__MASK 0xFFu
#define DATA1_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK6
#define DATA1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL6
#define DATA1_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST6

/* PWM_1 */
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* XTAL1 */
#define XTAL1__0__DR CYREG_GPIO_PRT7_DR
#define XTAL1__0__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define XTAL1__0__DR_INV CYREG_GPIO_PRT7_DR_INV
#define XTAL1__0__DR_SET CYREG_GPIO_PRT7_DR_SET
#define XTAL1__0__HSIOM CYREG_HSIOM_PORT_SEL7
#define XTAL1__0__HSIOM_MASK 0x000000F0u
#define XTAL1__0__HSIOM_SHIFT 4u
#define XTAL1__0__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define XTAL1__0__INTR CYREG_GPIO_PRT7_INTR
#define XTAL1__0__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define XTAL1__0__INTSTAT CYREG_GPIO_PRT7_INTR
#define XTAL1__0__MASK 0x02u
#define XTAL1__0__PC CYREG_GPIO_PRT7_PC
#define XTAL1__0__PC2 CYREG_GPIO_PRT7_PC2
#define XTAL1__0__PORT 7u
#define XTAL1__0__PS CYREG_GPIO_PRT7_PS
#define XTAL1__0__SHIFT 1u
#define XTAL1__DR CYREG_GPIO_PRT7_DR
#define XTAL1__DR_CLR CYREG_GPIO_PRT7_DR_CLR
#define XTAL1__DR_INV CYREG_GPIO_PRT7_DR_INV
#define XTAL1__DR_SET CYREG_GPIO_PRT7_DR_SET
#define XTAL1__INTCFG CYREG_GPIO_PRT7_INTR_CFG
#define XTAL1__INTR CYREG_GPIO_PRT7_INTR
#define XTAL1__INTR_CFG CYREG_GPIO_PRT7_INTR_CFG
#define XTAL1__INTSTAT CYREG_GPIO_PRT7_INTR
#define XTAL1__MASK 0x02u
#define XTAL1__PC CYREG_GPIO_PRT7_PC
#define XTAL1__PC2 CYREG_GPIO_PRT7_PC2
#define XTAL1__PORT 7u
#define XTAL1__PS CYREG_GPIO_PRT7_PS
#define XTAL1__SHIFT 1u

/* Clock_1 */
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define Clock_1__DIV_ID 0x00000040u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define Clock_1__PA_DIV_ID 0x000000FFu

/* Clock_2 */
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL19
#define Clock_2__DIV_ID 0x00000041u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_2__PA_DIV_ID 0x000000FFu

/* Timer_1 */
#define Timer_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define Timer_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define Timer_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define Timer_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2

/* Miscellaneous */
#define CY_PROJECT_NAME "Fluke Z8 Emulator"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x101111A0u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4L
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4L_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 32
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 14u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VBUS 5.0
#define CYDEV_VBUS_MV 5000
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO 5.0
#define CYDEV_VDDIO_MV 5000
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8can_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udb_VERSION 1
#define CYIPBLOCK_m0s8usbdss_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
