{
  "experiment_id": "unified_tdd_adder_16bit_1754198685",
  "design_type": "adder_16bit",
  "config_profile": "standard",
  "success": true,
  "total_duration": 82.35557818412781,
  "timestamp": 1754198767.774443,
  "detailed_result": {
    "success": true,
    "session_id": "tdd_1754198685",
    "total_iterations": 3,
    "final_design": [
      {
        "file_id": "e6b45bc0",
        "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/testbenches/testbench_adder_16bit.v",
        "file_type": "testbench",
        "created_by": "enhanced_real_verilog_agent",
        "created_at": "2025-08-03T13:26:07.667494",
        "description": "由enhanced_real_verilog_agent创建的testbench文件"
      },
      {
        "file_id": "7539cb53",
        "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/testbenches/adder_16bit_tb.v",
        "file_type": "testbench",
        "created_by": "enhanced_real_verilog_agent",
        "created_at": "2025-08-03T13:26:07.653611",
        "description": "由enhanced_real_verilog_agent创建的testbench文件"
      },
      {
        "file_id": "12bbe19f",
        "file_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/designs/adder_16bit.v",
        "file_type": "verilog",
        "created_by": "enhanced_real_verilog_agent",
        "created_at": "2025-08-03T13:26:07.660408",
        "description": "由enhanced_real_verilog_agent创建的verilog文件"
      }
    ],
    "test_results": {
      "success": true,
      "stage": "simulation",
      "compile_stdout": "",
      "simulation_stdout": "VCD info: dumpfile adder_16bit.vcd opened for output.\nTest 1: a=0, b=0, cin=0 -> sum=0000, cout=0, overflow=0\nTest 2: a=FFFF, b=0001, cin=0 -> sum=0000, cout=1, overflow=0\nTest 3: a=7FFF, b=7FFF, cin=0 -> sum=fffe, cout=0, overflow=1\nTest 4: a=8000, b=8000, cin=0 -> sum=0000, cout=1, overflow=1\nTest 5: a=7FFF, b=8000, cin=0 -> sum=ffff, cout=0, overflow=0\n/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/testbenches/testbench_adder_16bit.v:47: $finish called at 50 (1s)\n",
      "simulation_stderr": "",
      "return_code": 0,
      "all_tests_passed": true,
      "test_summary": "✅ 仿真完成（需人工确认）",
      "detailed_analysis": {
        "output_analysis": "未发现明确的测试结果指示器"
      },
      "failure_reasons": [],
      "suggestions": [
        "人工检查仿真输出"
      ],
      "testbench_path": "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/testbenches/testbench_adder_16bit.v",
      "design_files": [
        "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/designs/adder_16bit.v"
      ],
      "compilation_files": [
        "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/designs/adder_16bit.v"
      ],
      "dependency_analysis": {
        "success": true,
        "compatible": true,
        "issues": [],
        "suggestions": [],
        "missing_dependencies": [],
        "additional_files": [],
        "compilation_files": [
          "/home/haiyan/Research/CentralizedAgentFramework/tdd_experiments/unified_tdd_adder_16bit_1754198685/artifacts/designs/adder_16bit.v"
        ],
        "design_modules": [
          "adder_16bit"
        ],
        "testbench_modules": [
          "tb_adder_16bit"
        ]
      }
    },
    "completion_reason": "tests_passed"
  },
  "summary": {
    "iterations_used": 3,
    "efficiency": "成功率: 100%",
    "files_generated": 3,
    "completion_reason": "tests_passed",
    "average_iteration_time": 27.45185939470927
  }
}