<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: arbiter</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_arbiter'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_arbiter')">arbiter</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/dashboard_up_sram_fcb/gemini/DV/unit_level/sram_verif_env/results/../../../../design/mem_ss/sram_ss/arbiter.v')">/nfs_project/gemini/DV/mahmood/dashboard_up_sram_fcb/gemini/DV/unit_level/sram_verif_env/results/../../../../design/mem_ss/sram_ss/arbiter.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_25"  onclick="showContent('inst_tag_25')">testbench.sram_inst.bank0_cntl.mem_controller.arbiter</a></td>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_25_Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#inst_tag_25_Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_25_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_26"  onclick="showContent('inst_tag_26')">testbench.sram_inst.bank1_cntl.mem_controller.arbiter</a></td>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_26_Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#inst_tag_26_Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_26_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_27"  onclick="showContent('inst_tag_27')">testbench.sram_inst.bank2_cntl.mem_controller.arbiter</a></td>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_27_Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#inst_tag_27_Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_27_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod10.html#inst_tag_28"  onclick="showContent('inst_tag_28')">testbench.sram_inst.bank3_cntl.mem_controller.arbiter</a></td>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_28_Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#inst_tag_28_Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_28_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_25'>
<hr>
<a name="inst_tag_25"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_25" >testbench.sram_inst.bank0_cntl.mem_controller.arbiter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_25_Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#inst_tag_25_Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_25_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.13</td>
<td class="s9 cl rt"> 98.40</td>
<td class="s9 cl rt"> 93.94</td>
<td class="s9 cl rt"> 96.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_20" >mem_controller</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_26'>
<hr>
<a name="inst_tag_26"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_26" >testbench.sram_inst.bank1_cntl.mem_controller.arbiter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_26_Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#inst_tag_26_Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_26_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 95.82</td>
<td class="s9 cl rt"> 92.80</td>
<td class="s9 cl rt"> 93.94</td>
<td class="s9 cl rt"> 96.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_21" >mem_controller</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_27'>
<hr>
<a name="inst_tag_27"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_27" >testbench.sram_inst.bank2_cntl.mem_controller.arbiter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_27_Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#inst_tag_27_Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_27_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.16</td>
<td class="s9 cl rt"> 98.40</td>
<td class="s9 cl rt"> 93.94</td>
<td class="s9 cl rt"> 96.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_22" >mem_controller</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_28'>
<hr>
<a name="inst_tag_28"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_28" >testbench.sram_inst.bank3_cntl.mem_controller.arbiter</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_28_Line" > 93.75</a></td>
<td class="s8 cl rt"><a href="mod10.html#inst_tag_28_Cond" > 80.77</a></td>
<td class="s9 cl rt"><a href="mod10.html#inst_tag_28_Toggle" > 92.86</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.13</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 92.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.19</td>
<td class="s9 cl rt"> 98.40</td>
<td class="s9 cl rt"> 93.94</td>
<td class="s9 cl rt"> 96.43</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_23" >mem_controller</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_arbiter'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod10.html" >arbiter</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>30</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>17</td><td>32</td><td>30</td><td>93.75</td></tr>
</table>
<pre class="code"><br clear=all>
16                      	begin
17         1/1          		if(!resetn) begin
18         1/1          			wr_granted &lt;= 1'b0;
19         1/1          			rd_granted &lt;= 1'b0;
20                      		end
21                      		else begin
22         1/1          			if(~wr_granted &amp;&amp; ~rd_granted) // In IDLE
23                      			begin
24         1/1          				if(wr_req) // Transition to write
25                      				begin
26         1/1          					wr_granted &lt;= 1'b1;
27         1/1          					rd_granted &lt;= 1'b0;
28                      				end
29         1/1          				else if(!wr_req &amp;&amp; rd_req) // Transition to Read
30                      				begin
31         1/1          					wr_granted &lt;= 1'b0;
32         1/1          					rd_granted &lt;= 1'b1;
33                      				end
34                      				else	// Stay Idle
35                      				begin
36         1/1          				  wr_granted &lt;= 1'b0;
37         1/1          				  rd_granted &lt;= 1'b0;
38                      				end
39                      			end
40         1/1          			else if(wr_granted &amp;&amp; ~rd_granted) // In write
41                      			begin
42         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done)	// Transtion to Idle
43                      				begin
44         1/1          				  wr_granted &lt;= 1'b0;
45         1/1          				  rd_granted &lt;= 1'b0;
46                      				end
47         1/1          				else if(rd_req &amp;&amp; done) // Transition to Read
48                      				begin
49         1/1          				  wr_granted &lt;= 1'b0;
50         1/1          				  rd_granted &lt;= 1'b1;
51                      				end
52                      				else // Stay in Write
53                      				begin
54         1/1          				  wr_granted &lt;= 1'b1;
55         1/1          				  rd_granted &lt;= 1'b0;
56                      				end
57                      			end
58         1/1          			else if(~wr_granted &amp;&amp; rd_granted) // In read
59                      			begin
60         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done) // Transition to Idle
61                      			  	begin
62         1/1          			  		wr_granted &lt;= 1'b0;
63         1/1          			  		rd_granted &lt;= 1'b0;
64                      			  	end
65         1/1          			  	else if(wr_req &amp;&amp; done)// Transition to Write
66                      			  	begin
67         1/1          			  		wr_granted &lt;= 1'b1;
68         1/1          			  		rd_granted &lt;= 1'b0;
69                      			  	end
70                      			  	else // Stay in Read
71                      			  	begin
72         1/1          			  		wr_granted &lt;= 1'b0;
73         1/1          			  		rd_granted &lt;= 1'b1;
74                      			  	end
75                      			end
76                      			else
77                      			begin
78         <font color = "red">0/1     ==>  			  		wr_granted &lt;= 1'b0;</font>
79         <font color = "red">0/1     ==>  			  		rd_granted &lt;= 1'b0;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod10.html" >arbiter</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22
 EXPRESSION (((~wr_granted)) &amp;&amp; ((~rd_granted)))
             -------1-------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29
 EXPRESSION (((!wr_req)) &amp;&amp; rd_req)
             -----1-----    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40
 EXPRESSION (wr_granted &amp;&amp; ((~rd_granted)))
             -----1----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47
 EXPRESSION (rd_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58
 EXPRESSION (((~wr_granted)) &amp;&amp; rd_granted)
             -------1-------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION (wr_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod10.html" >arbiter</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_25'>
<a name="inst_tag_25_Line"></a>
<b>Line Coverage for Instance : <a href="mod10.html#inst_tag_25" >testbench.sram_inst.bank0_cntl.mem_controller.arbiter</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>30</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>17</td><td>32</td><td>30</td><td>93.75</td></tr>
</table>
<pre class="code"><br clear=all>
16                      	begin
17         1/1          		if(!resetn) begin
18         1/1          			wr_granted &lt;= 1'b0;
19         1/1          			rd_granted &lt;= 1'b0;
20                      		end
21                      		else begin
22         1/1          			if(~wr_granted &amp;&amp; ~rd_granted) // In IDLE
23                      			begin
24         1/1          				if(wr_req) // Transition to write
25                      				begin
26         1/1          					wr_granted &lt;= 1'b1;
27         1/1          					rd_granted &lt;= 1'b0;
28                      				end
29         1/1          				else if(!wr_req &amp;&amp; rd_req) // Transition to Read
30                      				begin
31         1/1          					wr_granted &lt;= 1'b0;
32         1/1          					rd_granted &lt;= 1'b1;
33                      				end
34                      				else	// Stay Idle
35                      				begin
36         1/1          				  wr_granted &lt;= 1'b0;
37         1/1          				  rd_granted &lt;= 1'b0;
38                      				end
39                      			end
40         1/1          			else if(wr_granted &amp;&amp; ~rd_granted) // In write
41                      			begin
42         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done)	// Transtion to Idle
43                      				begin
44         1/1          				  wr_granted &lt;= 1'b0;
45         1/1          				  rd_granted &lt;= 1'b0;
46                      				end
47         1/1          				else if(rd_req &amp;&amp; done) // Transition to Read
48                      				begin
49         1/1          				  wr_granted &lt;= 1'b0;
50         1/1          				  rd_granted &lt;= 1'b1;
51                      				end
52                      				else // Stay in Write
53                      				begin
54         1/1          				  wr_granted &lt;= 1'b1;
55         1/1          				  rd_granted &lt;= 1'b0;
56                      				end
57                      			end
58         1/1          			else if(~wr_granted &amp;&amp; rd_granted) // In read
59                      			begin
60         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done) // Transition to Idle
61                      			  	begin
62         1/1          			  		wr_granted &lt;= 1'b0;
63         1/1          			  		rd_granted &lt;= 1'b0;
64                      			  	end
65         1/1          			  	else if(wr_req &amp;&amp; done)// Transition to Write
66                      			  	begin
67         1/1          			  		wr_granted &lt;= 1'b1;
68         1/1          			  		rd_granted &lt;= 1'b0;
69                      			  	end
70                      			  	else // Stay in Read
71                      			  	begin
72         1/1          			  		wr_granted &lt;= 1'b0;
73         1/1          			  		rd_granted &lt;= 1'b1;
74                      			  	end
75                      			end
76                      			else
77                      			begin
78         <font color = "red">0/1     ==>  			  		wr_granted &lt;= 1'b0;</font>
79         <font color = "red">0/1     ==>  			  		rd_granted &lt;= 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_25_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod10.html#inst_tag_25" >testbench.sram_inst.bank0_cntl.mem_controller.arbiter</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22
 EXPRESSION (((~wr_granted)) &amp;&amp; ((~rd_granted)))
             -------1-------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29
 EXPRESSION (((!wr_req)) &amp;&amp; rd_req)
             -----1-----    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40
 EXPRESSION (wr_granted &amp;&amp; ((~rd_granted)))
             -----1----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47
 EXPRESSION (rd_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58
 EXPRESSION (((~wr_granted)) &amp;&amp; rd_granted)
             -------1-------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION (wr_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_25_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod10.html#inst_tag_25" >testbench.sram_inst.bank0_cntl.mem_controller.arbiter</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_26'>
<a name="inst_tag_26_Line"></a>
<b>Line Coverage for Instance : <a href="mod10.html#inst_tag_26" >testbench.sram_inst.bank1_cntl.mem_controller.arbiter</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>30</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>17</td><td>32</td><td>30</td><td>93.75</td></tr>
</table>
<pre class="code"><br clear=all>
16                      	begin
17         1/1          		if(!resetn) begin
18         1/1          			wr_granted &lt;= 1'b0;
19         1/1          			rd_granted &lt;= 1'b0;
20                      		end
21                      		else begin
22         1/1          			if(~wr_granted &amp;&amp; ~rd_granted) // In IDLE
23                      			begin
24         1/1          				if(wr_req) // Transition to write
25                      				begin
26         1/1          					wr_granted &lt;= 1'b1;
27         1/1          					rd_granted &lt;= 1'b0;
28                      				end
29         1/1          				else if(!wr_req &amp;&amp; rd_req) // Transition to Read
30                      				begin
31         1/1          					wr_granted &lt;= 1'b0;
32         1/1          					rd_granted &lt;= 1'b1;
33                      				end
34                      				else	// Stay Idle
35                      				begin
36         1/1          				  wr_granted &lt;= 1'b0;
37         1/1          				  rd_granted &lt;= 1'b0;
38                      				end
39                      			end
40         1/1          			else if(wr_granted &amp;&amp; ~rd_granted) // In write
41                      			begin
42         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done)	// Transtion to Idle
43                      				begin
44         1/1          				  wr_granted &lt;= 1'b0;
45         1/1          				  rd_granted &lt;= 1'b0;
46                      				end
47         1/1          				else if(rd_req &amp;&amp; done) // Transition to Read
48                      				begin
49         1/1          				  wr_granted &lt;= 1'b0;
50         1/1          				  rd_granted &lt;= 1'b1;
51                      				end
52                      				else // Stay in Write
53                      				begin
54         1/1          				  wr_granted &lt;= 1'b1;
55         1/1          				  rd_granted &lt;= 1'b0;
56                      				end
57                      			end
58         1/1          			else if(~wr_granted &amp;&amp; rd_granted) // In read
59                      			begin
60         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done) // Transition to Idle
61                      			  	begin
62         1/1          			  		wr_granted &lt;= 1'b0;
63         1/1          			  		rd_granted &lt;= 1'b0;
64                      			  	end
65         1/1          			  	else if(wr_req &amp;&amp; done)// Transition to Write
66                      			  	begin
67         1/1          			  		wr_granted &lt;= 1'b1;
68         1/1          			  		rd_granted &lt;= 1'b0;
69                      			  	end
70                      			  	else // Stay in Read
71                      			  	begin
72         1/1          			  		wr_granted &lt;= 1'b0;
73         1/1          			  		rd_granted &lt;= 1'b1;
74                      			  	end
75                      			end
76                      			else
77                      			begin
78         <font color = "red">0/1     ==>  			  		wr_granted &lt;= 1'b0;</font>
79         <font color = "red">0/1     ==>  			  		rd_granted &lt;= 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_26_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod10.html#inst_tag_26" >testbench.sram_inst.bank1_cntl.mem_controller.arbiter</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22
 EXPRESSION (((~wr_granted)) &amp;&amp; ((~rd_granted)))
             -------1-------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29
 EXPRESSION (((!wr_req)) &amp;&amp; rd_req)
             -----1-----    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40
 EXPRESSION (wr_granted &amp;&amp; ((~rd_granted)))
             -----1----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47
 EXPRESSION (rd_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58
 EXPRESSION (((~wr_granted)) &amp;&amp; rd_granted)
             -------1-------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION (wr_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_26_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod10.html#inst_tag_26" >testbench.sram_inst.bank1_cntl.mem_controller.arbiter</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_27'>
<a name="inst_tag_27_Line"></a>
<b>Line Coverage for Instance : <a href="mod10.html#inst_tag_27" >testbench.sram_inst.bank2_cntl.mem_controller.arbiter</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>30</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>17</td><td>32</td><td>30</td><td>93.75</td></tr>
</table>
<pre class="code"><br clear=all>
16                      	begin
17         1/1          		if(!resetn) begin
18         1/1          			wr_granted &lt;= 1'b0;
19         1/1          			rd_granted &lt;= 1'b0;
20                      		end
21                      		else begin
22         1/1          			if(~wr_granted &amp;&amp; ~rd_granted) // In IDLE
23                      			begin
24         1/1          				if(wr_req) // Transition to write
25                      				begin
26         1/1          					wr_granted &lt;= 1'b1;
27         1/1          					rd_granted &lt;= 1'b0;
28                      				end
29         1/1          				else if(!wr_req &amp;&amp; rd_req) // Transition to Read
30                      				begin
31         1/1          					wr_granted &lt;= 1'b0;
32         1/1          					rd_granted &lt;= 1'b1;
33                      				end
34                      				else	// Stay Idle
35                      				begin
36         1/1          				  wr_granted &lt;= 1'b0;
37         1/1          				  rd_granted &lt;= 1'b0;
38                      				end
39                      			end
40         1/1          			else if(wr_granted &amp;&amp; ~rd_granted) // In write
41                      			begin
42         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done)	// Transtion to Idle
43                      				begin
44         1/1          				  wr_granted &lt;= 1'b0;
45         1/1          				  rd_granted &lt;= 1'b0;
46                      				end
47         1/1          				else if(rd_req &amp;&amp; done) // Transition to Read
48                      				begin
49         1/1          				  wr_granted &lt;= 1'b0;
50         1/1          				  rd_granted &lt;= 1'b1;
51                      				end
52                      				else // Stay in Write
53                      				begin
54         1/1          				  wr_granted &lt;= 1'b1;
55         1/1          				  rd_granted &lt;= 1'b0;
56                      				end
57                      			end
58         1/1          			else if(~wr_granted &amp;&amp; rd_granted) // In read
59                      			begin
60         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done) // Transition to Idle
61                      			  	begin
62         1/1          			  		wr_granted &lt;= 1'b0;
63         1/1          			  		rd_granted &lt;= 1'b0;
64                      			  	end
65         1/1          			  	else if(wr_req &amp;&amp; done)// Transition to Write
66                      			  	begin
67         1/1          			  		wr_granted &lt;= 1'b1;
68         1/1          			  		rd_granted &lt;= 1'b0;
69                      			  	end
70                      			  	else // Stay in Read
71                      			  	begin
72         1/1          			  		wr_granted &lt;= 1'b0;
73         1/1          			  		rd_granted &lt;= 1'b1;
74                      			  	end
75                      			end
76                      			else
77                      			begin
78         <font color = "red">0/1     ==>  			  		wr_granted &lt;= 1'b0;</font>
79         <font color = "red">0/1     ==>  			  		rd_granted &lt;= 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_27_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod10.html#inst_tag_27" >testbench.sram_inst.bank2_cntl.mem_controller.arbiter</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22
 EXPRESSION (((~wr_granted)) &amp;&amp; ((~rd_granted)))
             -------1-------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29
 EXPRESSION (((!wr_req)) &amp;&amp; rd_req)
             -----1-----    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40
 EXPRESSION (wr_granted &amp;&amp; ((~rd_granted)))
             -----1----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47
 EXPRESSION (rd_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58
 EXPRESSION (((~wr_granted)) &amp;&amp; rd_granted)
             -------1-------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION (wr_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_27_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod10.html#inst_tag_27" >testbench.sram_inst.bank2_cntl.mem_controller.arbiter</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_28'>
<a name="inst_tag_28_Line"></a>
<b>Line Coverage for Instance : <a href="mod10.html#inst_tag_28" >testbench.sram_inst.bank3_cntl.mem_controller.arbiter</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>30</td><td>93.75</td></tr>
<tr class="s9"><td class="lf">ALWAYS</td><td>17</td><td>32</td><td>30</td><td>93.75</td></tr>
</table>
<pre class="code"><br clear=all>
16                      	begin
17         1/1          		if(!resetn) begin
18         1/1          			wr_granted &lt;= 1'b0;
19         1/1          			rd_granted &lt;= 1'b0;
20                      		end
21                      		else begin
22         1/1          			if(~wr_granted &amp;&amp; ~rd_granted) // In IDLE
23                      			begin
24         1/1          				if(wr_req) // Transition to write
25                      				begin
26         1/1          					wr_granted &lt;= 1'b1;
27         1/1          					rd_granted &lt;= 1'b0;
28                      				end
29         1/1          				else if(!wr_req &amp;&amp; rd_req) // Transition to Read
30                      				begin
31         1/1          					wr_granted &lt;= 1'b0;
32         1/1          					rd_granted &lt;= 1'b1;
33                      				end
34                      				else	// Stay Idle
35                      				begin
36         1/1          				  wr_granted &lt;= 1'b0;
37         1/1          				  rd_granted &lt;= 1'b0;
38                      				end
39                      			end
40         1/1          			else if(wr_granted &amp;&amp; ~rd_granted) // In write
41                      			begin
42         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done)	// Transtion to Idle
43                      				begin
44         1/1          				  wr_granted &lt;= 1'b0;
45         1/1          				  rd_granted &lt;= 1'b0;
46                      				end
47         1/1          				else if(rd_req &amp;&amp; done) // Transition to Read
48                      				begin
49         1/1          				  wr_granted &lt;= 1'b0;
50         1/1          				  rd_granted &lt;= 1'b1;
51                      				end
52                      				else // Stay in Write
53                      				begin
54         1/1          				  wr_granted &lt;= 1'b1;
55         1/1          				  rd_granted &lt;= 1'b0;
56                      				end
57                      			end
58         1/1          			else if(~wr_granted &amp;&amp; rd_granted) // In read
59                      			begin
60         1/1          				if(~wr_req &amp;&amp; ~rd_req &amp;&amp; done) // Transition to Idle
61                      			  	begin
62         1/1          			  		wr_granted &lt;= 1'b0;
63         1/1          			  		rd_granted &lt;= 1'b0;
64                      			  	end
65         1/1          			  	else if(wr_req &amp;&amp; done)// Transition to Write
66                      			  	begin
67         1/1          			  		wr_granted &lt;= 1'b1;
68         1/1          			  		rd_granted &lt;= 1'b0;
69                      			  	end
70                      			  	else // Stay in Read
71                      			  	begin
72         1/1          			  		wr_granted &lt;= 1'b0;
73         1/1          			  		rd_granted &lt;= 1'b1;
74                      			  	end
75                      			end
76                      			else
77                      			begin
78         <font color = "red">0/1     ==>  			  		wr_granted &lt;= 1'b0;</font>
79         <font color = "red">0/1     ==>  			  		rd_granted &lt;= 1'b0;</font>
</pre>
<hr>
<a name="inst_tag_28_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod10.html#inst_tag_28" >testbench.sram_inst.bank3_cntl.mem_controller.arbiter</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>26</td><td>21</td><td>80.77</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       22
 EXPRESSION (((~wr_granted)) &amp;&amp; ((~rd_granted)))
             -------1-------    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       29
 EXPRESSION (((!wr_req)) &amp;&amp; rd_req)
             -----1-----    ---2--
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       40
 EXPRESSION (wr_granted &amp;&amp; ((~rd_granted)))
             -----1----    -------2-------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       42
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       47
 EXPRESSION (rd_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       58
 EXPRESSION (((~wr_granted)) &amp;&amp; rd_granted)
             -------1-------    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       60
 EXPRESSION (((~wr_req)) &amp;&amp; ((~rd_req)) &amp;&amp; done)
             -----1-----    -----2-----    --3-
</pre>
<table class="noborder">
<col span="3" width="40">
<tr><th>-1-</th><th>-2-</th><th>-3-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       65
 EXPRESSION (wr_req &amp;&amp; done)
             ---1--    --2-
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_28_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod10.html#inst_tag_28" >testbench.sram_inst.bank3_cntl.mem_controller.arbiter</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Total Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">14</td>
<td class="rt">13</td>
<td class="rt">92.86 </td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">7</td>
<td class="rt">7</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rd_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rd_granted</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_25">
    <li>
      <a href="#inst_tag_25_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_25_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_25_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_26">
    <li>
      <a href="#inst_tag_26_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_26_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_26_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_27">
    <li>
      <a href="#inst_tag_27_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_27_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_27_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_28">
    <li>
      <a href="#inst_tag_28_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_28_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_28_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_arbiter">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
