
///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:06:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'la_capture_mask', assumed default net type 'wire' (VERI-2561) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4392)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_pointer_eq', assumed default net type 'wire' (VERI-2561) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4762)
[EFX-0012 VERI-INFO] undeclared symbol 'next_segment_msb_xor', assumed default net type 'wire' (VERI-2561) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4763)
[EFX-0011 VERI-WARNING] port 'probe1' remains unconnected for this instance (VERI-1927) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:106)
[EFX-0012 VERI-INFO] compiling module 'edb_top' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:10)
[EFX-0012 VERI-INFO] compiling module 'edb_la_top(INPUT_PIPE_STAGES=1,UUID=128'b11100110111000100101111110000111111100101001000001000110110111111000010010010001111001100010110101100000100111110110101000000000,PROBE0_TYPE=1)' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:492)
[EFX-0012 VERI-INFO] compiling module 'edb_adbg_crc32' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:181)
[EFX-0012 VERI-INFO] compiling module 'compare_unit(WIDTH=11'b01,PIPE=1)' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:5493)
[EFX-0012 VERI-INFO] compiling module 'trigger_unit(WIDTH=32'b01,PIPE=1)' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:5698)
[EFX-0012 VERI-INFO] compiling module 'trigger_skipper' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:5823)
[EFX-0012 VERI-INFO] compiling module 'la_biu(CAPTURE_WIDTH=32'b01)' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4839)
[EFX-0012 VERI-INFO] compiling module 'fifo_with_read(DATA_WIDTH=32'b010)' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4581)
[EFX-0012 VERI-INFO] compiling module 'fifo_address_trancode_unit' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4531)
[EFX-0012 VERI-INFO] compiling module 'edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=10,RAM_INIT_FILE="")' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:402)
[EFX-0012 VERI-INFO] extracting RAM for identifier 'ram' (VERI-2571) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:417)
[EFX-0012 VERI-INFO] compiling module 'debug_hub' (VERI-1018) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:259)
[EFX-0011 VERI-WARNING] input port 'probe1[0]' remains unconnected for this instance (VDB-1053) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : compared_in[0]. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:5499)
[EFX-0200 WARNING] Removing redundant signal : mask_in[0]. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:5500)
[EFX-0200 WARNING] Removing redundant signal : trigger_in. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:5710)
[EFX-0677 INFO] ... Memory 'ram' is not initialized, assuming empty initial contents. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:417)
[EFX-0200 WARNING] Removing redundant signal : din[1]. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4594)
[EFX-0200 WARNING] Removing redundant signal : shift_i. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4859)
[EFX-0200 WARNING] Removing redundant signal : trig_out. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4876)
[EFX-0200 WARNING] Removing redundant signal : trig_out_ack. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:4877)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:1025)
[EFX-0200 WARNING] Removing redundant signal : bscan_RESET. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:1026)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:1027)
[EFX-0200 WARNING] Removing redundant signal : bscan_SEL. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:1028)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:1032)
[EFX-0200 WARNING] Removing redundant signal : trig_in_ack. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:1044)
[EFX-0200 WARNING] Removing redundant signal : mux_capture_cmp[0]. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:3458)
[EFX-0200 WARNING] Removing redundant signal : bscan_CAPTURE. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:264)
[EFX-0200 WARNING] Removing redundant signal : bscan_DRCK. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:265)
[EFX-0200 WARNING] Removing redundant signal : bscan_RUNTEST. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:267)
[EFX-0200 WARNING] Removing redundant signal : bscan_TMS. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:272)
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_in' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'la0' input pin 'trig_out_ack' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe1[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe2[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe3[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe4[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe5[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe6[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe7[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe8[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe9[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'la0.probe10[0]'. (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:84)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "edb_top"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_adbg_crc32" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "compare_unit(WIDTH=11'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_unit(WIDTH=32'b01,PIPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_skipper" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "trigger_skipper" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_address_trancode_unit" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=10,RAM_INIT_FILE="")" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_simple_dual_port_ram(DATA_WIDTH=32'b010,ADDR_WIDTH=10,RAM_INIT_FILE="")" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "fifo_with_read(DATA_WIDTH=32'b010)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "la_biu(CAPTURE_WIDTH=32'b01)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(INPUT_PIPE_STAGES=1,UUID=128'b11100110111000100101111110000111111100101001000001000110110111111000010010010001111001100010110101100000100111110110101000000000,PROBE0_TYPE=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_la_top(INPUT_PIPE_STAGES=1,UUID=128'b11100110111000100101111110000111111100101001000001000110110111111000010010010001111001100010110101100000100111110110101000000000,PROBE0_TYPE=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "debug_hub" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 129 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK' with 451 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk' with 174 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 157 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 912, ed: 3007, lv: 8, pw: 1416.96
[EFX-0000 INFO] ... LUT mapping end (Real time : 5s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'bscan_TCK~bscan_TCK' with 451 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'la0_clk~la0_clk' with 174 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0011 VERI-WARNING] Input/inout port bscan_DRCK is unconnected and will be removed. (VDB-8003) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:13)
[EFX-0011 VERI-WARNING] Input/inout port bscan_RUNTEST is unconnected and will be removed. (VDB-8003) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:15)
[EFX-0011 VERI-WARNING] Input/inout port bscan_TMS is unconnected and will be removed. (VDB-8003) (C:/Users/caleb/.efinity/project/test_project/work_dbg/debug_top.v:20)
[EFX-0011 VERI-WARNING] Found 3 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	155
[EFX-0000 INFO] EFX_LUT4        : 	898
[EFX-0000 INFO] EFX_FF          : 	616
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 

///////////////////////////////////
// Efinity Synthesis Started 
// Oct 25, 2025 16:06:47
///////////////////////////////////

[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : la0_clk~O. 
[EFX-0200 WARNING] Removing redundant signal : bscan_TCK~O. 
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "top_level"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "edb_top" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "top_level" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK' with 444 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'CLK_50' with 173 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 4 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 911.80
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'jtag_inst1_TCK~jtag_inst1_TCK' with 444 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'CLK_50~CLK_50' with 173 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_ADD         : 	153
[EFX-0000 INFO] EFX_LUT4        : 	898
[EFX-0000 INFO] EFX_FF          : 	617
[EFX-0000 INFO] EFX_RAM_5K      : 	1
[EFX-0000 INFO] EFX_GBUFCE      : 	2
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)
