INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu/risc_cpu.srcs/sources_1/new/d_flip_flop.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_flip_flop
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu/risc_cpu.srcs/tests/new/d_flip_flop_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity d_flip_flop_test
ERROR: [VRFC 10-1412] syntax error near reset [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu/risc_cpu.srcs/tests/new/d_flip_flop_test.vhd:86]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu/risc_cpu.srcs/tests/new/d_flip_flop_test.vhd:12]
INFO: [VRFC 10-240] VHDL file C:/Users/Nicklas Frahm/Desktop/GitLab/Uni/spro4-em/vivado/risc_cpu/risc_cpu.srcs/tests/new/d_flip_flop_test.vhd ignored due to errors
