<stg><name>conv1_Pipeline_2</name>


<trans_list>

<trans id="93" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %loop_index_i_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index_i_0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %trunc_ln_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %mul_ln114_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln114

]]></Node>
<StgValue><ssdm name="mul_ln114_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:4 %sext_ln108_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln108_2

]]></Node>
<StgValue><ssdm name="sext_ln108_2_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:5 %sext_ln108_2_cast = sext i62 %sext_ln108_2_read

]]></Node>
<StgValue><ssdm name="sext_ln108_2_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i1, void @empty_26, i32 0, i32 0, void @empty_25, i32 0, i32 512, void @empty_23, void @empty_34, void @empty_25, i32 16, i32 16, i32 256, i32 256, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i8 0, i8 %loop_index_i_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:9 %br_ln0 = br void %load-store-loop.i.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
load-store-loop.i.0:0 %phi_urem_load = load i8 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
load-store-loop.i.0:1 %loop_index_i_0_load = load i8 %loop_index_i_0

]]></Node>
<StgValue><ssdm name="loop_index_i_0_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i.0:4 %exitcond87_011 = icmp_eq  i8 %loop_index_i_0_load, i8 255

]]></Node>
<StgValue><ssdm name="exitcond87_011"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
load-store-loop.i.0:5 %empty = add i8 %loop_index_i_0_load, i8 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop.i.0:6 %br_ln0 = br i1 %exitcond87_011, void %load-store-loop.i.0.split, void %for.inc42.i.0.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="8">
<![CDATA[
load-store-loop.i.0.split:0 %loop_index_i_0_cast = zext i8 %loop_index_i_0_load

]]></Node>
<StgValue><ssdm name="loop_index_i_0_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
load-store-loop.i.0.split:4 %arrayidx36612_sum_i_0 = add i9 %loop_index_i_0_cast, i9 4

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="9">
<![CDATA[
load-store-loop.i.0.split:5 %arrayidx36612_sum_i_0_cast = zext i9 %arrayidx36612_sum_i_0

]]></Node>
<StgValue><ssdm name="arrayidx36612_sum_i_0_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.i.0.split:6 %mul31 = mul i19 %arrayidx36612_sum_i_0_cast, i19 683

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="8">
<![CDATA[
load-store-loop.i.0.split:20 %empty_121 = trunc i8 %phi_urem_load

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
load-store-loop.i.0.split:21 %switch_ln0 = switch i2 %trunc_ln_read, void %.case.2.0, i2 0, void %.case.0.0, i2 1, void %.case.1.0

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.1.0:0 %switch_ln0 = switch i2 %empty_121, void %.case.041.0, i2 1, void %.case.243.0, i2 0, void %.case.142.0

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
<literal name="trunc_ln_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.exit40.0:0 %br_ln0 = br void %.exit.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.0.0:0 %switch_ln0 = switch i2 %empty_121, void %.case.036.0, i2 1, void %.case.238.0, i2 0, void %.case.137.0

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
<literal name="trunc_ln_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
.exit35.0:0 %br_ln0 = br void %.exit.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
<literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
.case.2.0:0 %switch_ln0 = switch i2 %empty_121, void %.case.046.0, i2 1, void %.case.248.0, i2 0, void %.case.147.0

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
<literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
.exit45.0:0 %br_ln0 = br void %.exit.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.exit.0:0 %next_urem = add i8 %phi_urem_load, i8 1

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.exit.0:1 %empty_118 = icmp_ult  i8 %next_urem, i8 3

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.exit.0:2 %idx_urem = select i1 %empty_118, i8 %next_urem, i8 0

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit.0:3 %store_ln0 = store i8 %empty, i8 %loop_index_i_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
.exit.0:4 %store_ln0 = store i8 %idx_urem, i8 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
.exit.0:5 %br_ln0 = br void %load-store-loop.i.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.i.0.split:6 %mul31 = mul i19 %arrayidx36612_sum_i_0_cast, i19 683

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
load-store-loop.i.0:2 %i1_addr = getelementptr i32 %i1, i64 %sext_ln108_2_cast

]]></Node>
<StgValue><ssdm name="i1_addr"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop.i.0:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
load-store-loop.i.0.split:2 %i1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i1_addr

]]></Node>
<StgValue><ssdm name="i1_addr_read"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.i.0.split:6 %mul31 = mul i19 %arrayidx36612_sum_i_0_cast, i19 683

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond87_011" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0">
<![CDATA[
for.inc42.i.0.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop.i.0.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32">
<![CDATA[
load-store-loop.i.0.split:3 %empty_119 = bitcast i32 %i1_addr_read

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
load-store-loop.i.0.split:6 %mul31 = mul i19 %arrayidx36612_sum_i_0_cast, i19 683

]]></Node>
<StgValue><ssdm name="mul31"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
load-store-loop.i.0.split:7 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i19.i32.i32, i19 %mul31, i32 11, i32 18

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="8">
<![CDATA[
load-store-loop.i.0.split:8 %tmp_177_cast = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
load-store-loop.i.0.split:9 %empty_120 = add i10 %mul_ln114_read, i10 %tmp_177_cast

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="10">
<![CDATA[
load-store-loop.i.0.split:10 %p_cast2 = zext i10 %empty_120

]]></Node>
<StgValue><ssdm name="p_cast2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:11 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:12 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:13 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:14 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_2"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:15 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:16 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:17 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:18 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop.i.0.split:19 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2, i64 0, i64 %p_cast2

]]></Node>
<StgValue><ssdm name="p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="empty_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.142.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="empty_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.case.142.0:1 %br_ln0 = br void %.exit40.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="empty_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.243.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="empty_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.case.243.0:1 %br_ln0 = br void %.exit40.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="empty_121" val="!1"/>
<literal name="empty_121" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.041.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_1_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="1"/>
<literal name="empty_121" val="!1"/>
<literal name="empty_121" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.case.041.0:1 %br_ln0 = br void %.exit40.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="empty_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.137.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="empty_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
.case.137.0:1 %br_ln0 = br void %.exit35.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="empty_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.238.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="empty_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.case.238.0:1 %br_ln0 = br void %.exit35.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="empty_121" val="!1"/>
<literal name="empty_121" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.036.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_0_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="0"/>
<literal name="empty_121" val="!1"/>
<literal name="empty_121" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.case.036.0:1 %br_ln0 = br void %.exit35.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
<literal name="empty_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.147.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_1_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
<literal name="empty_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.case.147.0:1 %br_ln0 = br void %.exit45.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
<literal name="empty_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.248.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
<literal name="empty_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.case.248.0:1 %br_ln0 = br void %.exit45.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
<literal name="empty_121" val="!1"/>
<literal name="empty_121" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.case.046.0:0 %store_ln108 = store i32 %empty_119, i10 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E15input_fm_buffer_0_2_0_addr_2

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln_read" val="!0"/>
<literal name="trunc_ln_read" val="!1"/>
<literal name="empty_121" val="!1"/>
<literal name="empty_121" val="!0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
.case.046.0:1 %br_ln0 = br void %.exit45.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
