Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Aug  6 20:47:11 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  163         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (88)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (88)
--------------------------------
 There are 88 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.428        0.000                      0                 7462        0.039        0.000                      0                 7462        3.458        0.000                       0                  1760  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.428        0.000                      0                 7462        0.039        0.000                      0                 7462        3.458        0.000                       0                  1760  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.428ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 2.760ns (61.024%)  route 1.763ns (38.976%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.907     4.203    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.303 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9/O
                         net (fo=1, routed)           0.013     4.316    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     4.557 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.583    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_20
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  3.428    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.759ns (61.029%)  route 1.762ns (38.971%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.907     4.203    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.303 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9/O
                         net (fo=1, routed)           0.013     4.316    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.556 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.581    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_22
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.581    
  -------------------------------------------------------------------
                         slack                                  3.430    

Slack (MET) :             3.443ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 2.743ns (60.850%)  route 1.765ns (39.150%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.906     4.202    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.302 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8/O
                         net (fo=1, routed)           0.016     4.318    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     4.542 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.568    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_21
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 2.723ns (60.689%)  route 1.764ns (39.311%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.906     4.202    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.302 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8/O
                         net (fo=1, routed)           0.016     4.318    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     4.522 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.547    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_23
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.517ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 2.757ns (62.179%)  route 1.677ns (37.821%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.360 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.386    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.468 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.494    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_24
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.494    
  -------------------------------------------------------------------
                         slack                                  3.517    

Slack (MET) :             3.524ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.427ns  (logic 2.751ns (62.142%)  route 1.676ns (37.858%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.360 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.386    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.462 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.487    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_26
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  3.524    

Slack (MET) :             3.532ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 2.742ns (62.051%)  route 1.677ns (37.949%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.360 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.386    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.453 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.479    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_25
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  3.532    

Slack (MET) :             3.544ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.407ns  (logic 2.731ns (61.970%)  route 1.676ns (38.030%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.360 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.386    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.442 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.467    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_27
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y72         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  3.544    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 2.656ns (61.668%)  route 1.651ns (38.332%))
  Logic Levels:           10  (CARRY8=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     4.090    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.190 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.204    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.137     4.341 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.367    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_20
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y71         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 2.874ns (66.754%)  route 1.431ns (33.246%))
  Logic Levels:           11  (CARRY8=2 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.060     0.060    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/CLK
    DSP48E2_X8Y19        DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_CLK_B2_DATA[17])
                                                      0.212     0.272 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.272    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.345 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.345    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[23])
                                                      0.609     0.954 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/V[23]
                         net (fo=1, routed)           0.000     0.954    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.V<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[23]_V_DATA[23])
                                                      0.046     1.000 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/V_DATA[23]
                         net (fo=1, routed)           0.000     1.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.V_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[23]_ALU_OUT[23])
                                                      0.571     1.571 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.571    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.680 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.497    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.602 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.602    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.187 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.187    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.548     3.843    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y70         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     3.992 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[40]_i_8/O
                         net (fo=1, routed)           0.016     4.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[40]_i_8_n_12
    SLICE_X63Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.198 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.224    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.340 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.365    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_22
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X63Y71         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -4.365    
  -------------------------------------------------------------------
                         slack                                  3.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[0])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[0]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<0>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[0]_AD[0])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[0]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<0>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[0])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[10])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[10]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<10>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[10]_AD[10])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[10]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<10>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[10])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[11])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[11]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<11>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[11]_AD[11])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[11]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<11>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[11])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[12])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[12]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<12>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[12]_AD[12])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[12]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<12>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[12])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[13])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[13]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<13>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[13]_AD[13])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[13]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<13>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[13])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[14])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[14]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<14>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[14]_AD[14])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[14]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<14>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[14])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[15])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[15]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<15>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[15]_AD[15])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[15]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<15>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[15])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[16])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[16]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<16>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[16]_AD[16])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[16]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<16>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[16])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[17])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[17]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<17>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[17]_AD[17])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[17]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<17>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[17])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
                            (rising edge-triggered cell DSP_PREADD_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.103ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (DSP_PREADD=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.041ns
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_CLK_D_DATA[18])
                                                      0.073     0.103 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/D_DATA[18]
                         net (fo=1, routed)           0.000     0.103    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA.D_DATA<18>
    DSP48E2_X9Y19        DSP_PREADD (Prop_DSP_PREADD_DSP48E2_D_DATA[18]_AD[18])
                                                      0.030     0.133 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_INST/AD[18]
                         net (fo=1, routed)           0.000     0.133    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD.AD<18>
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/AD[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.041     0.041    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/CLK
    DSP48E2_X9Y19        DSP_PREADD_DATA                              r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST/CLK
                         clock pessimism              0.000     0.041    
    DSP48E2_X9Y19        DSP_PREADD_DATA (Hold_DSP_PREADD_DATA_DSP48E2_CLK_AD[18])
                                                      0.053     0.094    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/am_addmul_16s_16s_16s_33_4_1_U36/Gsm_LPC_Analysis_am_addmul_16s_16s_16s_33_4_1_DSP48_2_U/p_reg_reg/DSP_PREADD_DATA_INST
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK          n/a            1.064         8.000       6.936      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.532         4.000       3.468      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.532         4.000       3.468      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y13  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y14  bd_0_i/hls_inst/inst/L_ACF_U/ram_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.532         4.000       3.468      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.532         4.000       3.468      SLICE_X65Y79  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/ACF_U/ram_reg_0_15_0_0/SP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 1.142ns (36.452%)  route 1.991ns (63.548%))
  Logic Levels:           11  (CARRY8=1 LUT3=1 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.146     2.403    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_3_sn_1
    SLICE_X67Y93         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     2.453 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.251     2.704    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X66Y92         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_3/O
                         net (fo=2, routed)           0.210     2.965    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_3_n_12
    SLICE_X64Y93         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     3.000 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_3/O
                         net (fo=1, routed)           0.043     3.043    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_3_n_12
    SLICE_X64Y93         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.090     3.133 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     3.133    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.022ns  (logic 1.097ns (36.303%)  route 1.925ns (63.697%))
  Logic Levels:           10  (CARRY8=1 LUT4=1 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.146     2.403    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_3_sn_1
    SLICE_X67Y93         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     2.453 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.198     2.651    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X66Y92         LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     2.747 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[13]_INST_0_i_2/O
                         net (fo=1, routed)           0.240     2.987    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[13]_INST_0_i_2_n_12
    SLICE_X66Y92         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     3.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     3.022    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.020ns  (logic 1.116ns (36.955%)  route 1.904ns (63.045%))
  Logic Levels:           10  (CARRY8=1 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.146     2.403    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_3_sn_1
    SLICE_X67Y93         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     2.453 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.251     2.704    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X66Y92         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     2.755 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_3/O
                         net (fo=2, routed)           0.166     2.921    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_3_n_12
    SLICE_X64Y93         LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     3.020 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     3.020    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.960ns  (logic 1.197ns (40.436%)  route 1.763ns (59.564%))
  Logic Levels:           10  (CARRY8=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.146     2.403    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_3_sn_1
    SLICE_X67Y93         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     2.453 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.104     2.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X66Y92         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.133     2.690 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.172     2.862    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[11]_INST_0_i_2_n_12
    SLICE_X66Y92         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.098     2.960 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     2.960    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.895ns  (logic 1.221ns (42.170%)  route 1.674ns (57.830%))
  Logic Levels:           9  (CARRY8=1 LUT2=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.165     2.422    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_3_sn_1
    SLICE_X67Y93         LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     2.579 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.168     2.747    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[5]_INST_0_i_2_n_12
    SLICE_X67Y93         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     2.895 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     2.895    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.880ns  (logic 1.152ns (40.003%)  route 1.728ns (59.997%))
  Logic Levels:           10  (CARRY8=1 LUT4=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 f  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.146     2.403    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_3_sn_1
    SLICE_X67Y93         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     2.453 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.198     2.651    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X66Y92         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.740 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_3/O
                         net (fo=1, routed)           0.043     2.783    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_3_n_12
    SLICE_X66Y92         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     2.880 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     2.880    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.867ns  (logic 1.132ns (39.479%)  route 1.735ns (60.521%))
  Logic Levels:           9  (CARRY8=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.089     2.141    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_q1[0]_1
    SLICE_X68Y95         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     2.230 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0_i_7/O
                         net (fo=1, routed)           0.103     2.333    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0_i_7_n_12
    SLICE_X68Y95         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.482 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.261     2.743    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_0
    SLICE_X69Y90         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     2.867 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0/O
                         net (fo=0)                   0.000     2.867    LARc_d0[2]
                                                                      r  LARc_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.851ns  (logic 1.213ns (42.543%)  route 1.638ns (57.457%))
  Logic Levels:           10  (CARRY8=1 LUT2=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.146     2.403    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_3_sn_1
    SLICE_X67Y93         LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.050     2.453 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2/O
                         net (fo=6, routed)           0.104     2.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0_i_2_n_12
    SLICE_X66Y92         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     2.681 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_3/O
                         net (fo=1, routed)           0.047     2.728    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_3_n_12
    SLICE_X66Y92         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     2.851 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     2.851    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.079ns (38.189%)  route 1.746ns (61.811%))
  Logic Levels:           9  (CARRY8=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.204     2.461    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_3_sn_1
    SLICE_X67Y93         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.065     2.526 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[8]_INST_0_i_3/O
                         net (fo=1, routed)           0.201     2.727    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[8]_INST_0_i_3_n_12
    SLICE_X67Y93         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     2.825 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     2.825    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[10]
                            (input port)
  Destination:            LARc_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 1.159ns (42.793%)  route 1.549ns (57.207%))
  Logic Levels:           9  (CARRY8=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[10] (IN)
                         net (fo=11, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]
    SLICE_X65Y96         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     0.123 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_8/O
                         net (fo=8, routed)           0.222     0.345    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[10]_0
    SLICE_X66Y94         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     0.494 f  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[1]_INST_0_i_5/O
                         net (fo=27, routed)          0.362     0.856    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1_4_sn_1
    SLICE_X64Y93         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6/O
                         net (fo=10, routed)          0.168     1.173    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_6_n_12
    SLICE_X65Y94         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     1.210 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19/O
                         net (fo=1, routed)           0.022     1.232    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_19_n_12
    SLICE_X65Y94         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     1.398 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_8/CO[7]
                         net (fo=23, routed)          0.508     1.906    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/CO[0]
    SLICE_X67Y95         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     2.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[1]_INST_0_i_2/O
                         net (fo=4, routed)           0.059     2.111    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0_1_sn_1
    SLICE_X67Y95         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.257 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_2/O
                         net (fo=6, routed)           0.165     2.422    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_1
    SLICE_X67Y93         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     2.568 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.043     2.611    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0_i_2_n_12
    SLICE_X67Y93         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.708 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[6]_INST_0/O
                         net (fo=0)                   0.000     2.708    LARc_d0[6]
                                                                      r  LARc_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[15]
    SLICE_X66Y92         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[15]
    SLICE_X66Y92         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[15]
    SLICE_X64Y93         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[15]
    SLICE_X67Y93         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[7]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[7]
                                                                      r  LARc_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[15]
    SLICE_X66Y92         LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[9]_INST_0/O
                         net (fo=0)                   0.000     0.022    LARc_d0[9]
                                                                      r  LARc_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=4, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X69Y91         LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.022    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 indata_q1[2]
                            (input port)
  Destination:            indata_d1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q1[2] (IN)
                         net (fo=33, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q1[2]
    SLICE_X78Y76         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_d1[2]_INST_0/O
                         net (fo=0)                   0.000     0.022    indata_d1[2]
                                                                      r  indata_d1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.023ns  (logic 0.023ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[15]
    SLICE_X67Y93         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     0.023 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     0.023    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.035ns  (logic 0.035ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[15]
    SLICE_X66Y92         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.035 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     0.035    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LARc_q1[15]
                            (input port)
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.036ns  (logic 0.036ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  LARc_q1[15] (IN)
                         net (fo=89, unset)           0.000     0.000    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_q1[15]
    SLICE_X66Y92         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     0.036    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            88 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.837ns  (logic 0.941ns (33.169%)  route 1.896ns (66.831%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.169     1.569    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y88         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     1.705 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_4__0/O
                         net (fo=4, routed)           0.784     2.489    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[4]
    SLICE_X67Y94         LUT6 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     2.613 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_3/O
                         net (fo=1, routed)           0.106     2.719    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0_i_3_n_12
    SLICE_X67Y94         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.148     2.867 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[4]_INST_0/O
                         net (fo=0)                   0.000     2.867    LARc_d0[4]
                                                                      r  LARc_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.793ns  (logic 0.856ns (30.650%)  route 1.937ns (69.350%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.097     1.330    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y89         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.380 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_10__0/O
                         net (fo=1, routed)           0.037     1.417    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_10__0_n_12
    SLICE_X69Y89         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     1.468 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_9__0/O
                         net (fo=1, routed)           0.142     1.610    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_9__0_n_12
    SLICE_X69Y88         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     1.706 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_5__1/O
                         net (fo=4, routed)           0.861     2.567    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/B[0]
    SLICE_X68Y95         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.051     2.618 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.057     2.675    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_INST_0_i_3_n_12
    SLICE_X68Y95         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     2.823 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d0[3]_INST_0/O
                         net (fo=0)                   0.000     2.823    LARc_d0[3]
                                                                      r  LARc_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.497ns  (logic 0.815ns (32.633%)  route 1.682ns (67.367%))
  Logic Levels:           11  (CARRY8=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.157     1.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y88         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.607 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.149     1.756    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X70Y87         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.806 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_4/O
                         net (fo=5, routed)           0.149     1.955    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_4_n_12
    SLICE_X68Y88         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     2.088 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[13]_INST_0_i_1/O
                         net (fo=4, routed)           0.390     2.478    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[13]
    SLICE_X66Y92         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.527 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[13]_INST_0/O
                         net (fo=0)                   0.000     2.527    LARc_d0[13]
                                                                      r  LARc_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.403ns  (logic 0.781ns (32.499%)  route 1.622ns (67.501%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.157     1.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y88         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.607 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.149     1.756    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X70Y87         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.806 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_4/O
                         net (fo=5, routed)           0.149     1.955    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_4_n_12
    SLICE_X68Y88         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     2.005 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_2/O
                         net (fo=22, routed)          0.330     2.335    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[15]
    SLICE_X64Y93         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     2.433 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0/O
                         net (fo=0)                   0.000     2.433    LARc_d0[15]
                                                                      r  LARc_d0[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.396ns  (logic 0.844ns (35.224%)  route 1.552ns (64.776%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.157     1.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y88         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.607 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.149     1.756    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X70Y87         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.806 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_4/O
                         net (fo=5, routed)           0.149     1.955    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_4_n_12
    SLICE_X68Y88         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     2.077 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0_i_1/O
                         net (fo=4, routed)           0.260     2.337    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[12]
    SLICE_X66Y92         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     2.426 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[12]_INST_0/O
                         net (fo=0)                   0.000     2.426    LARc_d0[12]
                                                                      r  LARc_d0[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.383ns  (logic 0.821ns (34.458%)  route 1.562ns (65.542%))
  Logic Levels:           10  (CARRY8=4 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.157     1.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y88         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.607 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.250     1.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X70Y87         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.008 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_1/O
                         net (fo=4, routed)           0.317     2.325    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[10]
    SLICE_X66Y92         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.088     2.413 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0/O
                         net (fo=0)                   0.000     2.413    LARc_d0[10]
                                                                      r  LARc_d0[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.379ns  (logic 0.878ns (36.901%)  route 1.501ns (63.099%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.157     1.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y88         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.607 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.150     1.757    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X70Y87         LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     1.854 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.086     1.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[11]_INST_0_i_4_n_12
    SLICE_X70Y87         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.990 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[11]_INST_0_i_1/O
                         net (fo=4, routed)           0.271     2.261    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[11]
    SLICE_X66Y92         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     2.409 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[11]_INST_0/O
                         net (fo=0)                   0.000     2.409    LARc_d0[11]
                                                                      r  LARc_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 0.792ns (33.628%)  route 1.563ns (66.372%))
  Logic Levels:           11  (CARRY8=4 LUT4=3 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.157     1.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y88         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.607 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.149     1.756    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X70Y87         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.806 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_4/O
                         net (fo=5, routed)           0.159     1.965    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[15]_INST_0_i_4_n_12
    SLICE_X68Y88         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.088 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0_i_1/O
                         net (fo=4, routed)           0.261     2.349    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[14]
    SLICE_X64Y93         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     2.385 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[14]_INST_0/O
                         net (fo=0)                   0.000     2.385    LARc_d0[14]
                                                                      r  LARc_d0[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.345ns  (logic 0.819ns (34.932%)  route 1.526ns (65.068%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.157     1.557    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y88         LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.607 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4/O
                         net (fo=6, routed)           0.137     1.744    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[10]_INST_0_i_4_n_12
    SLICE_X70Y86         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.794 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[8]_INST_0_i_4/O
                         net (fo=1, routed)           0.085     1.879    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[8]_INST_0_i_4_n_12
    SLICE_X70Y87         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     1.975 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.309     2.285    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[8]
    SLICE_X67Y93         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     2.375 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[8]_INST_0/O
                         net (fo=0)                   0.000     2.375    LARc_d0[8]
                                                                      r  LARc_d0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 0.981ns (42.406%)  route 1.332ns (57.594%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/ap_clk
    SLICE_X63Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln126_reg_213_reg[9]/Q
                         net (fo=3, routed)           0.430     0.538    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/sext_ln121_reg_218[9]
    SLICE_X65Y86         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     0.662 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12/O
                         net (fo=1, routed)           0.014     0.676    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_i_12_n_12
    SLICE_X65Y86         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     0.832 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry/CO[7]
                         net (fo=1, routed)           0.026     0.858    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry_n_12
    SLICE_X65Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.873 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0/CO[7]
                         net (fo=1, routed)           0.026     0.899    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__0_n_12
    SLICE_X65Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     0.914 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1/CO[7]
                         net (fo=1, routed)           0.026     0.940    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__1_n_12
    SLICE_X65Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     0.962 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2_carry__2/CO[7]
                         net (fo=66, routed)          0.221     1.183    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/icmp_ln144_fu_143_p2
    SLICE_X69Y87         LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     1.233 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2/O
                         net (fo=6, routed)           0.094     1.327    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[2]_INST_0_i_2_n_12
    SLICE_X69Y88         LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.073     1.400 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1/O
                         net (fo=4, routed)           0.131     1.531    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_7__1_n_12
    SLICE_X69Y89         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.677 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_8__1/O
                         net (fo=1, routed)           0.053     1.730    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_8__1_n_12
    SLICE_X69Y88         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     1.854 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/p_reg_reg_i_3__1/O
                         net (fo=4, routed)           0.227     2.081    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/A[5]
    SLICE_X68Y93         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     2.170 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.084     2.254    bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[5]_INST_0_i_3_n_12
    SLICE_X67Y93         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.089     2.343 r  bd_0_i/hls_inst/inst/grp_Reflection_coefficients_fu_113/grp_gsm_div_fu_389/LARc_d0[5]_INST_0/O
                         net (fo=0)                   0.000     2.343    LARc_d0[5]
                                                                      r  LARc_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X79Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y82         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[8]/Q
                         net (fo=14, unset)           0.000     0.052    indata_we0
                                                                      r  indata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_we1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X77Y79         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_CS_fsm_reg[31]/Q
                         net (fo=10, unset)           0.000     0.053    indata_we1
                                                                      r  indata_we1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_addr_19_reg_2646_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.087ns  (logic 0.061ns (70.115%)  route 0.026ns (29.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X77Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_addr_19_reg_2646_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y80         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_addr_19_reg_2646_reg[2]/Q
                         net (fo=1, routed)           0.026     0.078    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_addr_19_reg_2646[2]
    SLICE_X77Y80         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     0.100 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_address1[2]_INST_0/O
                         net (fo=0)                   0.000     0.100    indata_address1[2]
                                                                      r  indata_address1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_15ns_15ns_31_4_1_U24/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.078ns  (logic 0.078ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_15ns_15ns_31_4_1_U24/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X10Y24       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_15ns_15ns_31_4_1_U24/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[28])
                                                      0.078     0.108 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_15ns_15ns_31_4_1_U24/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[28]
                         net (fo=0)                   0.000     0.108    indata_d0[13]
                                                                      r  indata_d0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.099ns  (logic 0.073ns (73.737%)  route 0.026ns (26.263%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X71Y101        FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y101        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg[4]/Q
                         net (fo=1, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln289_1_reg_1449_reg_n_12_[4]
    SLICE_X71Y101        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     0.112 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d1[4]_INST_0/O
                         net (fo=0)                   0.000     0.112    LARc_d1[4]
                                                                      r  LARc_d1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_addr_19_reg_2646_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.074ns (74.000%)  route 0.026ns (26.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X78Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_addr_19_reg_2646_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y80         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_addr_19_reg_2646_reg[1]/Q
                         net (fo=1, routed)           0.026     0.078    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_addr_19_reg_2646[1]
    SLICE_X78Y80         LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     0.113 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_address1[1]_INST_0/O
                         net (fo=0)                   0.000     0.113    indata_address1[1]
                                                                      r  indata_address1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_15ns_15ns_31_4_1_U24/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.083ns  (logic 0.083ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.030     0.030    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_15ns_15ns_31_4_1_U24/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/CLK
    DSP48E2_X10Y24       DSP_OUTPUT                                   r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_15ns_15ns_31_4_1_U24/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y24       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.083     0.113 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mac_muladd_16s_15ns_15ns_31_4_1_U24/Gsm_LPC_Analysis_mac_muladd_16s_15ns_15ns_31_4_1_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/P[15]
                         net (fo=0)                   0.000     0.113    indata_d0[0]
                                                                      r  indata_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln296_1_reg_1539_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_d1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.105ns  (logic 0.080ns (76.190%)  route 0.025ns (23.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_clk
    SLICE_X70Y99         FDSE                                         r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln296_1_reg_1539_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y99         FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln296_1_reg_1539_reg[0]/Q
                         net (fo=1, routed)           0.025     0.077    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/select_ln296_1_reg_1539[0]
    SLICE_X70Y99         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     0.118 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_d1[0]_INST_0/O
                         net (fo=0)                   0.000     0.118    LARc_d1[0]
                                                                      r  LARc_d1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln139_reg_2555_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.106ns  (logic 0.061ns (57.547%)  route 0.045ns (42.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X79Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln139_reg_2555_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y83         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln139_reg_2555_reg[6]/Q
                         net (fo=1, routed)           0.045     0.096    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/add_ln139_reg_2555[6]
    SLICE_X79Y83         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     0.118 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_address0[6]_INST_0/O
                         net (fo=0)                   0.000     0.118    indata_address0[6]
                                                                      r  indata_address0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            LARc_ce1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.110ns  (logic 0.054ns (49.149%)  route 0.056ns (50.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y90         FDRE                                         r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y90         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter0_reg/Q
                         net (fo=9, routed)           0.056     0.108    bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/ap_enable_reg_pp0_iter0
    SLICE_X68Y92         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.123 r  bd_0_i/hls_inst/inst/grp_Quantization_and_coding_fu_122/LARc_ce1_INST_0/O
                         net (fo=0)                   0.000     0.123    LARc_ce1
                                                                      r  LARc_ce1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           824 Endpoints
Min Delay           824 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 2.654ns (60.089%)  route 1.763ns (39.911%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.907     4.037    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.137 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9/O
                         net (fo=1, routed)           0.013     4.150    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     4.391 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.417    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_20
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[63]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.415ns  (logic 2.653ns (60.093%)  route 1.762ns (39.907%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.907     4.037    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     4.137 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9/O
                         net (fo=1, routed)           0.013     4.150    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_9_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     4.390 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.415    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_22
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[61]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.402ns  (logic 2.637ns (59.907%)  route 1.765ns (40.093%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.906     4.036    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.136 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8/O
                         net (fo=1, routed)           0.016     4.152    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.224     4.376 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[6]
                         net (fo=1, routed)           0.026     4.402    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_21
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[62]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.381ns  (logic 2.617ns (59.738%)  route 1.764ns (40.262%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.906     4.036    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y72         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     4.136 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8/O
                         net (fo=1, routed)           0.016     4.152    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[56]_i_8_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     4.356 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[4]
                         net (fo=1, routed)           0.025     4.381    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_23
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[60]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 2.651ns (61.253%)  route 1.677ns (38.747%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     3.924    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.024 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.038    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.194 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.220    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     4.302 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.026     4.328    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_24
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[59]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.321ns  (logic 2.645ns (61.213%)  route 1.676ns (38.787%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     3.924    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.024 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.038    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.194 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.220    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.296 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.025     4.321    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_26
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[57]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.313ns  (logic 2.636ns (61.118%)  route 1.677ns (38.882%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     3.924    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.024 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.038    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.194 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.220    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     4.287 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.026     4.313    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_25
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[58]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.301ns  (logic 2.625ns (61.033%)  route 1.676ns (38.967%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     3.924    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.024 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.038    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.194 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.220    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_12
    SLICE_X63Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.276 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.025     4.301    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]_i_1_n_27
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y72         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[56]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 2.550ns (60.701%)  route 1.651ns (39.299%))
  Logic Levels:           11  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.794     3.924    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y71         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     4.024 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5/O
                         net (fo=1, routed)           0.014     4.038    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[48]_i_5_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[7])
                                                      0.137     4.175 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/O[7]
                         net (fo=1, routed)           0.026     4.201    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_20
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[55]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.199ns  (logic 2.768ns (65.915%)  route 1.431ns (34.085%))
  Logic Levels:           12  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=2 DSP_C_DATA=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  indata_q0[15] (IN)
                         net (fo=160, unset)          0.000     0.000    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/A[22]
    DSP48E2_X8Y19        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[22]_A2_DATA[22])
                                                      0.192     0.192 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA_INST/A2_DATA[22]
                         net (fo=1, routed)           0.000     0.192    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_A_B_DATA.A2_DATA<22>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[22]_A2A1[22])
                                                      0.076     0.268 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA_INST/A2A1[22]
                         net (fo=1, routed)           0.000     0.268    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_PREADD_DATA.A2A1<22>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[22]_U[23])
                                                      0.505     0.773 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER_INST/U[23]
                         net (fo=1, routed)           0.000     0.773    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_MULTIPLIER.U<23>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[23]_U_DATA[23])
                                                      0.047     0.820 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA_INST/U_DATA[23]
                         net (fo=1, routed)           0.000     0.820    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_M_DATA.U_DATA<23>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[23]_ALU_OUT[23])
                                                      0.585     1.405 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU_INST/ALU_OUT[23]
                         net (fo=1, routed)           0.000     1.405    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_ALU.ALU_OUT<23>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[23]_P[23])
                                                      0.109     1.514 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_16s_16s_32_1_1_U18/tmp_product/DSP_OUTPUT_INST/P[23]
                         net (fo=5, routed)           0.817     2.331    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/C[23]
    DSP48E2_X8Y20        DSP_C_DATA (Prop_DSP_C_DATA_DSP48E2_C[23]_C_DATA[23])
                                                      0.105     2.436 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA_INST/C_DATA[23]
                         net (fo=2, routed)           0.000     2.436    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_C_DATA.C_DATA<23>
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[23]_ALU_OUT[32])
                                                      0.585     3.021 f  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU_INST/ALU_OUT[32]
                         net (fo=1, routed)           0.000     3.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_ALU.ALU_OUT<32>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[32]_P[32])
                                                      0.109     3.130 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg/DSP_OUTPUT_INST/P[32]
                         net (fo=63, routed)          0.548     3.677    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/mul_ln126_reg_2525_reg_n_85
    SLICE_X63Y70         LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     3.826 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[40]_i_8/O
                         net (fo=1, routed)           0.016     3.842    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214[40]_i_8_n_12
    SLICE_X63Y70         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.032 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1/CO[7]
                         net (fo=1, routed)           0.026     4.058    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[40]_i_1_n_12
    SLICE_X63Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     4.174 r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1/O[5]
                         net (fo=1, routed)           0.025     4.199    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[48]_i_1_n_22
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.021     0.021    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X63Y71         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/empty_88_fu_214_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[9]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.007ns  (logic 0.000ns (0.000%)  route 0.007ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[9] (IN)
                         net (fo=19, unset)           0.007     0.007    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[9]
    SLICE_X76Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X76Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[9]/C

Slack:                    inf
  Source:                 indata_q0[11]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[11] (IN)
                         net (fo=22, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[11]
    SLICE_X76Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X76Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[11]/C

Slack:                    inf
  Source:                 indata_q0[13]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[13] (IN)
                         net (fo=20, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[13]
    SLICE_X76Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X76Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[13]/C

Slack:                    inf
  Source:                 indata_q0[15]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[15] (IN)
                         net (fo=160, unset)          0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[15]
    SLICE_X76Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X76Y64         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[15]/C

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=21, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[1]
    SLICE_X76Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X76Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[1]/C

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=18, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[3]
    SLICE_X76Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X76Y62         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[3]/C

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=21, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[5]
    SLICE_X76Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X76Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[5]/C

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.008ns  (logic 0.000ns (0.000%)  route 0.008ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=17, unset)           0.008     0.008    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/indata_q0[7]
    SLICE_X76Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/ap_clk
    SLICE_X76Y63         FDRE                                         r  bd_0_i/hls_inst/inst/grp_Autocorrelation_fu_103/sl_4_reg_2258_reg[7]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=102, unset)          0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X69Y92         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X69Y92         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C

Slack:                    inf
  Source:                 ap_rst
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.009ns  (logic 0.000ns (0.000%)  route 0.009ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ap_rst (IN)
                         net (fo=102, unset)          0.009     0.009    bd_0_i/hls_inst/inst/ap_rst
    SLICE_X68Y84         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1923, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X68Y84         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C





