strict digraph "" {
	node [label="\N"];
	"301:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba86cdcd0>",
		fillcolor=turquoise,
		label="301:BL
dirty[rgno] <= 1'b0;
slot0[15] <= 1'b1;
slot0[14] <= 1'b0;
slot0[13] <= 1'b0;
slot0[12] <= 1'b1;
slot0[11] <= 1'b1;
slot0[\
10:0] <= 11'd0;
slot1 <= 20'd0;
slot2 <= 20'd0;
slot3[19:2] <= PSGout;
slot3[1:0] <= 2'b00;
slot4[19:2] <= PSGout;
slot4[1:0] <= \
2'b00;
slot6 <= 20'd0;
slot7 <= 20'd0;
slot8 <= 20'd0;
slot9 <= 20'd0;
slot5 <= 20'd0;
slot10 <= 20'd0;
slot11 <= 20'd0;
slot12 <= \
20'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86cabd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f8ba86cad90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86caf50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86d7150>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86d7310>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86d74d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86d7690>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86d7890>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86d79d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86d7b10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86d7d10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86d7e90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86cd0d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86cd2d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86cd410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86cd550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86cd690>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86cd7d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86cd910>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86cda50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86cdb90>]",
		style=filled,
		typ=Block];
	"Leaf_256:AL"	 [def_var="['slot11', 'slot10', 'slot12', 'slot9', 'slot8', 'dirty', 'slot1', 'slot0', 'slot3', 'slot2', 'slot5', 'slot4', 'slot7', 'slot6']",
		label="Leaf_256:AL"];
	"301:BL" -> "Leaf_256:AL"	 [cond="[]",
		lineno=None];
	"278:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba8705e90>",
		fillcolor=turquoise,
		label="278:BL
slot0[15] <= 1'b1;
slot0[14] <= 1'b1;
slot0[13] <= 1'b1;
slot0[12:0] <= 13'd0;
slot1[19] <= doRead;
slot1[18:12] <= fnRealToLM4550RegMap(\
rgno);
slot1[11:0] <= 12'd0;
slot2[19:4] <= (doRead)? 16'h0000 : rfrgno;
slot2[3:0] <= 4'd0;
slot3 <= 20'd0;
slot4 <= 20'd0;
slot6 <= \
20'd0;
slot7 <= 20'd0;
slot8 <= 20'd0;
slot9 <= 20'd0;
slot5 <= 20'd0;
slot10 <= 20'd0;
slot11 <= 20'd0;
slot12 <= 20'd0;
dirty[\
rgno] <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86cdd10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f8ba86cded0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86fb0d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86fb290>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86fb490>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86fb650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86fb950>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86fbb50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86fbe10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba8705050>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba8705190>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba87052d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba8705410>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba8705550>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba8705690>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba87057d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba8705910>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba8705a50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba8705b90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba8705cd0>]",
		style=filled,
		typ=Block];
	"278:BL" -> "Leaf_256:AL"	 [cond="[]",
		lineno=None];
	"275:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86b41d0>",
		fillcolor=firebrick,
		label="275:NS
dirty[fnLM4550ToRealRegMap(adr_i[6:0])] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86b41d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"275:NS" -> "Leaf_256:AL"	 [cond="[]",
		lineno=None];
	"277:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ba86be750>",
		fillcolor=springgreen,
		label="277:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"277:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba86be790>",
		fillcolor=turquoise,
		label="277:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"277:IF" -> "277:BL"	 [cond="['codecReady', 'pe_sync', 'dirty']",
		label="(codecReady & pe_sync & |dirty)",
		lineno=277];
	"326:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ba86a00d0>",
		fillcolor=springgreen,
		label="326:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"277:IF" -> "326:IF"	 [cond="['codecReady', 'pe_sync', 'dirty']",
		label="!((codecReady & pe_sync & |dirty))",
		lineno=277];
	"274:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ba86bec50>",
		fillcolor=springgreen,
		label="274:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"274:IF" -> "275:NS"	 [cond="['cs', 'we_i']",
		label="(cs & we_i)",
		lineno=274];
	"257:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba86be6d0>",
		fillcolor=turquoise,
		label="257:BL
dirty <= 32'd0;
slot0 <= 0;
slot1 <= 0;
slot2 <= 0;
slot3 <= 0;
slot4 <= 0;
slot5 <= 0;
slot6 <= 0;
slot7 <= 0;
slot8 <= \
0;
slot9 <= 0;
slot10 <= 0;
slot11 <= 0;
slot12 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86b4510>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f8ba86b4650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86b4790>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86b48d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86b4a10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86b4b50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86b4c90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86b4dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86b4f10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86be090>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86be1d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86be310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86be450>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86be590>]",
		style=filled,
		typ=Block];
	"257:BL" -> "Leaf_256:AL"	 [cond="[]",
		lineno=None];
	"276:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba86be710>",
		fillcolor=turquoise,
		label="276:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"276:BL" -> "277:IF"	 [cond="[]",
		lineno=None];
	"350:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ba8705ed0>",
		fillcolor=springgreen,
		label="350:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"350:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba8705f90>",
		fillcolor=turquoise,
		label="350:BL
slot0 <= 0;
slot1 <= 0;
slot2 <= 0;
slot3 <= 0;
slot4 <= 0;
slot5 <= 0;
slot6 <= 0;
slot7 <= 0;
slot8 <= 0;
slot9 <= 0;
slot10 <= \
0;
slot11 <= 0;
slot12 <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba8705fd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f8ba868f150>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba868f290>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba868f3d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba868f510>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba868f650>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba868f790>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba868f8d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba868fa10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba868fb50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba868fc90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba868fdd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba868ff10>]",
		style=filled,
		typ=Block];
	"350:IF" -> "350:BL"	 [cond="['pe_sync']",
		label=pe_sync,
		lineno=350];
	"276:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ba86bea50>",
		fillcolor=springgreen,
		label="276:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"276:IF" -> "276:BL"	 [cond="['RESET']",
		label=RESET,
		lineno=276];
	"256:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f8ba86bead0>",
		clk_sens=True,
		fillcolor=gold,
		label="256:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['RESET', 'rst_i', 'codecReady', 'rgno', 'fnRealToLM4550RegMap', 'pe_sync', 'we_i', 'rfrgno', 'dirty', 'cs', 'PSGout', 'doRead']"];
	"257:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ba86bebd0>",
		fillcolor=springgreen,
		label="257:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"256:AL" -> "257:IF"	 [cond="[]",
		lineno=None];
	"326:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba86a0110>",
		fillcolor=turquoise,
		label="326:BL
slot0[15] <= 1'b1;
slot0[14] <= 1'b0;
slot0[13] <= 1'b0;
slot0[12] <= 1'b1;
slot0[11] <= 1'b1;
slot0[10:0] <= 11'd0;
slot1 <= \
20'd0;
slot2 <= 20'd0;
slot3[19:2] <= PSGout;
slot3[1:0] <= 2'b00;
slot4[19:2] <= PSGout;
slot4[1:0] <= 2'b00;
slot6 <= 20'd0;
slot7 <= \
20'd0;
slot8 <= 20'd0;
slot9 <= 20'd0;
slot5 <= 20'd0;
slot10 <= 20'd0;
slot11 <= 20'd0;
slot12 <= 20'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86a0150>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f8ba86a0310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86a04d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86a0690>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86a0850>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86a0a10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86a0c10>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86a0d50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86a0e90>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86aa0d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86aa2d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86aa4d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86aa6d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86aa810>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86aa950>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86aaa90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86aabd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86aad10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f8ba86aae50>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f8ba86aaf90>]",
		style=filled,
		typ=Block];
	"326:BL" -> "Leaf_256:AL"	 [cond="[]",
		lineno=None];
	"278:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f8ba86be7d0>",
		fillcolor=springgreen,
		label="278:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"278:IF" -> "301:BL"	 [cond="['rgno']",
		label="!((rgno < 7'd27))",
		lineno=278];
	"278:IF" -> "278:BL"	 [cond="['rgno']",
		label="(rgno < 7'd27)",
		lineno=278];
	"277:BL" -> "278:IF"	 [cond="[]",
		lineno=None];
	"257:IF" -> "257:BL"	 [cond="['rst_i']",
		label=rst_i,
		lineno=257];
	"273:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f8ba86bec10>",
		fillcolor=turquoise,
		label="273:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"257:IF" -> "273:BL"	 [cond="['rst_i']",
		label="!(rst_i)",
		lineno=257];
	"326:IF" -> "350:IF"	 [cond="['codecReady', 'pe_sync']",
		label="!((codecReady & pe_sync))",
		lineno=326];
	"326:IF" -> "326:BL"	 [cond="['codecReady', 'pe_sync']",
		label="(codecReady & pe_sync)",
		lineno=326];
	"350:BL" -> "Leaf_256:AL"	 [cond="[]",
		lineno=None];
	"273:BL" -> "274:IF"	 [cond="[]",
		lineno=None];
	"273:BL" -> "276:IF"	 [cond="[]",
		lineno=None];
}
