{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524111590159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524111590232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 22:19:49 2018 " "Processing started: Wed Apr 18 22:19:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524111590232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111590232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HPSFPGA -c HPSFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off HPSFPGA -c HPSFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111590233 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1524111593228 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hps_fpga.qsys " "Elaborating Platform Designer system entity \"hps_fpga.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111615378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:23 Progress: Loading Driver/hps_fpga.qsys " "2018.04.18.22:20:23 Progress: Loading Driver/hps_fpga.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111623521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:24 Progress: Reading input file " "2018.04.18.22:20:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111624257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:24 Progress: Adding VP_0 \[VP 1.0\] " "2018.04.18.22:20:24 Progress: Adding VP_0 \[VP 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111624498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:25 Progress: Parameterizing module VP_0 " "2018.04.18.22:20:25 Progress: Parameterizing module VP_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111625995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:25 Progress: Adding clk_0 \[clock_source 17.1\] " "2018.04.18.22:20:25 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111625999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:26 Progress: Parameterizing module clk_0 " "2018.04.18.22:20:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111626252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:26 Progress: Adding hps_0 \[altera_hps 17.1\] " "2018.04.18.22:20:26 Progress: Adding hps_0 \[altera_hps 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111626253 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:29 Progress: Parameterizing module hps_0 " "2018.04.18.22:20:29 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111629472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:29 Progress: Adding vectorial_mem_0 \[vectorial_mem 1.0\] " "2018.04.18.22:20:29 Progress: Adding vectorial_mem_0 \[vectorial_mem 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111629504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:29 Progress: Parameterizing module vectorial_mem_0 " "2018.04.18.22:20:29 Progress: Parameterizing module vectorial_mem_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111629936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:29 Progress: Building connections " "2018.04.18.22:20:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111629937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:29 Progress: Parameterizing connections " "2018.04.18.22:20:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111629966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:29 Progress: Validating " "2018.04.18.22:20:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111629967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.04.18.22:20:47 Progress: Done reading input file " "2018.04.18.22:20:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111647134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_fpga.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_fpga.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111650016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_fpga.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_fpga.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111650016 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_fpga.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_fpga.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111650017 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_fpga.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_fpga.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111650017 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_fpga.hps_fpga: Must be the only master for slave VP_0.avalon_master because waitrequest is missing  " "Hps_fpga.hps_fpga: Must be the only master for slave VP_0.avalon_master because waitrequest is missing " {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111650022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_fpga: Generating hps_fpga \"hps_fpga\" for QUARTUS_SYNTH " "Hps_fpga: Generating hps_fpga \"hps_fpga\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111666236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VP_0: \"hps_fpga\" instantiated VP \"VP_0\" " "VP_0: \"hps_fpga\" instantiated VP \"VP_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111680144 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111680146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111681105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111681856 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111681868 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111681869 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"hps_fpga\" instantiated altera_hps \"hps_0\" " "Hps_0: \"hps_fpga\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111683051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vectorial_mem_0: \"hps_fpga\" instantiated vectorial_mem \"vectorial_mem_0\" " "Vectorial_mem_0: \"hps_fpga\" instantiated vectorial_mem \"vectorial_mem_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111683093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111683468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"hps_fpga\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"hps_fpga\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111683773 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"hps_fpga\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"hps_fpga\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111683780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111683915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VP_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"VP_0_avalon_master_translator\" " "VP_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"VP_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vectorial_mem_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"vectorial_mem_0_avalon_slave_0_translator\" " "Vectorial_mem_0_avalon_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"vectorial_mem_0_avalon_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "VP_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"VP_0_avalon_master_agent\" " "VP_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"VP_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vectorial_mem_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"vectorial_mem_0_avalon_slave_0_agent\" " "Vectorial_mem_0_avalon_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"vectorial_mem_0_avalon_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vectorial_mem_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"vectorial_mem_0_avalon_slave_0_agent_rsp_fifo\" " "Vectorial_mem_0_avalon_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"vectorial_mem_0_avalon_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Vectorial_mem_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"vectorial_mem_0_avalon_slave_0_burst_adapter\" " "Vectorial_mem_0_avalon_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"vectorial_mem_0_avalon_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684254 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684256 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111684377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111736688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111736689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_fpga: Done \"hps_fpga\" with 24 modules, 82 files " "Hps_fpga: Done \"hps_fpga\" with 24 modules, 82 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111736689 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hps_fpga.qsys " "Finished elaborating Platform Designer system entity \"hps_fpga.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111740022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 memInstruction " "Found entity 1: memInstruction" {  } { { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wbStage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/wbStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wbStage " "Found entity 1: wbStage" {  } { { "files/wbStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/wbStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/RegPC.v 1 1 " "Found 1 design units, including 1 entities, in source file files/RegPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegPC " "Found entity 1: RegPC" {  } { { "files/RegPC.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/RegPC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/procesador.v 1 1 " "Found 1 design units, including 1 entities, in source file files/procesador.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "files/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pcAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pcAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcAdder " "Found entity 1: pcAdder" {  } { { "files/pcAdder.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/pcAdder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/muxOperB.v 1 1 " "Found 1 design units, including 1 entities, in source file files/muxOperB.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxOperB " "Found entity 1: muxOperB" {  } { { "files/muxOperB.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/muxOperB.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/Mux_Sel_PC.v 1 1 " "Found 1 design units, including 1 entities, in source file files/Mux_Sel_PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Sel_PC " "Found entity 1: Mux_Sel_PC" {  } { { "files/Mux_Sel_PC.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/Mux_Sel_PC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/Mux_Sel_Dat.v 1 1 " "Found 1 design units, including 1 entities, in source file files/Mux_Sel_Dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Sel_Dat " "Found entity 1: Mux_Sel_Dat" {  } { { "files/Mux_Sel_Dat.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/Mux_Sel_Dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel3.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel3 " "Found entity 1: mux_pixel3" {  } { { "files/mux_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel4 " "Found entity 1: mux_pixel4" {  } { { "files/mux_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel2.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel2 " "Found entity 1: mux_pixel2" {  } { { "files/mux_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel1 " "Found entity 1: mux_pixel1" {  } { { "files/mux_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_pixel1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_alu_concat.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_alu_concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alu_concat " "Found entity 1: mux_alu_concat" {  } { { "files/mux_alu_concat.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/mux_alu_concat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/MEMWBreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/MEMWBreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBreg " "Found entity 1: MEMWBreg" {  } { { "files/MEMWBreg.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/MEMWBreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memStage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memStage " "Found entity 1: memStage" {  } { { "files/memStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/IFIDreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/IFIDreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDreg " "Found entity 1: IFIDreg" {  } { { "files/IFIDreg.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/IFIDreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/IDEXreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/IDEXreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXreg " "Found entity 1: IDEXreg" {  } { { "files/IDEXreg.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/IDEXreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/EXMEMreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/EXMEMreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMreg " "Found entity 1: EXMEMreg" {  } { { "files/EXMEMreg.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/EXMEMreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/fetchStage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/fetchStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchStage " "Found entity 1: fetchStage" {  } { { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/exeStage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/exeStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 exeStage " "Found entity 1: exeStage" {  } { { "files/exeStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/decoStage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/decoStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoStage " "Found entity 1: decoStage" {  } { { "files/decoStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/decoStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/decodeStage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/decodeStage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodeStage " "Found entity 1: decodeStage" {  } { { "files/decodeStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/decodeStage.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/concat_pixels.v 1 1 " "Found 1 design units, including 1 entities, in source file files/concat_pixels.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_pixels " "Found entity 1: concat_pixels" {  } { { "files/concat_pixels.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/concat_pixels.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/BancoRegistros.v 1 1 " "Found 1 design units, including 1 entities, in source file files/BancoRegistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "files/BancoRegistros.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/BancoRegistros.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel4 " "Found entity 1: alu_pixel4" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel3.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel3.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel3 " "Found entity 1: alu_pixel3" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel2.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel2 " "Found entity 1: alu_pixel2" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel1 " "Found entity 1: alu_pixel1" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_operands.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_operands.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_operands " "Found entity 1: alu_operands" {  } { { "files/alu_operands.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_operands.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111747925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111747925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HPSFPGA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HPSFPGA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HPSFPGA-MAIN " "Found design unit 1: HPSFPGA-MAIN" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111748960 ""} { "Info" "ISGN_ENTITY_NAME" "1 HPSFPGA " "Found entity 1: HPSFPGA" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111748960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111748960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/hps_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/hps_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga " "Found entity 1: hps_fpga" {  } { { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111748984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111748984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/hps_fpga/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111748993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111748993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/hps_fpga/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/hps_fpga/submodules/altera_default_burst_converter.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/hps_fpga/submodules/altera_incr_burst_converter.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749078 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749115 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749115 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749115 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749115 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749115 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524111749142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_master_agent.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_master_translator.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/hps_fpga/submodules/altera_reset_controller.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/hps_fpga/submodules/altera_reset_synchronizer.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749203 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524111749205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_hps_0 " "Found entity 1: hps_fpga_hps_0" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_hps_0.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_hps_0_fpga_interfaces " "Found entity 1: hps_fpga_hps_0_fpga_interfaces" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_hps_0_fpga_interfaces.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_hps_0_hps_io " "Found entity 1: hps_fpga_hps_0_hps_io" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_hps_0_hps_io_border " "Found entity 1: hps_fpga_hps_0_hps_io_border" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0 " "Found entity 1: hps_fpga_mm_interconnect_0" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0_avalon_st_adapter " "Found entity 1: hps_fpga_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0_cmd_demux " "Found entity 1: hps_fpga_mm_interconnect_0_cmd_demux" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0_cmd_mux " "Found entity 1: hps_fpga_mm_interconnect_0_cmd_mux" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_fpga_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at hps_fpga_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524111749234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_fpga_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at hps_fpga_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524111749234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0_router_default_decode " "Found entity 1: hps_fpga_mm_interconnect_0_router_default_decode" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749236 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_fpga_mm_interconnect_0_router " "Found entity 2: hps_fpga_mm_interconnect_0_router" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel hps_fpga_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at hps_fpga_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524111749238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel hps_fpga_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at hps_fpga_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524111749238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0_router_003_default_decode " "Found entity 1: hps_fpga_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749240 ""} { "Info" "ISGN_ENTITY_NAME" "2 hps_fpga_mm_interconnect_0_router_003 " "Found entity 2: hps_fpga_mm_interconnect_0_router_003" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0_rsp_demux " "Found entity 1: hps_fpga_mm_interconnect_0_rsp_demux" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_fpga_mm_interconnect_0_rsp_mux " "Found entity 1: hps_fpga_mm_interconnect_0_rsp_mux" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/hps_fpga/submodules/hps_sdram.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_reset.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_pll.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/mem_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/mem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_interface-Structure " "Found design unit 1: mem_interface-Structure" {  } { { "db/ip/hps_fpga/submodules/mem_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749433 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_interface " "Found entity 1: mem_interface" {  } { { "db/ip/hps_fpga/submodules/mem_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "db/ip/hps_fpga/submodules/memory.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/procesador.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/procesador.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vectorial_processor_interface-Structure " "Found design unit 1: vectorial_processor_interface-Structure" {  } { { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749437 ""} { "Info" "ISGN_ENTITY_NAME" "1 vectorial_processor_interface " "Found entity 1: vectorial_processor_interface" {  } { { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111749437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111749437 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel1_out procesador.v(171) " "Verilog HDL Implicit Net warning at procesador.v(171): created implicit net for \"pixel1_out\"" {  } { { "files/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel2_out procesador.v(172) " "Verilog HDL Implicit Net warning at procesador.v(172): created implicit net for \"pixel2_out\"" {  } { { "files/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel3_out procesador.v(173) " "Verilog HDL Implicit Net warning at procesador.v(173): created implicit net for \"pixel3_out\"" {  } { { "files/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel4_out procesador.v(174) " "Verilog HDL Implicit Net warning at procesador.v(174): created implicit net for \"pixel4_out\"" {  } { { "files/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/procesador.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_pll.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749439 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel1_out procesador.v(171) " "Verilog HDL Implicit Net warning at procesador.v(171): created implicit net for \"pixel1_out\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749440 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel2_out procesador.v(172) " "Verilog HDL Implicit Net warning at procesador.v(172): created implicit net for \"pixel2_out\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749440 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel3_out procesador.v(173) " "Verilog HDL Implicit Net warning at procesador.v(173): created implicit net for \"pixel3_out\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749440 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel4_out procesador.v(174) " "Verilog HDL Implicit Net warning at procesador.v(174): created implicit net for \"pixel4_out\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111749440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HPSFPGA " "Elaborating entity \"HPSFPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524111750208 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR HPSFPGA.vhd(11) " "VHDL Signal Declaration warning at HPSFPGA.vhd(11): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524111750249 "|HPSFPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga hps_fpga:u0 " "Elaborating entity \"hps_fpga\" for hierarchy \"hps_fpga:u0\"" {  } { { "HPSFPGA.vhd" "u0" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111750258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vectorial_processor_interface hps_fpga:u0\|vectorial_processor_interface:vp_0 " "Elaborating entity \"vectorial_processor_interface\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\"" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111750287 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address vectorial_processor_interface.vhd(8) " "VHDL Signal Declaration warning at vectorial_processor_interface.vhd(8): used implicit default value for signal \"address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524111750306 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "readData\[127..98\] vectorial_processor_interface.vhd(6) " "Using initial value X (don't care) for net \"readData\[127..98\]\" at vectorial_processor_interface.vhd(6)" {  } { { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 6 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111750310 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance " "Elaborating entity \"procesador\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\"" {  } { { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "processor_instance" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111750519 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 procesador.v(230) " "Verilog HDL assignment warning at procesador.v(230): truncated value with size 48 to match size of target (32)" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111750526 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 procesador.v(231) " "Verilog HDL assignment warning at procesador.v(231): truncated value with size 48 to match size of target (32)" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111750526 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchStage hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS " "Elaborating entity \"fetchStage\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "FS" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111750527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Sel_PC hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|Mux_Sel_PC:mPC " "Elaborating entity \"Mux_Sel_PC\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|Mux_Sel_PC:mPC\"" {  } { { "files/fetchStage.v" "mPC" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111750530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegPC hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|RegPC:rPC " "Elaborating entity \"RegPC\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|RegPC:rPC\"" {  } { { "files/fetchStage.v" "rPC" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111750532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcAdder hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|pcAdder:pcA " "Elaborating entity \"pcAdder\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|pcAdder:pcA\"" {  } { { "files/fetchStage.v" "pcA" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111750535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memInstruction hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI " "Elaborating entity \"memInstruction\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\"" {  } { { "files/fetchStage.v" "memI" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111750554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\"" {  } { { "files/memInstruction.v" "altsyncram_component" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\"" {  } { { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component " "Instantiated megafunction \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROMINS.mif " "Parameter \"init_file\" = \"ROMINS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751111 ""}  } { { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524111751111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ag1 " "Found entity 1: altsyncram_4ag1" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111751221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ag1 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated " "Elaborating entity \"altsyncram_4ag1\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDreg hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|IFIDreg:ifreg " "Elaborating entity \"IFIDreg\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|IFIDreg:ifreg\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "ifreg" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751271 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 IFIDreg.v(134) " "Verilog HDL assignment warning at IFIDreg.v(134): truncated value with size 4 to match size of target (3)" {  } { { "files/IFIDreg.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/IFIDreg.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751274 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|IFIDreg:ifreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoStage hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|decoStage:DS " "Elaborating entity \"decoStage\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|decoStage:DS\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "DS" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|decoStage:DS\|BancoRegistros:BR " "Elaborating entity \"BancoRegistros\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|decoStage:DS\|BancoRegistros:BR\"" {  } { { "files/decoStage.v" "BR" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/decoStage.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXreg hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|IDEXreg:idreg " "Elaborating entity \"IDEXreg\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|IDEXreg:idreg\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "idreg" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exeStage hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES " "Elaborating entity \"exeStage\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "ES" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxOperB hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|muxOperB:mB " "Elaborating entity \"muxOperB\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|muxOperB:mB\"" {  } { { "files/exeStage.v" "mB" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_operands hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_operands:ALU_OP " "Elaborating entity \"alu_operands\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_operands:ALU_OP\"" {  } { { "files/exeStage.v" "ALU_OP" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_operands.v(41) " "Verilog HDL assignment warning at alu_operands.v(41): truncated value with size 32 to match size of target (1)" {  } { { "files/alu_operands.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_operands.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751334 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_operands:ALU_OP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_operands.v(42) " "Verilog HDL assignment warning at alu_operands.v(42): truncated value with size 32 to match size of target (1)" {  } { { "files/alu_operands.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_operands.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751334 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_operands:ALU_OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pixel1 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_pixel1:mp1 " "Elaborating entity \"mux_pixel1\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_pixel1:mp1\"" {  } { { "files/exeStage.v" "mp1" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pixel1 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_pixel1:ap1 " "Elaborating entity \"alu_pixel1\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_pixel1:ap1\"" {  } { { "files/exeStage.v" "ap1" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel1.v(38) " "Verilog HDL assignment warning at alu_pixel1.v(38): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel1.v(42) " "Verilog HDL assignment warning at alu_pixel1.v(42): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_pixel1.v(35) " "Verilog HDL Case Statement warning at alu_pixel1.v(35): incomplete case statement has no default case item" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_bit alu_pixel1.v(35) " "Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable \"tmp_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg alu_pixel1.v(35) " "Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_overflow alu_pixel1.v(35) " "Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable \"tmp_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[0\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[1\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[2\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[3\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[4\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[5\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[6\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[7\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751340 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pixel2 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_pixel2:mp2 " "Elaborating entity \"mux_pixel2\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_pixel2:mp2\"" {  } { { "files/exeStage.v" "mp2" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pixel2 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_pixel2:ap2 " "Elaborating entity \"alu_pixel2\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_pixel2:ap2\"" {  } { { "files/exeStage.v" "ap2" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel2.v(38) " "Verilog HDL assignment warning at alu_pixel2.v(38): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751349 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel2.v(42) " "Verilog HDL assignment warning at alu_pixel2.v(42): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_pixel2.v(35) " "Verilog HDL Case Statement warning at alu_pixel2.v(35): incomplete case statement has no default case item" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_bit alu_pixel2.v(35) " "Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable \"tmp_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg alu_pixel2.v(35) " "Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_overflow alu_pixel2.v(35) " "Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable \"tmp_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[0\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[1\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[2\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[3\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[4\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[5\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[6\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[7\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751350 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pixel3 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_pixel3:mp3 " "Elaborating entity \"mux_pixel3\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_pixel3:mp3\"" {  } { { "files/exeStage.v" "mp3" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pixel3 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_pixel3:ap3 " "Elaborating entity \"alu_pixel3\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_pixel3:ap3\"" {  } { { "files/exeStage.v" "ap3" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751354 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel3.v(38) " "Verilog HDL assignment warning at alu_pixel3.v(38): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel3.v(42) " "Verilog HDL assignment warning at alu_pixel3.v(42): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_pixel3.v(35) " "Verilog HDL Case Statement warning at alu_pixel3.v(35): incomplete case statement has no default case item" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_bit alu_pixel3.v(35) " "Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable \"tmp_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg alu_pixel3.v(35) " "Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_overflow alu_pixel3.v(35) " "Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable \"tmp_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[0\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[1\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[2\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[3\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[4\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[5\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[6\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[7\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751356 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pixel4 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_pixel4:mp4 " "Elaborating entity \"mux_pixel4\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_pixel4:mp4\"" {  } { { "files/exeStage.v" "mp4" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pixel4 hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_pixel4:ap4 " "Elaborating entity \"alu_pixel4\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|alu_pixel4:ap4\"" {  } { { "files/exeStage.v" "ap4" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel4.v(38) " "Verilog HDL assignment warning at alu_pixel4.v(38): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel4.v(42) " "Verilog HDL assignment warning at alu_pixel4.v(42): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_pixel4.v(35) " "Verilog HDL Case Statement warning at alu_pixel4.v(35): incomplete case statement has no default case item" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_bit alu_pixel4.v(35) " "Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable \"tmp_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg alu_pixel4.v(35) " "Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_overflow alu_pixel4.v(35) " "Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable \"tmp_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[0\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[1\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[2\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[3\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[4\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[5\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751361 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[6\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751362 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[7\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751362 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat_pixels hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|concat_pixels:cp " "Elaborating entity \"concat_pixels\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|concat_pixels:cp\"" {  } { { "files/exeStage.v" "cp" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alu_concat hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_alu_concat:mux_al_c " "Elaborating entity \"mux_alu_concat\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|exeStage:ES\|mux_alu_concat:mux_al_c\"" {  } { { "files/exeStage.v" "mux_al_c" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/exeStage.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMreg hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|EXMEMreg:exreg " "Elaborating entity \"EXMEMreg\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|EXMEMreg:exreg\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "exreg" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memStage hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|memStage:MS " "Elaborating entity \"memStage\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|memStage:MS\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "MS" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751372 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_data memStage.v(9) " "Output port \"mem_data\" at memStage.v(9) has no driver" {  } { { "files/memStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memStage.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524111751373 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|memStage:MS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBreg hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|MEMWBreg:memreg " "Elaborating entity \"MEMWBreg\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|MEMWBreg:memreg\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "memreg" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbStage hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|wbStage:WS " "Elaborating entity \"wbStage\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|wbStage:WS\"" {  } { { "db/ip/hps_fpga/submodules/procesador.v" "WS" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Sel_Dat hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|wbStage:WS\|Mux_Sel_Dat:msd " "Elaborating entity \"Mux_Sel_Dat\" for hierarchy \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|wbStage:WS\|Mux_Sel_Dat:msd\"" {  } { { "files/wbStage.v" "msd" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/wbStage.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_hps_0 hps_fpga:u0\|hps_fpga_hps_0:hps_0 " "Elaborating entity \"hps_fpga_hps_0\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\"" {  } { { "db/ip/hps_fpga/hps_fpga.v" "hps_0" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_hps_0_fpga_interfaces hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"hps_fpga_hps_0_fpga_interfaces\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_hps_0.v" "fpga_interfaces" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_hps_0_hps_io hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io " "Elaborating entity \"hps_fpga_hps_0_hps_io\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_hps_0.v" "hps_io" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_hps_0_hps_io_border hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border " "Elaborating entity \"hps_fpga_hps_0_hps_io_border\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v" "border" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_hps_0_hps_io_border.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram.v" "pll" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751531 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_pll.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524111751533 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_pll.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524111751533 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram.v" "p0" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751537 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751557 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751561 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1524111751572 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111751572 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524111751572 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524111751572 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751574 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524111751577 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1524111751577 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751579 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524111751584 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524111751584 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524111751584 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524111751584 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111751818 ""}  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524111751818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111751890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111751890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111751907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram.v" "seq" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram.v" "c0" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752076 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111752086 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111752086 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111752086 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111752086 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111752086 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524111752086 "|HPSFPGA|hps_fpga:u0|hps_fpga_hps_0:hps_0|hps_fpga_hps_0_hps_io:hps_io|hps_fpga_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram.v" "oct" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"hps_fpga:u0\|hps_fpga_hps_0:hps_0\|hps_fpga_hps_0_hps_io:hps_io\|hps_fpga_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/hps_fpga/submodules/hps_sdram.v" "dll" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_interface hps_fpga:u0\|mem_interface:vectorial_mem_0 " "Elaborating entity \"mem_interface\" for hierarchy \"hps_fpga:u0\|mem_interface:vectorial_mem_0\"" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vectorial_mem_0" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752096 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "readData\[127..32\] mem_interface.vhd(6) " "Using initial value X (don't care) for net \"readData\[127..32\]\" at mem_interface.vhd(6)" {  } { { "db/ip/hps_fpga/submodules/mem_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd" 6 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111752097 "|HPSFPGA|hps_fpga:u0|mem_interface:vectorial_mem_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance " "Elaborating entity \"memory\" for hierarchy \"hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\"" {  } { { "db/ip/hps_fpga/submodules/mem_interface.vhd" "mem_instance" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/mem_interface.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\"" {  } { { "db/ip/hps_fpga/submodules/memory.v" "altsyncram_component" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\"" {  } { { "db/ip/hps_fpga/submodules/memory.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MEMDATA.mif " "Parameter \"init_file\" = \"MEMDATA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524111752110 ""}  } { { "db/ip/hps_fpga/submodules/memory.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/memory.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524111752110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08o1 " "Found entity 1: altsyncram_08o1" {  } { { "db/altsyncram_08o1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_08o1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111752240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111752240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_08o1 hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated " "Elaborating entity \"altsyncram_08o1\" for hierarchy \"hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111752320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111752320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_08o1.tdf" "decode3" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_08o1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/mux_ahb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524111752387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111752387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"hps_fpga:u0\|mem_interface:vectorial_mem_0\|memory:mem_instance\|altsyncram:altsyncram_component\|altsyncram_08o1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_08o1.tdf" "mux2" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_08o1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0 hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"hps_fpga_mm_interconnect_0\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/hps_fpga/hps_fpga.v" "mm_interconnect_0" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vp_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vp_0_avalon_master_translator\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "vp_0_avalon_master_translator" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vectorial_mem_0_avalon_slave_0_translator\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "vectorial_mem_0_avalon_slave_0_translator" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vp_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vp_0_avalon_master_agent\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "vp_0_avalon_master_agent" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "vectorial_mem_0_avalon_slave_0_agent" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:vectorial_mem_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "vectorial_mem_0_avalon_slave_0_agent_rsp_fifo" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:vectorial_mem_0_avalon_slave_0_agent_rdata_fifo\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "vectorial_mem_0_avalon_slave_0_agent_rdata_fifo" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_router hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_router:router " "Elaborating entity \"hps_fpga_mm_interconnect_0_router\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_router:router\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "router" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_router_default_decode hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_router:router\|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"hps_fpga_mm_interconnect_0_router_default_decode\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_router:router\|hps_fpga_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_router_003 hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"hps_fpga_mm_interconnect_0_router_003\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "router_003" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_router_003_default_decode hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_router_003:router_003\|hps_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"hps_fpga_mm_interconnect_0_router_003_default_decode\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_router_003:router_003\|hps_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "vectorial_mem_0_avalon_slave_0_burst_adapter" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:vectorial_mem_0_avalon_slave_0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_cmd_demux hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"hps_fpga_mm_interconnect_0_cmd_demux\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "cmd_demux" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_cmd_mux hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"hps_fpga_mm_interconnect_0_cmd_mux\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "cmd_mux" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 904 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_rsp_demux hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"hps_fpga_mm_interconnect_0_rsp_demux\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "rsp_demux" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_rsp_mux hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"hps_fpga_mm_interconnect_0_rsp_mux\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "rsp_mux" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_avalon_st_adapter hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"hps_fpga_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0.v" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"hps_fpga:u0\|hps_fpga_mm_interconnect_0:mm_interconnect_0\|hps_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|hps_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/hps_fpga_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller hps_fpga:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"hps_fpga:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/hps_fpga/hps_fpga.v" "rst_controller" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/hps_fpga/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer hps_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"hps_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/hps_fpga/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111752653 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_read " "Net \"hps_fpga:u0\|vp_0_avalon_master_read\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_read" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 62 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[127\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[127\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[127\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[126\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[126\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[126\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[125\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[125\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[125\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[124\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[124\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[124\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[123\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[123\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[123\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[122\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[122\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[122\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[121\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[121\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[121\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[120\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[120\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[120\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[119\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[119\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[119\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[118\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[118\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[118\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[117\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[117\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[117\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[116\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[116\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[116\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[115\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[115\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[115\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[114\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[114\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[114\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[113\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[113\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[113\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[112\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[112\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[112\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[111\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[111\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[111\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[110\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[110\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[110\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[109\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[109\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[109\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[108\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[108\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[108\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[107\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[107\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[107\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[106\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[106\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[106\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[105\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[105\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[105\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[104\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[104\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[104\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[103\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[103\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[103\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[102\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[102\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[102\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[101\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[101\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[101\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[100\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[100\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[100\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[99\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[99\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[99\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[98\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[98\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[98\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[97\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[97\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[97\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[96\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[96\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[96\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[95\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[95\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[95\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[94\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[94\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[94\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[93\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[93\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[93\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[92\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[92\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[92\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[91\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[91\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[91\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[90\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[90\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[90\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[89\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[89\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[89\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[88\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[88\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[88\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[87\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[87\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[87\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[86\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[86\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[86\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[85\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[85\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[85\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[84\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[84\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[84\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[83\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[83\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[83\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[82\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[82\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[82\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[81\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[81\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[81\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[80\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[80\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[80\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[79\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[79\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[79\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[78\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[78\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[78\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[77\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[77\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[77\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[76\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[76\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[76\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[75\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[75\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[75\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[74\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[74\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[74\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[73\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[73\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[73\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[72\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[72\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[72\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[71\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[71\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[71\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[70\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[70\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[70\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[69\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[69\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[69\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[68\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[68\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[68\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[67\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[67\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[67\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[66\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[66\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[66\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[65\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[65\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[65\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[64\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[64\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[64\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[63\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[63\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[63\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[62\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[62\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[62\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[61\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[61\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[61\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[60\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[60\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[60\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[59\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[59\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[59\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[58\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[58\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[58\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[57\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[57\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[57\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[56\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[56\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[56\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[55\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[55\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[55\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[54\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[54\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[54\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[53\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[53\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[53\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[52\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[52\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[52\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[51\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[51\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[51\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[50\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[50\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[50\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[49\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[49\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[49\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[48\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[48\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[48\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[47\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[47\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[47\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[46\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[46\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[46\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[45\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[45\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[45\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[44\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[44\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[44\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[43\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[43\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[43\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[42\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[42\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[42\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[41\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[41\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[41\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[40\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[40\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[40\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[39\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[39\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[39\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[38\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[38\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[38\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[37\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[37\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[37\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[36\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[36\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[36\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[35\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[35\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[35\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[34\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[34\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[34\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[33\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[33\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[33\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[32\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[32\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[32\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[31\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[31\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[31\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[30\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[30\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[30\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[29\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[29\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[29\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[28\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[28\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[28\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[27\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[27\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[27\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[26\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[26\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[26\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[25\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[25\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[25\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[24\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[24\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[24\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[23\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[23\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[23\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[22\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[22\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[22\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[21\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[21\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[21\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[20\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[20\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[20\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[19\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[19\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[19\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[18\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[18\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[18\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[17\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[17\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[17\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[16\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[16\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[16\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[15\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[15\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[15\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[14\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[14\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[14\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[13\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[13\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[13\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[12\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[12\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[12\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[11\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[11\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[11\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[10\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[10\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[10\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[9\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[9\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[9\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[8\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[8\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[8\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[7\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[7\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[7\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[6\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[6\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[6\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[5\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[5\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[5\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[4\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[4\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[4\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[3\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[3\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[3\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[2\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[2\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[2\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[1\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[1\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[1\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_writedata\[0\] " "Net \"hps_fpga:u0\|vp_0_avalon_master_writedata\[0\]\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_writedata\[0\]" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 64 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "hps_fpga:u0\|vp_0_avalon_master_write " "Net \"hps_fpga:u0\|vp_0_avalon_master_write\" is missing source, defaulting to GND" {  } { { "db/ip/hps_fpga/hps_fpga.v" "vp_0_avalon_master_write" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 65 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1524111755432 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1524111755432 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[0\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[1\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[2\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[3\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[4\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[5\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[6\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[7\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[8\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[9\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[10\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[11\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 265 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[12\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[13\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[14\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 328 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[15\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[16\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[17\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[18\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[19\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[20\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[21\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[22\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[23\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[24\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 538 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[25\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 559 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[26\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 580 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[27\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[28\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[29\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 643 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[30\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 664 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[31\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[32\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[33\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 727 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[34\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 748 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[35\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 769 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[36\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[36\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 790 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[37\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[37\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[38\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[38\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 832 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[39\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[39\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 853 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[40\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[40\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[41\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[41\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 895 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[42\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[42\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[43\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[43\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[44\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[44\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 958 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[45\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[45\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 979 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[46\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[46\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 1000 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[47\] " "Synthesized away node \"hps_fpga:u0\|vectorial_processor_interface:vp_0\|procesador:processor_instance\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\|q_a\[47\]\"" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/altsyncram_4ag1.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "/home/malkam03/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "files/memInstruction.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/memInstruction.v" 81 0 0 } } { "files/fetchStage.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/files/fetchStage.v" 43 0 0 } } { "db/ip/hps_fpga/submodules/procesador.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/procesador.v" 83 0 0 } } { "db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/submodules/vectorial_processor_interface.vhd" 21 0 0 } } { "db/ip/hps_fpga/hps_fpga.v" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/db/ip/hps_fpga/hps_fpga.v" 118 0 0 } } { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111756861 "|HPSFPGA|hps_fpga:u0|vectorial_processor_interface:vp_0|procesador:processor_instance|fetchStage:FS|memInstruction:memI|altsyncram:altsyncram_component|altsyncram_4ag1:auto_generated|ram_block1a47"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1524111756861 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1524111756861 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "38 " "38 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524111760061 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_CONV_USB_N " "bidirectional pin \"HPS_CONV_USB_N\" has no driver" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524111760234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_ENET_INT_N " "bidirectional pin \"HPS_ENET_INT_N\" has no driver" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524111760234 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_KEY " "bidirectional pin \"HPS_KEY\" has no driver" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 39 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1524111760234 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1524111760234 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 42 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1524111760994 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1524111760994 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524111760996 "|HPSFPGA|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524111760996 "|HPSFPGA|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524111760996 "|HPSFPGA|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524111760996 "|HPSFPGA|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524111760996 "|HPSFPGA|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524111760996 "|HPSFPGA|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524111760996 "|HPSFPGA|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HPSFPGA.vhd" "" { Text "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/HPSFPGA.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524111760996 "|HPSFPGA|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524111760996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111761304 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1649 " "1649 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524111762219 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "hps_fpga_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"hps_fpga_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111762722 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ghrd_top 592 " "Ignored 592 assignments for entity \"ghrd_top\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[15\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[16\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[17\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[18\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[19\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[20\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[21\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[22\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[23\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[24\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[25\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[26\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[27\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[28\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[29\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[30\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[31\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DIN -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_DOUT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_SCLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCDAT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_ADCLRCK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_BCLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACDAT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_DACLRCK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to AUD_XCK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK2_50 -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK3_50 -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK4_50 -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to CLOCK_50 -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_LDQM -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_UDQM -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FAN_CTRL -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SCLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to FPGA_I2C_SDAT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[15\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[16\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[17\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[18\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[19\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[20\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[21\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[22\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[23\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[24\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[25\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[26\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[27\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[28\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[29\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[30\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[31\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[32\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[33\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[34\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[35\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_0\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[15\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[16\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[17\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[18\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[19\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[20\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[21\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[22\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[23\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[24\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[25\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[26\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[27\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[28\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[29\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[30\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[31\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[32\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[33\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[34\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[35\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO_1\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_CONV_USB_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ADDR\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_BA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CAS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CKE -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_CK_P -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_CS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DM\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_N\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"DIFFERENTIAL 1.5-V SSTL CLASS I\" -to HPS_DDR3_DQS_P\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[15\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[16\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[17\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[18\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[19\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[20\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[21\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[22\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[23\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[24\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[25\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[26\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[27\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[28\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[29\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[30\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[31\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_DQ\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_ODT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RAS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RESET_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_RZQ -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"SSTL-15 CLASS I\" -to HPS_DDR3_WE_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_GTX_CLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_INT_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDC -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_MDIO -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_CLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DATA\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_RX_DV -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_DATA\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_ENET_TX_EN -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DATA\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_DCLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_FLASH_NCSO -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_GSENSOR_INT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SCLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C1_SDAT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SCLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C2_SDAT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_I2C_CONTROL -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_KEY -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LED -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_LTC_GPIO -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_CMD -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SD_DATA\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_CLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MISO -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_MOSI -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_SPIM_SS -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_RX -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_UART_TX -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_CLKOUT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DATA\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_DIR -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_NXT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HPS_USB_STP -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_RXD -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to IRDA_TXD -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to KEY\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_CLK2 -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to PS2_DAT2 -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_CLK27 -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_DATA\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_HS -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_RESET_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to TD_VS -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_BLANK_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_CLK -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_SYNC_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity ghrd_top " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|pll0\|fbout -entity ghrd_top " "Assignment for entity set_instance_assignment -name PLL_COMPENSATION_MODE DIRECT -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|pll0\|fbout -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].read_capture_clk_buffer -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].read_capture_clk_buffer -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].read_capture_clk_buffer -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].read_capture_clk_buffer -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].read_capture_clk_buffer -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].read_capture_clk_buffer -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].read_capture_clk_buffer -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].read_capture_clk_buffer -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_wraddress\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uread_datapath\|reset_n_fifo_write_side\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|ureset\|phy_reset_mem_stable_n -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|ureset\|phy_reset_mem_stable_n -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|ureset\|phy_reset_n -entity ghrd_top " "Assignment for entity set_instance_assignment -name GLOBAL_SIGNAL OFF -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|ureset\|phy_reset_n -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ADDR\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_BA\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CAS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CKE -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_CS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_ODT -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RAS_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_RESET_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW \"MAXIMUM CURRENT\" -to HPS_DDR3_WE_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name INPUT_TERMINATION \"PARALLEL 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITHOUT CALIBRATION\" -to HPS_DDR3_CK_P -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DM\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_N\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQS_P\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[0\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[10\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[11\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[12\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[13\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[14\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[15\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[16\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[17\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[18\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[19\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[1\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[20\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[21\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[22\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[23\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[24\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[25\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[26\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[27\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[28\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[29\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[2\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[30\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[31\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[3\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[4\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[5\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[6\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[7\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[8\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity ghrd_top " "Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION \"SERIES 50 OHM WITH CALIBRATION\" -to HPS_DDR3_DQ\[9\] -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity ghrd_top " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity ghrd_top " "Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst -entity ghrd_top " "Assignment for entity set_instance_assignment -name ENABLE_BENEFICIAL_SKEW_OPTIMIZATION_FOR_NON_GLOBAL_CLOCKS ON -to u0\|hps_0\|hps_io\|border\|hps_sdram_inst -entity ghrd_top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763624 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ghrd_top -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1524111763625 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1524111763624 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/output_files/HPSFPGA.map.smsg " "Generated suppressed messages file /home/malkam03/Documents/TEC-CR/Arquitectura_de_Computadores_II/Projects/First_Project/Driver/output_files/HPSFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111763908 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "10 0 0 0 0 " "Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524111766535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524111766535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1689 " "Implemented 1689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524111767860 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524111767860 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "57 " "Implemented 57 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1524111767860 ""} { "Info" "ICUT_CUT_TM_LCELLS" "670 " "Implemented 670 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524111767860 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524111767860 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1524111767860 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524111767860 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 909 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 909 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1317 " "Peak virtual memory: 1317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524111767950 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 22:22:47 2018 " "Processing ended: Wed Apr 18 22:22:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524111767950 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:58 " "Elapsed time: 00:02:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524111767950 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:01 " "Total CPU time (on all processors): 00:05:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524111767950 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524111767950 ""}
