Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Aug 13 18:57:26 2018
| Host         : A00134636 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file rs232_timing_summary_routed.rpt -warn_on_violation -rpx rs232_timing_summary_routed.rpx
| Design       : rs232
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.488        0.000                      0                   45        0.223        0.000                      0                   45        4.500        0.000                       0                    38  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.488        0.000                      0                   45        0.223        0.000                      0                   45        4.500        0.000                       0                    38  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.488ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.488ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.477ns  (logic 1.242ns (22.675%)  route 4.235ns (77.325%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.609     5.130    clock_IBUF_BUFG
    SLICE_X6Y71          FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y71          FDRE (Prop_fdre_C_Q)         0.518     5.648 r  counter_reg[6]/Q
                         net (fo=16, routed)          1.447     7.095    counter_reg_n_0_[6]
    SLICE_X0Y72          LUT2 (Prop_lut2_I1_O)        0.150     7.245 f  FSM_sequential_i[1]_i_5/O
                         net (fo=3, routed)           0.961     8.206    FSM_sequential_i[1]_i_5_n_0
    SLICE_X3Y74          LUT6 (Prop_lut6_I0_O)        0.326     8.532 f  FSM_sequential_i[1]_i_7/O
                         net (fo=2, routed)           0.472     9.005    FSM_sequential_i[1]_i_7_n_0
    SLICE_X4Y72          LUT6 (Prop_lut6_I1_O)        0.124     9.129 f  FSM_sequential_i[0]_i_3/O
                         net (fo=26, routed)          1.355    10.483    p_0_in
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.124    10.607 r  counter[19]_i_1/O
                         net (fo=1, routed)           0.000    10.607    counter[19]
    SLICE_X4Y74          FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.490    14.831    clock_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.271    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.029    15.096    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                  4.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 FSM_sequential_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.231%)  route 0.170ns (47.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.584     1.467    clock_IBUF_BUFG
    SLICE_X3Y70          FDRE                                         r  FSM_sequential_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  FSM_sequential_i_reg[1]/Q
                         net (fo=73, routed)          0.170     1.778    i[1]
    SLICE_X2Y70          LUT4 (Prop_lut4_I0_O)        0.045     1.823 r  LED[4]_i_2/O
                         net (fo=1, routed)           0.000     1.823    LED[4]_i_2_n_0
    SLICE_X2Y70          FDRE                                         r  LED_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.852     1.980    clock_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  LED_reg[4]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y70          FDRE (Hold_fdre_C_D)         0.120     1.600    LED_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y71    LED_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y70    FSM_sequential_i_reg[1]/C



