{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681144874311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681144874312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 10 12:41:14 2023 " "Processing started: Mon Apr 10 12:41:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681144874312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681144874312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audio_codec -c audio_codec " "Command: quartus_map --read_settings_files=on --write_settings_files=off audio_codec -c audio_codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681144874312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681144875638 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681144875638 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" tone_generator.sv(71) " "Verilog HDL syntax error at tone_generator.sv(71) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tone_generator.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/tone_generator.sv" 71 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918028 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" tone_generator.sv(72) " "Verilog HDL syntax error at tone_generator.sv(72) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tone_generator.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/tone_generator.sv" 72 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918029 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" tone_generator.sv(73) " "Verilog HDL syntax error at tone_generator.sv(73) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tone_generator.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/tone_generator.sv" 73 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918029 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" tone_generator.sv(74) " "Verilog HDL syntax error at tone_generator.sv(74) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tone_generator.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/tone_generator.sv" 74 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918029 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" tone_generator.sv(75) " "Verilog HDL syntax error at tone_generator.sv(75) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tone_generator.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/tone_generator.sv" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918029 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tone_generator tone_generator.sv(1) " "Ignored design unit \"tone_generator\" at tone_generator.sv(1) due to previous errors" {  } { { "tone_generator.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/tone_generator.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681144918030 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \"property\" tone_generator.sv(142) " "Verilog HDL syntax error at tone_generator.sv(142) near text: \"(\";  expecting \"property\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tone_generator.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/tone_generator.sv" 142 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918030 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tone_generator_tb tone_generator.sv(84) " "Ignored design unit \"tone_generator_tb\" at tone_generator.sv(84) due to previous errors" {  } { { "tone_generator.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/tone_generator.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681144918031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tone_generator.sv 0 0 " "Found 0 design units, including 0 entities, in source file tone_generator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681144918032 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \"(\" audio_codec.sv(93) " "Verilog HDL syntax error at audio_codec.sv(93) near text: \"@\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 93 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918035 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \"(\" audio_codec.sv(94) " "Verilog HDL syntax error at audio_codec.sv(94) near text: \"@\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 94 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918036 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \"(\" audio_codec.sv(95) " "Verilog HDL syntax error at audio_codec.sv(95) near text: \"@\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 95 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918036 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \"(\" audio_codec.sv(96) " "Verilog HDL syntax error at audio_codec.sv(96) near text: \"@\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 96 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918036 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"@\";  expecting \"(\" audio_codec.sv(97) " "Verilog HDL syntax error at audio_codec.sv(97) near text: \"@\";  expecting \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 97 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918036 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "audio_codec audio_codec.sv(1) " "Ignored design unit \"audio_codec\" at audio_codec.sv(1) due to previous errors" {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681144918037 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"/\";  expecting \";\" audio_codec.sv(137) " "Verilog HDL syntax error at audio_codec.sv(137) near text: \"/\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918037 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "audio_codec_tb1 audio_codec.sv(112) " "Ignored design unit \"audio_codec_tb1\" at audio_codec.sv(112) due to previous errors" {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 112 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681144918037 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "audio_codec_tb2 audio_codec.sv(172) " "Ignored design unit \"audio_codec_tb2\" at audio_codec.sv(172) due to previous errors" {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 172 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681144918037 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \",\" audio_codec.sv(275) " "Verilog HDL syntax error at audio_codec.sv(275) near text: \".\";  expecting \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 275 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918038 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \",\" audio_codec.sv(276) " "Verilog HDL syntax error at audio_codec.sv(276) near text: \".\";  expecting \",\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 276 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1681144918038 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "audio_codec_tb3 audio_codec.sv(234) " "Ignored design unit \"audio_codec_tb3\" at audio_codec.sv(234) due to previous errors" {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 234 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681144918038 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "audio_codec_tb audio_codec.sv(297) " "Ignored design unit \"audio_codec_tb\" at audio_codec.sv(297) due to previous errors" {  } { { "audio_codec.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_codec.sv" 297 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1681144918038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec.sv 0 0 " "Found 0 design units, including 0 entities, in source file audio_codec.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681144918039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_fifo " "Found entity 1: audio_fifo" {  } { { "audio_fifo.v" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/audio_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681144918047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681144918047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_reset " "Found entity 1: debounce_reset" {  } { { "debounce_reset.sv" "" { Text "C:/Users/sefun/Dev/digital_desgin_2/project2/Proj2/debounce_reset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681144918051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681144918051 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 21 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 21 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681144918186 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 10 12:41:58 2023 " "Processing ended: Mon Apr 10 12:41:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681144918186 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681144918186 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681144918186 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681144918186 ""}
