/*
 * Copyright (c) 2020 TriaGnoSys GmbH
 * Copyright (c) 2026 Ezurio LLC
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include <zephyr/dt-bindings/input/input-event-codes.h>
#include <zephyr/dt-bindings/regulator/silabs_dcdc.h>
#include <zephyr/dt-bindings/pwm/pwm.h>
#include "lyra_24_dvk-pinctrl.dtsi"

/ {
	chosen {
		zephyr,bt-hci = &bt_hci_silabs;
		zephyr,code-partition = &slot0_partition;
		zephyr,console = &usart0;
		zephyr,flash = &flash0;
		zephyr,shell-uart = &usart0;
		zephyr,sram = &sram0;
		zephyr,uart-pipe = &usart0;
	};

	aliases {
		led0 = &led0;
		pwm-led0 = &pwm_led0;
		sw0 = &button0;
		watchdog0 = &wdog0;
	};

	leds {
		compatible = "gpio-leds";

		led0: led_0 {
			gpios = <&gpioa 8 GPIO_ACTIVE_LOW>;
		};
	};

	pwmleds {
		compatible = "pwm-leds";

		pwm_led0: pwm_led_0 {
			pwms = <&timer0_pwm 0 PWM_MSEC(20) PWM_POLARITY_INVERTED>;
		};
	};

	buttons {
		compatible = "gpio-keys";

		button0: button_0 {
			gpios = <&gpioc 7 GPIO_ACTIVE_LOW>;
			zephyr,code = <INPUT_KEY_0>;
		};
	};

	mikrobus_header: mikrobus-connector {
		compatible = "mikro-bus";
		#gpio-cells = <2>;
		gpio-map-mask = <0xffffffff 0>;
		gpio-map-pass-thru = <0 GPIO_DT_FLAGS_MASK>;
		gpio-map = <0 0 &gpiob 0 0>,  /* AN   */
			   <1 0 &gpioc 6 0>,  /* RST  */
			   <2 0 &gpioc 3 0>,  /* CS   */
			   <3 0 &gpioc 2 0>,  /* SCK  */
			   <4 0 &gpioc 5 0>,  /* MISO */
			   <5 0 &gpioc 4 0>,  /* MOSI */
			   <6 0 &gpiob 4 0>,  /* PWM  */
			   <7 0 &gpiob 3 0>,  /* INT  */
			   <8 0 &gpiob 2 0>,  /* RX   */
			   <9 0 &gpiob 1 0>,  /* TX   */
			   <10 0 &gpiod 2 0>, /* SCL  */
			   <11 0 &gpiod 3 0>; /* SDA  */
	};

	qwiic_connector: stemma-qt-connector {
		compatible = "stemma-qt-connector";
		#gpio-cells = <2>;
		gpio-map-mask = <0xffffffff 0>;
		gpio-map-pass-thru = <0 GPIO_DT_FLAGS_MASK>;
		gpio-map = <0 0 &gpiod 2 0>, /* SCL */
			   <1 0 &gpiod 3 0>; /* SDA */
	};

	mikrobus_adc: zephyr,user {
		io-channels = <&adc0 0>;
	};
};

&em23grpaclk {
	clocks = <&lfxo>;
};

&em4grpaclk {
	clocks = <&lfxo>;
};

&sysrtcclk {
	clocks = <&lfxo>;
};

&wdog0clk {
	clocks = <&lfxo>;
};

&wdog1clk {
	clocks = <&lfxo>;
};

&cpu0 {
	clock-frequency = <39000000>;
};

&hfrcodpll {
	clock-frequency = <DT_FREQ_M(39)>;
	clocks = <&hfxo>;
	dpll-autorecover;
	dpll-edge = "fall";
	dpll-lock = "phase";
	dpll-m = <3839>;
	dpll-n = <3839>;
};

&hfxo {
	ctune = <140>;
	precision = <50>;
	status = "okay";
};

&lfxo {
	status = "okay";
	ctune = <63>;
	precision = <50>;
};

&gpio {
	status = "okay";
};

&gpioa {
	status = "okay";
};

&gpiob {
	status = "okay";
};

&gpioc {
	status = "okay";
};

&gpiod {
	status = "okay";
};

&timer0 {
	status = "okay";

	timer0_pwm: pwm {
		pinctrl-0 = <&timer0_default>;
		pinctrl-names = "default";
		status = "okay";
	};
};

&usart0 {
	current-speed = <115200>;
	pinctrl-0 = <&usart0_default>;
	pinctrl-names = "default";
	status = "okay";
};

&dcdc {
	regulator-boot-on;
	regulator-initial-mode = <SILABS_DCDC_MODE_BUCK>;
	status = "okay";
};

&eusart1 {
	compatible = "silabs,eusart-spi";
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-0 = <&eusart1_default>;
	pinctrl-names = "default";
	status = "okay";
};

&sysrtc0 {
	status = "okay";
};

&adc0 {
	status = "okay";
};

&vdac0 {
	status = "okay";
};

&vdac1 {
	status = "okay";
};

&i2c0 {
	pinctrl-0 = <&i2c0_default>;
	pinctrl-names = "default";
	status = "okay";
};

&wdog0 {
	status = "okay";
};

&eusart0 {
	compatible = "silabs,eusart-uart";
	pinctrl-0 = <&eusart0_default>;
	pinctrl-names = "default";
	status = "okay";
};

&se {
	status = "okay";
};

&itm {
	pinctrl-0 = <&itm_default>;
	pinctrl-names = "default";
	swo-ref-frequency = <DT_FREQ_M(39)>;
};

&bt_hci_silabs {
	status = "okay";
};

&pti {
	pinctrl-0 = <&pti_default>;
	pinctrl-names = "default";
};

mikrobus_i2c: &i2c0 {};

mikrobus_spi: &eusart1 {};

mikrobus_uart: &eusart0 {};

zephyr_i2c: &i2c0 {};

zephyr_spi: &eusart1 {};

&flash0 {
	partitions {
		compatible = "fixed-partitions";
		#address-cells = <1>;
		#size-cells = <1>;

		/* Reserve 48 kB for the bootloader */
		boot_partition: partition@0 {
			reg = <0x0 DT_SIZE_K(48)>;
			label = "mcuboot";
			read-only;
		};

		/* Reserve 728 kB for the application in slot 0 */
		slot0_partition: partition@c000 {
			reg = <0x0000c000 DT_SIZE_K(728)>;
			label = "image-0";
		};

		/* Reserve 728 kB for the application in slot 1 */
		slot1_partition: partition@c2000 {
			reg = <0x000c2000 DT_SIZE_K(728)>;
			label = "image-1";
		};

		/* Set 32 kB of storage at the end of the 1536 kB of flash */
		storage_partition: partition@178000 {
			reg = <0x00178000 DT_SIZE_K(32)>;
			label = "storage";
		};
	};
};
