#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Dec 27 21:32:15 2021
# Process ID: 14740
# Current directory: C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4056 C:\Users\juan_\Documents\FPGA\IPD432\T3_PRO_OP_PIPE\T3_PRO_OP_PIPE.xpr
# Log file: C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/vivado.log
# Journal file: C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.xpr
file mkdir C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_tx.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_tx.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/display.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_send32.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_rx.v
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_tx.v w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_tx.v
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/data_sync.v w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/data_sync.v
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/unsigned_to_bcd.v w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/unsigned_to_bcd.v
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_RX_Logic.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_RX_Logic.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/fsm_rx_data_in.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/uart_baud_tick_gen.v
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/CommandDecoder.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/CommandDecoder.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_TX_Logic.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/UART_TX_Logic.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/clk_divider.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/clk_divider.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/TOP.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/TOP.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/ProcessingCore.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/ProcessingCore.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/BRAM.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/BRAM.sv
update_compile_order -fileset sources_1
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/add.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/add.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/adder_tree.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/adder_tree.sv
close [ open C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/add_pairs.sv w ]
add_files C:/Users/juan_/Documents/FPGA/IPD432/T3_PRO_OP_PIPE/T3_PRO_OP_PIPE.srcs/sources_1/new/add_pairs.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
