

#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
12 gated/generated clock tree(s) driving 28 clock pin(s) of sequential element(s)
14 instances converted, 28 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
@K:CKID0013       LCD01.OS00.OSCInst0     OSCH                   36         LCD04.ENcw     
===========================================================================================
================================================================================= Gated/Generated Clocks =================================================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance         Explanation                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       LCD05.un2_incontw                     ORCALUT4               8          LCD05.outwordw_1[0]     No generated or derived clock directive on output of sequential instance
@K:CKID0002       LCD04.outcontcw_1[4]                  FD1P3IX                1          LCD05.outFlagw          No generated or derived clock directive on output of sequential instance
@K:CKID0003       LCD03.outWordc_1_RNO[3]               ORCALUT4               1          LCD03.outWordc_1[3]     No clocks found on inputs                                               
@K:CKID0004       LCD06.pbuff.un2_inflagbuffwrite       ORCALUT4               10         LCD06.ENbb              No clocks found on inputs                                               
@K:CKID0005       LCD03.un1_inflagc_2_0_a3              ORCALUT4               1          LCD03.outFlagc          No clocks found on inputs                                               
@K:CKID0006       LCD03.un1_inflagc_3_0_a3              ORCALUT4               1          LCD03.outWordc_1[7]     No clocks found on inputs                                               
@K:CKID0007       LCD03.outWordc_1_RNO[1]               ORCALUT4               1          LCD03.outWordc_1[1]     No clocks found on inputs                                               
@K:CKID0008       LCD03.un1_resetc_16_i_a2_RNIFKM01     ORCALUT4               1          LCD03.outWordc_1[2]     No clocks found on inputs                                               
@K:CKID0009       LCD03.outWordc_1_RNO[0]               ORCALUT4               1          LCD03.outWordc_1[0]     No clocks found on inputs                                               
@K:CKID0010       LCD03.outWordc_1_RNO[5]               ORCALUT4               1          LCD03.outWordc_1[5]     No clocks found on inputs                                               
@K:CKID0011       LCD03.outWordc_1_RNO[4]               ORCALUT4               1          LCD03.outWordc_1[4]     No clocks found on inputs                                               
@K:CKID0012       LCD03.ENc_RNO                         ORCALUT4               1          LCD03.ENc               No clocks found on inputs                                               
==========================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

