// Seed: 626375550
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8, id_9;
  assign id_6 = -1'b0;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    output tri id_3,
    output wand id_4,
    input wire id_5,
    output wor id_6,
    input wor id_7,
    output uwire id_8,
    output uwire id_9,
    input uwire id_10,
    input supply0 id_11,
    input tri id_12,
    output tri id_13,
    input supply1 id_14,
    input wire id_15
);
  wire \id_17 ;
  module_0 modCall_1 (
      \id_17 ,
      \id_17 ,
      \id_17 ,
      \id_17 ,
      \id_17 ,
      \id_17 ,
      \id_17
  );
  id_18(
      1'd0, id_10
  );
endmodule
