Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LFSR_behav xil_defaultlib.LFSR -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'mux2to1' remains a black box since it has no binding entity [C:/Users/Ashley Bjrs/AppData/Roaming/Xilinx/Vivado/DVA494/Lab3/Step2/Step2/Step2.srcs/sources_1/new/LFSR.vhd:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture arch_dff of entity xil_defaultlib.DFF [dff_default]
Compiling architecture arch_shiftreg of entity xil_defaultlib.ShiftReg [shiftreg_default]
Compiling architecture arch_lfsr of entity xil_defaultlib.lfsr
Built simulation snapshot LFSR_behav
