

================================================================
== Vitis HLS Report for 'store_block_C_proc485'
================================================================
* Date:           Tue Sep  5 22:42:39 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.113 us | 0.113 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- store_block_C_L  |       32|       32|         3|          2|          1|    16|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0_V_V9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1_V_V10, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2_V_V11, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3_V_V12, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %jj, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %ii, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%ii_read = read i2 @_ssdm_op_Read.ap_fifo.i2P, i2 %ii" [gemm_systolic_array.cpp:65]   --->   Operation 12 'read' 'ii_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (1.21ns)   --->   "%jj_read = read i2 @_ssdm_op_Read.ap_fifo.i2P, i2 %jj" [gemm_systolic_array.cpp:66]   --->   Operation 13 'read' 'jj_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_3_V_V12, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_2_V_V11, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_1_V_V10, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %block_C_drainer_0_V_V9, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %ii_read, i2" [gemm_systolic_array.cpp:65]   --->   Operation 18 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %jj_read, i2" [gemm_systolic_array.cpp:66]   --->   Operation 19 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.60ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5, void %entry, i5 %add_ln84_2, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.i.i" [gemm_systolic_array.cpp:84]   --->   Operation 21 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i = phi i3, void %entry, i3 %select_ln84_1, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.i.i" [gemm_systolic_array.cpp:84]   --->   Operation 22 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j = phi i3, void %entry, i3 %add_ln86, void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.i.i" [gemm_systolic_array.cpp:86]   --->   Operation 23 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:86]   --->   Operation 24 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.63ns)   --->   "%icmp_ln84 = icmp_eq  i5 %indvar_flatten, i5" [gemm_systolic_array.cpp:84]   --->   Operation 25 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.34ns)   --->   "%add_ln84_2 = add i5 %indvar_flatten, i5" [gemm_systolic_array.cpp:84]   --->   Operation 26 'add' 'add_ln84_2' <Predicate = true> <Delay = 0.34> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.reset, void %.exit" [gemm_systolic_array.cpp:84]   --->   Operation 27 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.26ns)   --->   "%add_ln84 = add i3, i3 %i" [gemm_systolic_array.cpp:84]   --->   Operation 28 'add' 'add_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.26> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.49ns)   --->   "%icmp_ln86 = icmp_eq  i3 %j, i3" [gemm_systolic_array.cpp:86]   --->   Operation 29 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.49> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln84 = select i1 %icmp_ln86, i3, i3 %j" [gemm_systolic_array.cpp:84]   --->   Operation 30 'select' 'select_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.27ns)   --->   "%select_ln84_1 = select i1 %icmp_ln86, i3 %add_ln84, i3 %i" [gemm_systolic_array.cpp:84]   --->   Operation 31 'select' 'select_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.27> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i3 %select_ln84_1" [gemm_systolic_array.cpp:84]   --->   Operation 32 'trunc' 'trunc_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i3 %select_ln84_1" [gemm_systolic_array.cpp:84]   --->   Operation 33 'zext' 'zext_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.33ns)   --->   "%add_ln84_1 = add i4 %zext_ln84, i4 %tmp" [gemm_systolic_array.cpp:84]   --->   Operation 34 'add' 'add_ln84_1' <Predicate = (!icmp_ln84)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.65ns)   --->   "%switch_ln92 = switch i2 %trunc_ln84, void %branch3.i.i, i2, void %branch0.i.i, i2, void %branch1.i.i, i2, void %branch2.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 35 'switch' 'switch_ln92' <Predicate = (!icmp_ln84)> <Delay = 0.65>

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln84_1, i4"   --->   Operation 36 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %add_ln84_1, i2"   --->   Operation 37 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln657 = zext i6 %tmp_5"   --->   Operation 38 'zext' 'zext_ln657' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.48ns)   --->   "%sub_ln657 = sub i8 %tmp_4, i8 %zext_ln657"   --->   Operation 39 'sub' 'sub_ln657' <Predicate = (!icmp_ln84)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i3 %select_ln84" [gemm_systolic_array.cpp:86]   --->   Operation 40 'zext' 'zext_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.21ns)   --->   "%block_C_drainer_2_V_V11_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_2_V_V11" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 41 'read' 'block_C_drainer_2_V_V11_read' <Predicate = (!icmp_ln84 & trunc_ln84 == 2)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_3 : Operation 42 [1/1] (0.63ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 42 'br' 'br_ln92' <Predicate = (!icmp_ln84 & trunc_ln84 == 2)> <Delay = 0.63>
ST_3 : Operation 43 [1/1] (1.21ns)   --->   "%block_C_drainer_1_V_V10_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_1_V_V10" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 43 'read' 'block_C_drainer_1_V_V10_read' <Predicate = (!icmp_ln84 & trunc_ln84 == 1)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_3 : Operation 44 [1/1] (0.63ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 44 'br' 'br_ln92' <Predicate = (!icmp_ln84 & trunc_ln84 == 1)> <Delay = 0.63>
ST_3 : Operation 45 [1/1] (1.21ns)   --->   "%block_C_drainer_0_V_V9_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_0_V_V9" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 45 'read' 'block_C_drainer_0_V_V9_read' <Predicate = (!icmp_ln84 & trunc_ln84 == 0)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_3 : Operation 46 [1/1] (0.63ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 46 'br' 'br_ln92' <Predicate = (!icmp_ln84 & trunc_ln84 == 0)> <Delay = 0.63>
ST_3 : Operation 47 [1/1] (1.21ns)   --->   "%block_C_drainer_3_V_V12_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P, i24 %block_C_drainer_3_V_V12" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 47 'read' 'block_C_drainer_3_V_V12_read' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 1.21> <Core = "FIFO">   --->   Core 19 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 3> <FIFO>
ST_3 : Operation 48 [1/1] (0.63ns)   --->   "%br_ln92 = br void %_ZN13ap_fixed_baseILi25ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi24ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i61.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 48 'br' 'br_ln92' <Predicate = (!icmp_ln84 & trunc_ln84 == 3)> <Delay = 0.63>
ST_3 : Operation 49 [1/1] (0.33ns)   --->   "%add_ln88 = add i4 %tmp_3, i4 %zext_ln86" [gemm_systolic_array.cpp:88]   --->   Operation 49 'add' 'add_ln88' <Predicate = (!icmp_ln84)> <Delay = 0.33> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln657_1 = zext i4 %add_ln88"   --->   Operation 50 'zext' 'zext_ln657_1' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.48ns)   --->   "%add_ln657_1 = add i8 %zext_ln657_1, i8 %sub_ln657"   --->   Operation 51 'add' 'add_ln657_1' <Predicate = (!icmp_ln84)> <Delay = 0.48> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln657_2 = zext i8 %add_ln657_1"   --->   Operation 52 'zext' 'zext_ln657_2' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%outp_V_addr = getelementptr i24 %outp_V, i64, i64 %zext_ln657_2"   --->   Operation 53 'getelementptr' 'outp_V_addr' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (1.15ns)   --->   "%outp_V_load = load i8 %outp_V_addr"   --->   Operation 54 'load' 'outp_V_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_3 : Operation 55 [1/1] (0.26ns)   --->   "%add_ln86 = add i3 %select_ln84, i3" [gemm_systolic_array.cpp:86]   --->   Operation 55 'add' 'add_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.26> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @store_block_C_L_str" [gemm_systolic_array.cpp:84]   --->   Operation 56 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_20" [gemm_systolic_array.cpp:86]   --->   Operation 58 'specpipeline' 'specpipeline_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%p_0 = phi i24 %block_C_drainer_3_V_V12_read, void %branch3.i.i, i24 %block_C_drainer_2_V_V11_read, void %branch2.i.i, i24 %block_C_drainer_1_V_V10_read, void %branch1.i.i, i24 %block_C_drainer_0_V_V9_read, void %branch0.i.i" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vitis/2019.2/common/technology/autopilot/hls_stream_39.h:92]   --->   Operation 59 'phi' 'p_0' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (1.15ns)   --->   "%outp_V_load = load i8 %outp_V_addr"   --->   Operation 60 'load' 'outp_V_load' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_4 : Operation 61 [1/1] (0.61ns)   --->   "%add_ln657 = add i24 %outp_V_load, i24 %p_0"   --->   Operation 61 'add' 'add_ln657' <Predicate = (!icmp_ln84)> <Delay = 0.61> <Core = "Adder">   --->   Core 2 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.15ns)   --->   "%store_ln657 = store i24 %add_ln657, i8 %outp_V_addr, i24 %outp_V_load"   --->   Operation 62 'store' 'store_ln657' <Predicate = (!icmp_ln84)> <Delay = 1.15> <Core = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 144> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [gemm_systolic_array.cpp:86]   --->   Operation 63 'br' 'br_ln86' <Predicate = (!icmp_ln84)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ii]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ jj]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ outp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ block_C_drainer_0_V_V9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_1_V_V10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_2_V_V11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ block_C_drainer_3_V_V12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
ii_read                      (read             ) [ 000000]
jj_read                      (read             ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
tmp                          (bitconcatenate   ) [ 001110]
tmp_3                        (bitconcatenate   ) [ 001110]
br_ln0                       (br               ) [ 011110]
indvar_flatten               (phi              ) [ 001000]
i                            (phi              ) [ 001000]
j                            (phi              ) [ 001000]
specpipeline_ln86            (specpipeline     ) [ 000000]
icmp_ln84                    (icmp             ) [ 001110]
add_ln84_2                   (add              ) [ 011110]
br_ln84                      (br               ) [ 000000]
add_ln84                     (add              ) [ 000000]
icmp_ln86                    (icmp             ) [ 000000]
select_ln84                  (select           ) [ 000100]
select_ln84_1                (select           ) [ 011110]
trunc_ln84                   (trunc            ) [ 001110]
zext_ln84                    (zext             ) [ 000000]
add_ln84_1                   (add              ) [ 000100]
switch_ln92                  (switch           ) [ 000000]
tmp_4                        (bitconcatenate   ) [ 000000]
tmp_5                        (bitconcatenate   ) [ 000000]
zext_ln657                   (zext             ) [ 000000]
sub_ln657                    (sub              ) [ 000000]
zext_ln86                    (zext             ) [ 000000]
block_C_drainer_2_V_V11_read (read             ) [ 001110]
br_ln92                      (br               ) [ 001110]
block_C_drainer_1_V_V10_read (read             ) [ 001110]
br_ln92                      (br               ) [ 001110]
block_C_drainer_0_V_V9_read  (read             ) [ 001110]
br_ln92                      (br               ) [ 001110]
block_C_drainer_3_V_V12_read (read             ) [ 001110]
br_ln92                      (br               ) [ 001110]
add_ln88                     (add              ) [ 000000]
zext_ln657_1                 (zext             ) [ 000000]
add_ln657_1                  (add              ) [ 000000]
zext_ln657_2                 (zext             ) [ 000000]
outp_V_addr                  (getelementptr    ) [ 001010]
add_ln86                     (add              ) [ 011010]
specloopname_ln84            (specloopname     ) [ 000000]
empty                        (speclooptripcount) [ 000000]
specpipeline_ln86            (specpipeline     ) [ 000000]
p_0                          (phi              ) [ 001010]
outp_V_load                  (load             ) [ 000000]
add_ln657                    (add              ) [ 000000]
store_ln657                  (store            ) [ 000000]
br_ln86                      (br               ) [ 011110]
ret_ln0                      (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ii">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ii"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="jj">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="jj"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outp_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outp_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="block_C_drainer_0_V_V9">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_0_V_V9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="block_C_drainer_1_V_V10">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_1_V_V10"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="block_C_drainer_2_V_V11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_2_V_V11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="block_C_drainer_3_V_V12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="block_C_drainer_3_V_V12"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_block_C_L_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="ii_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="2" slack="0"/>
<pin id="76" dir="0" index="1" bw="2" slack="0"/>
<pin id="77" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ii_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="jj_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="jj_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="block_C_drainer_2_V_V11_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="24" slack="0"/>
<pin id="88" dir="0" index="1" bw="24" slack="0"/>
<pin id="89" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_2_V_V11_read/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="block_C_drainer_1_V_V10_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="24" slack="0"/>
<pin id="94" dir="0" index="1" bw="24" slack="0"/>
<pin id="95" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_1_V_V10_read/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="block_C_drainer_0_V_V9_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="24" slack="0"/>
<pin id="100" dir="0" index="1" bw="24" slack="0"/>
<pin id="101" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_0_V_V9_read/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="block_C_drainer_3_V_V12_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="24" slack="0"/>
<pin id="106" dir="0" index="1" bw="24" slack="0"/>
<pin id="107" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="block_C_drainer_3_V_V12_read/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="outp_V_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outp_V_addr/3 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="24" slack="0"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="outp_V_load/3 store_ln657/4 "/>
</bind>
</comp>

<comp id="123" class="1005" name="indvar_flatten_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="1"/>
<pin id="125" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="indvar_flatten_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="5" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="3" slack="1"/>
<pin id="136" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="3" slack="0"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="145" class="1005" name="j_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="1"/>
<pin id="147" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="j_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="3" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_0_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="158" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="p_0_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="1"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="24" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="4" bw="24" slack="1"/>
<pin id="165" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="24" slack="1"/>
<pin id="167" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="2" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_3_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln84_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln84_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln84_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="3" slack="0"/>
<pin id="200" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln86_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="0"/>
<pin id="205" dir="0" index="1" bw="3" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln84_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="3" slack="0"/>
<pin id="213" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln84_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="3" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln84_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln84_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln84_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_ln84_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="4" slack="1"/>
<pin id="236" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_4_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="1"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="4" slack="1"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln657_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sub_ln657_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="6" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln657/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln86_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="3" slack="1"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln88_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="2"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln657_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_1/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln657_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln657_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln657_2/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln86_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="1"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln657_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="0" index="1" bw="24" slack="0"/>
<pin id="293" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln657/4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="302" class="1005" name="tmp_3_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="2"/>
<pin id="304" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="307" class="1005" name="icmp_ln84_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="311" class="1005" name="add_ln84_2_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84_2 "/>
</bind>
</comp>

<comp id="316" class="1005" name="select_ln84_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="3" slack="1"/>
<pin id="318" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln84 "/>
</bind>
</comp>

<comp id="322" class="1005" name="select_ln84_1_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln84_1 "/>
</bind>
</comp>

<comp id="327" class="1005" name="trunc_ln84_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="1"/>
<pin id="329" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln84 "/>
</bind>
</comp>

<comp id="331" class="1005" name="add_ln84_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln84_1 "/>
</bind>
</comp>

<comp id="337" class="1005" name="block_C_drainer_2_V_V11_read_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="1"/>
<pin id="339" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_2_V_V11_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="block_C_drainer_1_V_V10_read_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="24" slack="1"/>
<pin id="344" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_1_V_V10_read "/>
</bind>
</comp>

<comp id="347" class="1005" name="block_C_drainer_0_V_V9_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="24" slack="1"/>
<pin id="349" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_0_V_V9_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="block_C_drainer_3_V_V12_read_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="24" slack="1"/>
<pin id="354" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="block_C_drainer_3_V_V12_read "/>
</bind>
</comp>

<comp id="357" class="1005" name="outp_V_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="8" slack="1"/>
<pin id="359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="outp_V_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="add_ln86_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="3" slack="1"/>
<pin id="364" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln86 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="28" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="62" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="62" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="62" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="64" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="74" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="30" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="80" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="32" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="127" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="44" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="127" pin="4"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="138" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="149" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="50" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="149" pin="4"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="203" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="197" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="138" pin="4"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="217" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="237"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="60" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="32" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="238" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="256" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="117" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="159" pin="8"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="290" pin="2"/><net_sink comp="117" pin=1"/></net>

<net id="300"><net_src comp="169" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="305"><net_src comp="177" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="310"><net_src comp="185" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="191" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="319"><net_src comp="209" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="325"><net_src comp="217" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="330"><net_src comp="225" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="233" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="340"><net_src comp="86" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="345"><net_src comp="92" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="159" pin=4"/></net>

<net id="350"><net_src comp="98" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="159" pin=6"/></net>

<net id="355"><net_src comp="104" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="360"><net_src comp="110" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="365"><net_src comp="285" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outp_V | {4 }
 - Input state : 
	Port: store_block_C_proc485 : ii | {1 }
	Port: store_block_C_proc485 : jj | {1 }
	Port: store_block_C_proc485 : outp_V | {3 4 }
	Port: store_block_C_proc485 : block_C_drainer_0_V_V9 | {3 }
	Port: store_block_C_proc485 : block_C_drainer_1_V_V10 | {3 }
	Port: store_block_C_proc485 : block_C_drainer_2_V_V11 | {3 }
	Port: store_block_C_proc485 : block_C_drainer_3_V_V12 | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84_2 : 1
		br_ln84 : 2
		add_ln84 : 1
		icmp_ln86 : 1
		select_ln84 : 2
		select_ln84_1 : 2
		trunc_ln84 : 3
		zext_ln84 : 3
		add_ln84_1 : 4
		switch_ln92 : 4
	State 3
		zext_ln657 : 1
		sub_ln657 : 2
		add_ln88 : 1
		zext_ln657_1 : 2
		add_ln657_1 : 3
		zext_ln657_2 : 4
		outp_V_addr : 5
		outp_V_load : 6
	State 4
		add_ln657 : 1
		store_ln657 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |             add_ln84_2_fu_191            |    0    |    6    |
|          |              add_ln84_fu_197             |    0    |    4    |
|          |             add_ln84_1_fu_233            |    0    |    6    |
|    add   |              add_ln88_fu_265             |    0    |    6    |
|          |            add_ln657_1_fu_274            |    0    |    8    |
|          |              add_ln86_fu_285             |    0    |    4    |
|          |             add_ln657_fu_290             |    0    |    24   |
|----------|------------------------------------------|---------|---------|
|   icmp   |             icmp_ln84_fu_185             |    0    |    11   |
|          |             icmp_ln86_fu_203             |    0    |    9    |
|----------|------------------------------------------|---------|---------|
|    sub   |             sub_ln657_fu_256             |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|  select  |            select_ln84_fu_209            |    0    |    3    |
|          |           select_ln84_1_fu_217           |    0    |    3    |
|----------|------------------------------------------|---------|---------|
|          |            ii_read_read_fu_74            |    0    |    0    |
|          |            jj_read_read_fu_80            |    0    |    0    |
|   read   |  block_C_drainer_2_V_V11_read_read_fu_86 |    0    |    0    |
|          |  block_C_drainer_1_V_V10_read_read_fu_92 |    0    |    0    |
|          |  block_C_drainer_0_V_V9_read_read_fu_98  |    0    |    0    |
|          | block_C_drainer_3_V_V12_read_read_fu_104 |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                tmp_fu_169                |    0    |    0    |
|bitconcatenate|               tmp_3_fu_177               |    0    |    0    |
|          |               tmp_4_fu_238               |    0    |    0    |
|          |               tmp_5_fu_245               |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |             trunc_ln84_fu_225            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |             zext_ln84_fu_229             |    0    |    0    |
|          |             zext_ln657_fu_252            |    0    |    0    |
|   zext   |             zext_ln86_fu_262             |    0    |    0    |
|          |            zext_ln657_1_fu_270           |    0    |    0    |
|          |            zext_ln657_2_fu_280           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    92   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|         add_ln84_1_reg_331         |    4   |
|         add_ln84_2_reg_311         |    5   |
|          add_ln86_reg_362          |    3   |
| block_C_drainer_0_V_V9_read_reg_347|   24   |
|block_C_drainer_1_V_V10_read_reg_342|   24   |
|block_C_drainer_2_V_V11_read_reg_337|   24   |
|block_C_drainer_3_V_V12_read_reg_352|   24   |
|              i_reg_134             |    3   |
|          icmp_ln84_reg_307         |    1   |
|       indvar_flatten_reg_123       |    5   |
|              j_reg_145             |    3   |
|         outp_V_addr_reg_357        |    8   |
|             p_0_reg_156            |   24   |
|        select_ln84_1_reg_322       |    3   |
|         select_ln84_reg_316        |    3   |
|            tmp_3_reg_302           |    4   |
|             tmp_reg_297            |    4   |
|         trunc_ln84_reg_327         |    2   |
+------------------------------------+--------+
|                Total               |   168  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   16   ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   168  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   168  |   101  |
+-----------+--------+--------+--------+
