{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 14 20:50:02 2017 " "Info: Processing started: Wed Jun 14 20:50:02 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MAIN -c MAIN --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MAIN -c MAIN --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OUTCLK " "Info: Assuming node \"OUTCLK\" is an undefined clock" {  } { { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 240 256 424 256 "OUTCLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "INCLK " "Info: Assuming node \"INCLK\" is an undefined clock" {  } { { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "INCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "OUTCLK " "Info: No valid register-to-register data paths exist for clock \"OUTCLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "INCLK memory memory SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_datain_reg0 SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"INCLK\" Internal fmax is restricted to 163.03 MHz between source memory \"SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X27_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X27_Y2 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X27_Y2; Fanout = 0; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INCLK destination 2.897 ns + Shortest memory " "Info: + Shortest clock path from clock \"INCLK\" to destination memory is 2.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns INCLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'INCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INCLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns INCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'INCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { INCLK INCLK~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.815 ns) 2.897 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X27_Y2 0 " "Info: 3: + IC(0.853 ns) + CELL(0.815 ns) = 2.897 ns; Loc. = M4K_X27_Y2; Fanout = 0; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.905 ns ( 65.76 % ) " "Info: Total cell delay = 1.905 ns ( 65.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 34.24 % ) " "Info: Total interconnect delay = 0.992 ns ( 34.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INCLK source 2.916 ns - Longest memory " "Info: - Longest clock path from clock \"INCLK\" to source memory is 2.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns INCLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'INCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INCLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns INCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'INCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { INCLK INCLK~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.834 ns) 2.916 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X27_Y2 1 " "Info: 3: + IC(0.853 ns) + CELL(0.834 ns) = 2.916 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.687 ns" { INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.924 ns ( 65.98 % ) " "Info: Total cell delay = 1.924 ns ( 65.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 34.02 % ) " "Info: Total interconnect delay = 0.992 ns ( 34.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.916 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.916 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg2 ADDR6 INCLK 5.749 ns memory " "Info: tsu for memory \"SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"ADDR6\", clock pin = \"INCLK\") is 5.749 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.620 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns ADDR6 1 PIN PIN_42 1 " "Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_42; Fanout = 1; PIN Node = 'ADDR6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR6 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 376 8 176 392 "ADDR6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(0.176 ns) 8.620 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X27_Y2 8 " "Info: 2: + IC(7.500 ns) + CELL(0.176 ns) = 8.620 ns; Loc. = M4K_X27_Y2; Fanout = 8; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.676 ns" { ADDR6 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.120 ns ( 12.99 % ) " "Info: Total cell delay = 1.120 ns ( 12.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.500 ns ( 87.01 % ) " "Info: Total interconnect delay = 7.500 ns ( 87.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.620 ns" { ADDR6 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.620 ns" { ADDR6 {} ADDR6~combout {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 0.944ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INCLK destination 2.917 ns - Shortest memory " "Info: - Shortest clock path from clock \"INCLK\" to destination memory is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns INCLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'INCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INCLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns INCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'INCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { INCLK INCLK~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.835 ns) 2.917 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X27_Y2 8 " "Info: 3: + IC(0.853 ns) + CELL(0.835 ns) = 2.917 ns; Loc. = M4K_X27_Y2; Fanout = 8; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 65.99 % ) " "Info: Total cell delay = 1.925 ns ( 65.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 34.01 % ) " "Info: Total interconnect delay = 0.992 ns ( 34.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.620 ns" { ADDR6 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "8.620 ns" { ADDR6 {} ADDR6~combout {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 7.500ns } { 0.000ns 0.944ns 0.176ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OUTCLK Q6 SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|q_a\[2\] 10.412 ns memory " "Info: tco from clock \"OUTCLK\" to destination pin \"Q6\" through memory \"SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|q_a\[2\]\" is 10.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OUTCLK source 2.897 ns + Longest memory " "Info: + Longest clock path from clock \"OUTCLK\" to source memory is 2.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns OUTCLK 1 CLK PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_18; Fanout = 1; CLK Node = 'OUTCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { OUTCLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 240 256 424 256 "OUTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns OUTCLK~clkctrl 2 COMB CLKCTRL_G1 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'OUTCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { OUTCLK OUTCLK~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 240 256 424 256 "OUTCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.815 ns) 2.897 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|q_a\[2\] 3 MEM M4K_X27_Y2 1 " "Info: 3: + IC(0.853 ns) + CELL(0.815 ns) = 2.897 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.668 ns" { OUTCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.905 ns ( 65.76 % ) " "Info: Total cell delay = 1.905 ns ( 65.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 34.24 % ) " "Info: Total interconnect delay = 0.992 ns ( 34.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { OUTCLK OUTCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { OUTCLK {} OUTCLK~combout {} OUTCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 33 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.255 ns + Longest memory pin " "Info: + Longest memory to pin delay is 7.255 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.109 ns) 0.109 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|q_a\[2\] 1 MEM M4K_X27_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y2; Fanout = 1; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 33 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.090 ns) + CELL(3.056 ns) 7.255 ns Q6 2 PIN PIN_25 0 " "Info: 2: + IC(4.090 ns) + CELL(3.056 ns) = 7.255 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'Q6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.146 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] Q6 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 72 856 1032 88 "Q6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.165 ns ( 43.63 % ) " "Info: Total cell delay = 3.165 ns ( 43.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.090 ns ( 56.37 % ) " "Info: Total interconnect delay = 4.090 ns ( 56.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.255 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] Q6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.255 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] {} Q6 {} } { 0.000ns 4.090ns } { 0.109ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.897 ns" { OUTCLK OUTCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.897 ns" { OUTCLK {} OUTCLK~combout {} OUTCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.815ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.255 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] Q6 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.255 ns" { SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|q_a[2] {} Q6 {} } { 0.000ns 4.090ns } { 0.109ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg3 ADDR5 INCLK -0.171 ns memory " "Info: th for memory \"SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg3\" (data pin = \"ADDR5\", clock pin = \"INCLK\") is -0.171 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INCLK destination 2.917 ns + Longest memory " "Info: + Longest clock path from clock \"INCLK\" to destination memory is 2.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns INCLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'INCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { INCLK } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns INCLK~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'INCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { INCLK INCLK~clkctrl } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 224 256 424 240 "INCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.835 ns) 2.917 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg3 3 MEM M4K_X27_Y2 8 " "Info: 3: + IC(0.853 ns) + CELL(0.835 ns) = 2.917 ns; Loc. = M4K_X27_Y2; Fanout = 8; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.925 ns ( 65.99 % ) " "Info: Total cell delay = 1.925 ns ( 65.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 34.01 % ) " "Info: Total interconnect delay = 0.992 ns ( 34.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.355 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns ADDR5 1 PIN PIN_88 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 1; PIN Node = 'ADDR5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDR5 } "NODE_NAME" } } { "MAIN.bdf" "" { Schematic "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/MAIN.bdf" { { 352 8 176 368 "ADDR5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.176 ns) 3.355 ns SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg3 2 MEM M4K_X27_Y2 8 " "Info: 2: + IC(2.069 ns) + CELL(0.176 ns) = 3.355 ns; Loc. = M4K_X27_Y2; Fanout = 8; MEM Node = 'SRAM:inst\|altsyncram:altsyncram_component\|altsyncram_g8a1:auto_generated\|ram_block1a0~porta_address_reg3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.245 ns" { ADDR5 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "db/altsyncram_g8a1.tdf" "" { Text "C:/Documents and Settings/Administrator/桌面/ComputerFinal/MAIN/db/altsyncram_g8a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 38.33 % ) " "Info: Total cell delay = 1.286 ns ( 38.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.069 ns ( 61.67 % ) " "Info: Total interconnect delay = 2.069 ns ( 61.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { ADDR5 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { ADDR5 {} ADDR5~combout {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.069ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.917 ns" { INCLK INCLK~clkctrl SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.917 ns" { INCLK {} INCLK~combout {} INCLK~clkctrl {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 0.139ns 0.853ns } { 0.000ns 1.090ns 0.000ns 0.835ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.355 ns" { ADDR5 SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.355 ns" { ADDR5 {} ADDR5~combout {} SRAM:inst|altsyncram:altsyncram_component|altsyncram_g8a1:auto_generated|ram_block1a0~porta_address_reg3 {} } { 0.000ns 0.000ns 2.069ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 14 20:50:03 2017 " "Info: Processing ended: Wed Jun 14 20:50:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
