{"Source Block": ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@119:141@HdlStmProcess", " * are able to detect channel swaps and synchronize the first output sample to\n * the first channel. If the STAT register is not included we only get 3 bytes\n * per sample and rely on that the first sample will always be from the first\n * channel */\n\nalways @(posedge clk) begin\n  sample_hold_valid <= 1'b0;\n  if (sample_has_stat == 1'b0) begin\n    if (s_axis_sample_valid == 1'b1 && data_counter == 2'h2) begin\n      sample_hold_valid <= 1'b1;\n    end\n  end else begin\n    if (s_axis_sample_valid == 1'b1 && data_counter == 2'h3 &&\n      (sync == 1'b1 || synced == 1'b1)) begin\n      sample_hold_valid <= 1'b1;\n    end\n  end\nend\n\nalways @(posedge clk) begin\n  if (s_axis_sample_valid == 1'b1 && data_counter != 2'h3) begin\n    sample_hold <= {sample_hold[15:0],s_axis_sample_data};\n  end\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[124, "always @(posedge clk) begin\n"], [125, "  sample_hold_valid <= 1'b0;\n"], [126, "  if (sample_has_stat == 1'b0) begin\n"], [127, "    if (s_axis_sample_valid == 1'b1 && data_counter == 2'h2) begin\n"], [128, "      sample_hold_valid <= 1'b1;\n"], [129, "    end\n"], [130, "  end else begin\n"], [131, "    if (s_axis_sample_valid == 1'b1 && data_counter == 2'h3 &&\n"], [132, "      (sync == 1'b1 || synced == 1'b1)) begin\n"], [133, "      sample_hold_valid <= 1'b1;\n"], [136, "end\n"]], "Add": [[133, "  /* If the STAT register is included in the sample we get 4 bytes per sample and\n"], [133, "   * are able to detect channel swaps and synchronize the first output sample to\n"], [133, "   * the first channel. If the STAT register is not included we only get 3 bytes\n"], [133, "   * per sample and rely on that the first sample will always be from the first\n"], [133, "   * channel */\n"], [133, "  always @(posedge clk) begin\n"], [133, "    sample_hold_valid <= 1'b0;\n"], [133, "    if (sample_has_stat == 1'b0) begin\n"], [133, "      if (s_axis_sample_valid == 1'b1 && data_counter == 2'h2) begin\n"], [133, "        sample_hold_valid <= 1'b1;\n"], [133, "      end\n"], [133, "    end else begin\n"], [133, "      if (s_axis_sample_valid == 1'b1 && data_counter == 2'h3 &&\n"], [133, "        (sync == 1'b1 || synced == 1'b1)) begin\n"], [133, "        sample_hold_valid <= 1'b1;\n"], [133, "      end\n"]]}}