#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7ffb4a507bc0 .scope module, "basit3" "basit3" 2 1;
 .timescale 0 0;
L_0x7ffb4a663008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ffb4a506f10_0 .net "a", 0 0, L_0x7ffb4a663008;  1 drivers
v0x7ffb4a517b10_0 .var "b", 0 0;
E_0x7ffb4a505800 .event edge, v0x7ffb4a506f10_0, v0x7ffb4a517b10_0;
    .scope S_0x7ffb4a507bc0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffb4a517b10_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7ffb4a507bc0;
T_1 ;
    %wait E_0x7ffb4a505800;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffb4a517b10_0, 0, 1;
    %vpi_call 2 11 "$display", "aaaaaaaa:%d %d\012", v0x7ffb4a506f10_0, v0x7ffb4a517b10_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "basit.v";
