{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542657365277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542657365277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 16:56:05 2018 " "Processing started: Mon Nov 19 16:56:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542657365277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542657365277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Secador -c Secador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542657365277 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542657366135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi-SYN " "Found design unit 1: lpm_shiftreg_spi-SYN" {  } { { "components/lpm_shiftreg_SPI.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SPI.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366901 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI " "Found entity 1: lpm_shiftreg_SPI" {  } { { "components/lpm_shiftreg_SPI.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SPI.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_counter_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_counter_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi-SYN " "Found design unit 1: lpm_counter_spi-SYN" {  } { { "components/lpm_counter_SPI.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_counter_SPI.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366901 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI " "Found entity 1: lpm_counter_SPI" {  } { { "components/lpm_counter_SPI.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_counter_SPI.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_sensor1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_sensor1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_sensor1-SYN " "Found design unit 1: lpm_shiftreg_sensor1-SYN" {  } { { "components/lpm_shiftreg_SENSOR1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SENSOR1 " "Found entity 1: lpm_shiftreg_SENSOR1" {  } { { "components/lpm_shiftreg_SENSOR1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_shiftreg_sensor1_sincronizador_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_shiftreg_sensor1_sincronizador_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_sensor1_sincronizador_1-SYN " "Found design unit 1: lpm_shiftreg_sensor1_sincronizador_1-SYN" {  } { { "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SENSOR1_SINCRONIZADOR_1 " "Found entity 1: lpm_shiftreg_SENSOR1_SINCRONIZADOR_1" {  } { { "components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_shiftreg_SENSOR1_SINCRONIZADOR_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file secador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Secador " "Found entity 1: Secador" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_timer_global.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_timer_global.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_timer_global-SYN " "Found design unit 1: lpm_counter_timer_global-SYN" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_TIMER_GLOBAL " "Found entity 1: lpm_counter_TIMER_GLOBAL" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_contador_global_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_contador_global_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_contador_global_ms-SYN " "Found design unit 1: lpm_counter_contador_global_ms-SYN" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_CONTADOR_GLOBAL_MS " "Found entity 1: lpm_counter_CONTADOR_GLOBAL_MS" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_spi_0_to_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_spi_0_to_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_0_to_2-SYN " "Found design unit 1: lpm_counter_spi_0_to_2-SYN" {  } { { "waveforms/lpm_counter_SPI_0_TO_2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_0_TO_2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_0_TO_2 " "Found entity 1: lpm_counter_SPI_0_TO_2" {  } { { "waveforms/lpm_counter_SPI_0_TO_2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_0_TO_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_shiftreg_spi_transition_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_shiftreg_spi_transition_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_transition_state-SYN " "Found design unit 1: lpm_shiftreg_spi_transition_state-SYN" {  } { { "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_TRANSITION_STATE " "Found entity 1: lpm_shiftreg_SPI_TRANSITION_STATE" {  } { { "waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_shiftreg_SPI_TRANSITION_STATE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_spi_state_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_spi_state_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_state_receive-SYN " "Found design unit 1: lpm_counter_spi_state_receive-SYN" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_STATE_RECEIVE " "Found entity 1: lpm_counter_SPI_STATE_RECEIVE" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657366932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert_int_to_fp.vhd 20 10 " "Found 20 design units, including 10 entities, in source file altfp_convert_int_to_fp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_INT_TO_FP_altbarrel_shift_7rf-RTL " "Found design unit 1: altfp_convert_INT_TO_FP_altbarrel_shift_7rf-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_INT_TO_FP_altpriority_encoder_3v7-RTL " "Found design unit 2: altfp_convert_INT_TO_FP_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_INT_TO_FP_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_convert_INT_TO_FP_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert_INT_TO_FP_altpriority_encoder_6v7-RTL " "Found design unit 4: altfp_convert_INT_TO_FP_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert_INT_TO_FP_altpriority_encoder_6e8-RTL " "Found design unit 5: altfp_convert_INT_TO_FP_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert_INT_TO_FP_altpriority_encoder_bv7-RTL " "Found design unit 6: altfp_convert_INT_TO_FP_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert_INT_TO_FP_altpriority_encoder_be8-RTL " "Found design unit 7: altfp_convert_INT_TO_FP_altpriority_encoder_be8-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert_INT_TO_FP_altpriority_encoder_rb6-RTL " "Found design unit 8: altfp_convert_INT_TO_FP_altpriority_encoder_rb6-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert_INT_TO_FP_altfp_convert_tsm-RTL " "Found design unit 9: altfp_convert_INT_TO_FP_altfp_convert_tsm-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert_int_to_fp-RTL " "Found design unit 10: altfp_convert_int_to_fp-RTL" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_INT_TO_FP_altbarrel_shift_7rf " "Found entity 1: altfp_convert_INT_TO_FP_altbarrel_shift_7rf" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_INT_TO_FP_altpriority_encoder_3v7 " "Found entity 2: altfp_convert_INT_TO_FP_altpriority_encoder_3v7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_INT_TO_FP_altpriority_encoder_3e8 " "Found entity 3: altfp_convert_INT_TO_FP_altpriority_encoder_3e8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert_INT_TO_FP_altpriority_encoder_6v7 " "Found entity 4: altfp_convert_INT_TO_FP_altpriority_encoder_6v7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert_INT_TO_FP_altpriority_encoder_6e8 " "Found entity 5: altfp_convert_INT_TO_FP_altpriority_encoder_6e8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert_INT_TO_FP_altpriority_encoder_bv7 " "Found entity 6: altfp_convert_INT_TO_FP_altpriority_encoder_bv7" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert_INT_TO_FP_altpriority_encoder_be8 " "Found entity 7: altfp_convert_INT_TO_FP_altpriority_encoder_be8" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert_INT_TO_FP_altpriority_encoder_rb6 " "Found entity 8: altfp_convert_INT_TO_FP_altpriority_encoder_rb6" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert_INT_TO_FP_altfp_convert_tsm " "Found entity 9: altfp_convert_INT_TO_FP_altfp_convert_tsm" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert_INT_TO_FP " "Found entity 10: altfp_convert_INT_TO_FP" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_mult_adjusting_data.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_mult_adjusting_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_mult_ADJUSTING_DATA_altfp_mult_4ln-RTL " "Found design unit 1: altfp_mult_ADJUSTING_DATA_altfp_mult_4ln-RTL" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367088 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_mult_adjusting_data-RTL " "Found design unit 2: altfp_mult_adjusting_data-RTL" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1920 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367088 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_mult_ADJUSTING_DATA_altfp_mult_4ln " "Found entity 1: altfp_mult_ADJUSTING_DATA_altfp_mult_4ln" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367088 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_mult_ADJUSTING_DATA " "Found entity 2: altfp_mult_ADJUSTING_DATA" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367088 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "altfp_compare_Z.vhd " "Can't analyze file -- file altfp_compare_Z.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1542657367088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoderz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoderz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderZ-behavior " "Found design unit 1: decoderZ-behavior" {  } { { "components/decoderZ.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/decoderZ.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367104 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderZ " "Found entity 1: decoderZ" {  } { { "components/decoderZ.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/decoderZ.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/lpm_mux_decoder_z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/lpm_mux_decoder_z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux_decoder_z-SYN " "Found design unit 1: lpm_mux_decoder_z-SYN" {  } { { "components/lpm_mux_DECODER_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_mux_DECODER_Z.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367104 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux_DECODER_Z " "Found entity 1: lpm_mux_DECODER_Z" {  } { { "components/lpm_mux_DECODER_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/lpm_mux_DECODER_Z.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/altfp_add_sub_z.vhd 44 22 " "Found 44 design units, including 22 entities, in source file components/altfp_add_sub_z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_add_sub_Z_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_add_sub_Z_altbarrel_shift_h0e-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_add_sub_Z_altbarrel_shift_6hb-RTL " "Found design unit 2: altfp_add_sub_Z_altbarrel_shift_6hb-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_add_sub_Z_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_add_sub_Z_altpriority_encoder_3e8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_add_sub_Z_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_add_sub_Z_altpriority_encoder_6e8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_add_sub_Z_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_add_sub_Z_altpriority_encoder_be8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_add_sub_Z_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_add_sub_Z_altpriority_encoder_3v7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_add_sub_Z_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_add_sub_Z_altpriority_encoder_6v7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_add_sub_Z_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_add_sub_Z_altpriority_encoder_bv7-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_add_sub_Z_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_add_sub_Z_altpriority_encoder_r08-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_add_sub_Z_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_add_sub_Z_altpriority_encoder_rf8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_add_sub_Z_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_add_sub_Z_altpriority_encoder_qb6-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_add_sub_Z_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_add_sub_Z_altpriority_encoder_nh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_add_sub_Z_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_add_sub_Z_altpriority_encoder_qh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_add_sub_Z_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_add_sub_Z_altpriority_encoder_vh8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_add_sub_Z_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_add_sub_Z_altpriority_encoder_fj8-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_add_sub_Z_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_add_sub_Z_altpriority_encoder_n28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_add_sub_Z_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_add_sub_Z_altpriority_encoder_q28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_add_sub_Z_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_add_sub_Z_altpriority_encoder_v28-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_add_sub_Z_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_add_sub_Z_altpriority_encoder_f48-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_add_sub_Z_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_add_sub_Z_altpriority_encoder_e48-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_add_sub_Z_altfp_add_sub_j0j-RTL " "Found design unit 21: altfp_add_sub_Z_altfp_add_sub_j0j-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_add_sub_z-RTL " "Found design unit 22: altfp_add_sub_z-RTL" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_add_sub_Z_altbarrel_shift_h0e " "Found entity 1: altfp_add_sub_Z_altbarrel_shift_h0e" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_add_sub_Z_altbarrel_shift_6hb " "Found entity 2: altfp_add_sub_Z_altbarrel_shift_6hb" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_add_sub_Z_altpriority_encoder_3e8 " "Found entity 3: altfp_add_sub_Z_altpriority_encoder_3e8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_add_sub_Z_altpriority_encoder_6e8 " "Found entity 4: altfp_add_sub_Z_altpriority_encoder_6e8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_add_sub_Z_altpriority_encoder_be8 " "Found entity 5: altfp_add_sub_Z_altpriority_encoder_be8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_add_sub_Z_altpriority_encoder_3v7 " "Found entity 6: altfp_add_sub_Z_altpriority_encoder_3v7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_add_sub_Z_altpriority_encoder_6v7 " "Found entity 7: altfp_add_sub_Z_altpriority_encoder_6v7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_add_sub_Z_altpriority_encoder_bv7 " "Found entity 8: altfp_add_sub_Z_altpriority_encoder_bv7" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_add_sub_Z_altpriority_encoder_r08 " "Found entity 9: altfp_add_sub_Z_altpriority_encoder_r08" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_add_sub_Z_altpriority_encoder_rf8 " "Found entity 10: altfp_add_sub_Z_altpriority_encoder_rf8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_add_sub_Z_altpriority_encoder_qb6 " "Found entity 11: altfp_add_sub_Z_altpriority_encoder_qb6" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_add_sub_Z_altpriority_encoder_nh8 " "Found entity 12: altfp_add_sub_Z_altpriority_encoder_nh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_add_sub_Z_altpriority_encoder_qh8 " "Found entity 13: altfp_add_sub_Z_altpriority_encoder_qh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_add_sub_Z_altpriority_encoder_vh8 " "Found entity 14: altfp_add_sub_Z_altpriority_encoder_vh8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_add_sub_Z_altpriority_encoder_fj8 " "Found entity 15: altfp_add_sub_Z_altpriority_encoder_fj8" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_add_sub_Z_altpriority_encoder_n28 " "Found entity 16: altfp_add_sub_Z_altpriority_encoder_n28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_add_sub_Z_altpriority_encoder_q28 " "Found entity 17: altfp_add_sub_Z_altpriority_encoder_q28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_add_sub_Z_altpriority_encoder_v28 " "Found entity 18: altfp_add_sub_Z_altpriority_encoder_v28" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_add_sub_Z_altpriority_encoder_f48 " "Found entity 19: altfp_add_sub_Z_altpriority_encoder_f48" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_add_sub_Z_altpriority_encoder_e48 " "Found entity 20: altfp_add_sub_Z_altpriority_encoder_e48" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_add_sub_Z_altfp_add_sub_j0j " "Found entity 21: altfp_add_sub_Z_altfp_add_sub_j0j" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_add_sub_Z " "Found entity 22: altfp_add_sub_Z" {  } { { "components/altfp_add_sub_Z.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_add_sub_Z.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/altfp_compare_z_t.vhd 4 2 " "Found 4 design units, including 2 entities, in source file components/altfp_compare_z_t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_Z_T_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_Z_T_altfp_compare_h3b-RTL" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_z_t-RTL " "Found design unit 2: altfp_compare_z_t-RTL" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_Z_T_altfp_compare_h3b " "Found entity 1: altfp_compare_Z_T_altfp_compare_h3b" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_Z_T " "Found entity 2: altfp_compare_Z_T" {  } { { "components/altfp_compare_Z_T.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/roma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/roma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roma-SYN " "Found design unit 1: roma-SYN" {  } { { "components/romA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""} { "Info" "ISGN_ENTITY_NAME" "1 romA " "Found entity 1: romA" {  } { { "components/romA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romb-SYN " "Found design unit 1: romb-SYN" {  } { { "components/romB.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romB.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""} { "Info" "ISGN_ENTITY_NAME" "1 romB " "Found entity 1: romB" {  } { { "components/romB.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romB.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romang.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romang.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romang-SYN " "Found design unit 1: romang-SYN" {  } { { "components/romAng.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "1 romAng " "Found entity 1: romAng" {  } { { "components/romAng.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/romlin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/romlin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romlin-SYN " "Found design unit 1: romlin-SYN" {  } { { "components/romLin.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "1 romLin " "Found entity 1: romLin" {  } { { "components/romLin.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_divfreq11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_divfreq11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_divfreq11-SYN " "Found design unit 1: lpm_counter_divfreq11-SYN" {  } { { "waveforms/lpm_counter_DIVFREQ11.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_DIVFREQ11.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_DIVFREQ11 " "Found entity 1: lpm_counter_DIVFREQ11" {  } { { "waveforms/lpm_counter_DIVFREQ11.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_DIVFREQ11.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interval0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file interval0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL0_lpm_constant_219-RTL " "Found design unit 1: INTERVAL0_lpm_constant_219-RTL" {  } { { "INTERVAL0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval0-RTL " "Found design unit 2: interval0-RTL" {  } { { "INTERVAL0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL0_lpm_constant_219 " "Found entity 1: INTERVAL0_lpm_constant_219" {  } { { "INTERVAL0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL0 " "Found entity 2: INTERVAL0" {  } { { "INTERVAL0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interval1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file interval1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL1_lpm_constant_719-RTL " "Found design unit 1: INTERVAL1_lpm_constant_719-RTL" {  } { { "INTERVAL1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval1-RTL " "Found design unit 2: interval1-RTL" {  } { { "INTERVAL1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL1_lpm_constant_719 " "Found entity 1: INTERVAL1_lpm_constant_719" {  } { { "INTERVAL1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL1 " "Found entity 2: INTERVAL1" {  } { { "INTERVAL1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interval2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file interval2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL2_lpm_constant_h29-RTL " "Found design unit 1: INTERVAL2_lpm_constant_h29-RTL" {  } { { "INTERVAL2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval2-RTL " "Found design unit 2: interval2-RTL" {  } { { "INTERVAL2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL2_lpm_constant_h29 " "Found entity 1: INTERVAL2_lpm_constant_h29" {  } { { "INTERVAL2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL2 " "Found entity 2: INTERVAL2" {  } { { "INTERVAL2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interval3.vhd 4 2 " "Found 4 design units, including 2 entities, in source file interval3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTERVAL3_lpm_constant_r29-RTL " "Found design unit 1: INTERVAL3_lpm_constant_r29-RTL" {  } { { "INTERVAL3.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 interval3-RTL " "Found design unit 2: interval3-RTL" {  } { { "INTERVAL3.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTERVAL3_lpm_constant_r29 " "Found entity 1: INTERVAL3_lpm_constant_r29" {  } { { "INTERVAL3.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_ENTITY_NAME" "2 INTERVAL3 " "Found entity 2: INTERVAL3" {  } { { "INTERVAL3.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha_times_vref_adjust.vhd 4 2 " "Found 4 design units, including 2 entities, in source file alpha_times_vref_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69-RTL " "Found design unit 1: ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69-RTL" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alpha_times_vref_adjust-RTL " "Found design unit 2: alpha_times_vref_adjust-RTL" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69 " "Found entity 1: ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALPHA_TIMES_VREF_ADJUST " "Found entity 2: ALPHA_TIMES_VREF_ADJUST" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beta_times_vref_adjust.vhd 4 2 " "Found 4 design units, including 2 entities, in source file beta_times_vref_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BETA_TIMES_VREF_ADJUST_lpm_constant_r09-RTL " "Found design unit 1: BETA_TIMES_VREF_ADJUST_lpm_constant_r09-RTL" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 beta_times_vref_adjust-RTL " "Found design unit 2: beta_times_vref_adjust-RTL" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_ENTITY_NAME" "1 BETA_TIMES_VREF_ADJUST_lpm_constant_r09 " "Found entity 1: BETA_TIMES_VREF_ADJUST_lpm_constant_r09" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""} { "Info" "ISGN_ENTITY_NAME" "2 BETA_TIMES_VREF_ADJUST " "Found entity 2: BETA_TIMES_VREF_ADJUST" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_adder_x.vhd 44 22 " "Found 44 design units, including 22 entities, in source file altfp_adder_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_adder_X_altbarrel_shift_h0e-RTL " "Found design unit 1: altfp_adder_X_altbarrel_shift_h0e-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_adder_X_altbarrel_shift_6hb-RTL " "Found design unit 2: altfp_adder_X_altbarrel_shift_6hb-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_adder_X_altpriority_encoder_3e8-RTL " "Found design unit 3: altfp_adder_X_altpriority_encoder_3e8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_adder_X_altpriority_encoder_6e8-RTL " "Found design unit 4: altfp_adder_X_altpriority_encoder_6e8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_adder_X_altpriority_encoder_be8-RTL " "Found design unit 5: altfp_adder_X_altpriority_encoder_be8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_adder_X_altpriority_encoder_3v7-RTL " "Found design unit 6: altfp_adder_X_altpriority_encoder_3v7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_adder_X_altpriority_encoder_6v7-RTL " "Found design unit 7: altfp_adder_X_altpriority_encoder_6v7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_adder_X_altpriority_encoder_bv7-RTL " "Found design unit 8: altfp_adder_X_altpriority_encoder_bv7-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_adder_X_altpriority_encoder_r08-RTL " "Found design unit 9: altfp_adder_X_altpriority_encoder_r08-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_adder_X_altpriority_encoder_rf8-RTL " "Found design unit 10: altfp_adder_X_altpriority_encoder_rf8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_adder_X_altpriority_encoder_qb6-RTL " "Found design unit 11: altfp_adder_X_altpriority_encoder_qb6-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_adder_X_altpriority_encoder_nh8-RTL " "Found design unit 12: altfp_adder_X_altpriority_encoder_nh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_adder_X_altpriority_encoder_qh8-RTL " "Found design unit 13: altfp_adder_X_altpriority_encoder_qh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_adder_X_altpriority_encoder_vh8-RTL " "Found design unit 14: altfp_adder_X_altpriority_encoder_vh8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 altfp_adder_X_altpriority_encoder_fj8-RTL " "Found design unit 15: altfp_adder_X_altpriority_encoder_fj8-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 altfp_adder_X_altpriority_encoder_n28-RTL " "Found design unit 16: altfp_adder_X_altpriority_encoder_n28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 altfp_adder_X_altpriority_encoder_q28-RTL " "Found design unit 17: altfp_adder_X_altpriority_encoder_q28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 altfp_adder_X_altpriority_encoder_v28-RTL " "Found design unit 18: altfp_adder_X_altpriority_encoder_v28-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 altfp_adder_X_altpriority_encoder_f48-RTL " "Found design unit 19: altfp_adder_X_altpriority_encoder_f48-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 altfp_adder_X_altpriority_encoder_e48-RTL " "Found design unit 20: altfp_adder_X_altpriority_encoder_e48-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 altfp_adder_X_altfp_add_sub_j0j-RTL " "Found design unit 21: altfp_adder_X_altfp_add_sub_j0j-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1545 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 altfp_adder_x-RTL " "Found design unit 22: altfp_adder_x-RTL" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4772 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_adder_X_altbarrel_shift_h0e " "Found entity 1: altfp_adder_X_altbarrel_shift_h0e" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_adder_X_altbarrel_shift_6hb " "Found entity 2: altfp_adder_X_altbarrel_shift_6hb" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_adder_X_altpriority_encoder_3e8 " "Found entity 3: altfp_adder_X_altpriority_encoder_3e8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_adder_X_altpriority_encoder_6e8 " "Found entity 4: altfp_adder_X_altpriority_encoder_6e8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_adder_X_altpriority_encoder_be8 " "Found entity 5: altfp_adder_X_altpriority_encoder_be8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_adder_X_altpriority_encoder_3v7 " "Found entity 6: altfp_adder_X_altpriority_encoder_3v7" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_adder_X_altpriority_encoder_6v7 " "Found entity 7: altfp_adder_X_altpriority_encoder_6v7" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_adder_X_altpriority_encoder_bv7 " "Found entity 8: altfp_adder_X_altpriority_encoder_bv7" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_adder_X_altpriority_encoder_r08 " "Found entity 9: altfp_adder_X_altpriority_encoder_r08" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_adder_X_altpriority_encoder_rf8 " "Found entity 10: altfp_adder_X_altpriority_encoder_rf8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_adder_X_altpriority_encoder_qb6 " "Found entity 11: altfp_adder_X_altpriority_encoder_qb6" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_adder_X_altpriority_encoder_nh8 " "Found entity 12: altfp_adder_X_altpriority_encoder_nh8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_adder_X_altpriority_encoder_qh8 " "Found entity 13: altfp_adder_X_altpriority_encoder_qh8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_adder_X_altpriority_encoder_vh8 " "Found entity 14: altfp_adder_X_altpriority_encoder_vh8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "15 altfp_adder_X_altpriority_encoder_fj8 " "Found entity 15: altfp_adder_X_altpriority_encoder_fj8" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "16 altfp_adder_X_altpriority_encoder_n28 " "Found entity 16: altfp_adder_X_altpriority_encoder_n28" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "17 altfp_adder_X_altpriority_encoder_q28 " "Found entity 17: altfp_adder_X_altpriority_encoder_q28" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "18 altfp_adder_X_altpriority_encoder_v28 " "Found entity 18: altfp_adder_X_altpriority_encoder_v28" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "19 altfp_adder_X_altpriority_encoder_f48 " "Found entity 19: altfp_adder_X_altpriority_encoder_f48" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "20 altfp_adder_X_altpriority_encoder_e48 " "Found entity 20: altfp_adder_X_altpriority_encoder_e48" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "21 altfp_adder_X_altfp_add_sub_j0j " "Found entity 21: altfp_adder_X_altfp_add_sub_j0j" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""} { "Info" "ISGN_ENTITY_NAME" "22 altfp_adder_X " "Found entity 22: altfp_adder_X" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4761 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert_fp_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file altfp_convert_fp_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert_FP_TO_INT_altbarrel_shift_arf-RTL " "Found design unit 1: altfp_convert_FP_TO_INT_altbarrel_shift_arf-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367478 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert_FP_TO_INT_altfp_convert_bqm-RTL " "Found design unit 2: altfp_convert_FP_TO_INT_altfp_convert_bqm-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367478 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert_fp_to_int-RTL " "Found design unit 3: altfp_convert_fp_to_int-RTL" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1695 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367478 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert_FP_TO_INT_altbarrel_shift_arf " "Found entity 1: altfp_convert_FP_TO_INT_altbarrel_shift_arf" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367478 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert_FP_TO_INT_altfp_convert_bqm " "Found entity 2: altfp_convert_FP_TO_INT_altfp_convert_bqm" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367478 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert_FP_TO_INT " "Found entity 3: altfp_convert_FP_TO_INT" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare_pwm.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_PWM_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_PWM_altfp_compare_h3b-RTL" {  } { { "altfp_compare_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367556 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_pwm-RTL " "Found design unit 2: altfp_compare_pwm-RTL" {  } { { "altfp_compare_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367556 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_PWM_altfp_compare_h3b " "Found entity 1: altfp_compare_PWM_altfp_compare_h3b" {  } { { "altfp_compare_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367556 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_PWM " "Found entity 2: altfp_compare_PWM" {  } { { "altfp_compare_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_pwm-SYN " "Found design unit 1: lpm_counter_pwm-SYN" {  } { { "lpm_counter_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367556 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_PWM " "Found entity 1: lpm_counter_PWM" {  } { { "lpm_counter_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare_pwm_i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_compare_pwm_i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_pwm_i-SYN " "Found design unit 1: lpm_compare_pwm_i-SYN" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_PWM_I " "Found entity 1: lpm_compare_PWM_I" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_pwm_freq_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_pwm_freq_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_pwm_freq_div-SYN " "Found design unit 1: lpm_counter_pwm_freq_div-SYN" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_PWM_FREQ_DIV " "Found entity 1: lpm_counter_PWM_FREQ_DIV" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_constant.vhd 4 2 " "Found 4 design units, including 2 entities, in source file pwm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_CONSTANT_lpm_constant_v29-RTL " "Found design unit 1: PWM_CONSTANT_lpm_constant_v29-RTL" {  } { { "PWM_CONSTANT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pwm_constant-RTL " "Found design unit 2: pwm_constant-RTL" {  } { { "PWM_CONSTANT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_CONSTANT_lpm_constant_v29 " "Found entity 1: PWM_CONSTANT_lpm_constant_v29" {  } { { "PWM_CONSTANT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_ENTITY_NAME" "2 PWM_CONSTANT " "Found entity 2: PWM_CONSTANT" {  } { { "PWM_CONSTANT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-SYN " "Found design unit 1: zero-SYN" {  } { { "Zero.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zero " "Found entity 1: Zero" {  } { { "Zero.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_adjuster.vhd 4 2 " "Found 4 design units, including 2 entities, in source file time_adjuster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_ADJUSTER_lpm_constant_p49-RTL " "Found design unit 1: TIME_ADJUSTER_lpm_constant_p49-RTL" {  } { { "TIME_ADJUSTER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 time_adjuster-RTL " "Found design unit 2: time_adjuster-RTL" {  } { { "TIME_ADJUSTER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_ADJUSTER_lpm_constant_p49 " "Found entity 1: TIME_ADJUSTER_lpm_constant_p49" {  } { { "TIME_ADJUSTER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""} { "Info" "ISGN_ENTITY_NAME" "2 TIME_ADJUSTER " "Found entity 2: TIME_ADJUSTER" {  } { { "TIME_ADJUSTER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_compare_pwm_en.vhd 4 2 " "Found 4 design units, including 2 entities, in source file altfp_compare_pwm_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_compare_PWM_EN_altfp_compare_h3b-RTL " "Found design unit 1: altfp_compare_PWM_EN_altfp_compare_h3b-RTL" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_compare_pwm_en-RTL " "Found design unit 2: altfp_compare_pwm_en-RTL" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 797 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367650 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_compare_PWM_EN_altfp_compare_h3b " "Found entity 1: altfp_compare_PWM_EN_altfp_compare_h3b" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367650 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_compare_PWM_EN " "Found entity 2: altfp_compare_PWM_EN" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_lim.vhd 4 2 " "Found 4 design units, including 2 entities, in source file time_lim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIME_LIM_lpm_constant_m29-RTL " "Found design unit 1: TIME_LIM_lpm_constant_m29-RTL" {  } { { "TIME_LIM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 time_lim-RTL " "Found design unit 2: time_lim-RTL" {  } { { "TIME_LIM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIME_LIM_lpm_constant_m29 " "Found entity 1: TIME_LIM_lpm_constant_m29" {  } { { "TIME_LIM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""} { "Info" "ISGN_ENTITY_NAME" "2 TIME_LIM " "Found entity 2: TIME_LIM" {  } { { "TIME_LIM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_spi_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg_spi_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_2-SYN " "Found design unit 1: lpm_shiftreg_spi_2-SYN" {  } { { "lpm_shiftreg_SPI_2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_2 " "Found entity 1: lpm_shiftreg_SPI_2" {  } { { "lpm_shiftreg_SPI_2.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_spi_state_sender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_spi_state_sender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_state_sender-SYN " "Found design unit 1: lpm_counter_spi_state_sender-SYN" {  } { { "lpm_counter_SPI_STATE_SENDER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_STATE_SENDER.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_STATE_SENDER " "Found entity 1: lpm_counter_SPI_STATE_SENDER" {  } { { "lpm_counter_SPI_STATE_SENDER.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_STATE_SENDER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_shiftreg_spi_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_shiftreg_spi_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg_spi_receive-SYN " "Found design unit 1: lpm_shiftreg_spi_receive-SYN" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg_SPI_RECEIVE " "Found entity 1: lpm_shiftreg_SPI_RECEIVE" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debug1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug1-SYN " "Found design unit 1: debug1-SYN" {  } { { "debug1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/debug1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug1 " "Found entity 1: debug1" {  } { { "debug1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/debug1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_spi_boraaa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_spi_boraaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_boraaa-SYN " "Found design unit 1: lpm_counter_spi_boraaa-SYN" {  } { { "waveforms/lpm_counter_SPI_BORAAA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_BORAAA.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_BORAAA " "Found entity 1: lpm_counter_SPI_BORAAA" {  } { { "waveforms/lpm_counter_SPI_BORAAA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_BORAAA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveforms/lpm_counter_spi_hora_do_show.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveforms/lpm_counter_spi_hora_do_show.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_hora_do_show-SYN " "Found design unit 1: lpm_counter_spi_hora_do_show-SYN" {  } { { "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_HORA_DO_SHOW " "Found entity 1: lpm_counter_SPI_HORA_DO_SHOW" {  } { { "waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_HORA_DO_SHOW.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter_spi_nao_vai_dar_nao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter_spi_nao_vai_dar_nao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter_spi_nao_vai_dar_nao-SYN " "Found design unit 1: lpm_counter_spi_nao_vai_dar_nao-SYN" {  } { { "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter_SPI_NAO_VAI_DAR_NAO " "Found entity 1: lpm_counter_SPI_NAO_VAI_DAR_NAO" {  } { { "lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_SPI_NAO_VAI_DAR_NAO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_shiftreg0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lpm_shiftreg0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_shiftreg0-SYN " "Found design unit 1: lpm_shiftreg0-SYN" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg0 " "Found entity 1: lpm_shiftreg0" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert0.vhd 28 14 " "Found 28 design units, including 14 entities, in source file altfp_convert0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert0_altbarrel_shift_drf-RTL " "Found design unit 1: altfp_convert0_altbarrel_shift_drf-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert0_altpriority_encoder_3e8-RTL " "Found design unit 2: altfp_convert0_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert0_altpriority_encoder_6e8-RTL " "Found design unit 3: altfp_convert0_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert0_altpriority_encoder_be8-RTL " "Found design unit 4: altfp_convert0_altpriority_encoder_be8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert0_altpriority_encoder_rf8-RTL " "Found design unit 5: altfp_convert0_altpriority_encoder_rf8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 562 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert0_altpriority_encoder_qf8-RTL " "Found design unit 6: altfp_convert0_altpriority_encoder_qf8-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 622 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert0_altpriority_encoder_3v7-RTL " "Found design unit 7: altfp_convert0_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 701 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert0_altpriority_encoder_6v7-RTL " "Found design unit 8: altfp_convert0_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 721 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert0_altpriority_encoder_bv7-RTL " "Found design unit 9: altfp_convert0_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 778 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert0_altpriority_encoder_r08-RTL " "Found design unit 10: altfp_convert0_altpriority_encoder_r08-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_convert0_altpriority_encoder_q08-RTL " "Found design unit 11: altfp_convert0_altpriority_encoder_q08-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_convert0_altpriority_encoder_0c6-RTL " "Found design unit 12: altfp_convert0_altpriority_encoder_0c6-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 967 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_convert0_altfp_convert_5tm-RTL " "Found design unit 13: altfp_convert0_altfp_convert_5tm-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 1034 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_convert0-RTL " "Found design unit 14: altfp_convert0-RTL" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert0_altbarrel_shift_drf " "Found entity 1: altfp_convert0_altbarrel_shift_drf" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert0_altpriority_encoder_3e8 " "Found entity 2: altfp_convert0_altpriority_encoder_3e8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert0_altpriority_encoder_6e8 " "Found entity 3: altfp_convert0_altpriority_encoder_6e8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert0_altpriority_encoder_be8 " "Found entity 4: altfp_convert0_altpriority_encoder_be8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert0_altpriority_encoder_rf8 " "Found entity 5: altfp_convert0_altpriority_encoder_rf8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert0_altpriority_encoder_qf8 " "Found entity 6: altfp_convert0_altpriority_encoder_qf8" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert0_altpriority_encoder_3v7 " "Found entity 7: altfp_convert0_altpriority_encoder_3v7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert0_altpriority_encoder_6v7 " "Found entity 8: altfp_convert0_altpriority_encoder_6v7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert0_altpriority_encoder_bv7 " "Found entity 9: altfp_convert0_altpriority_encoder_bv7" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert0_altpriority_encoder_r08 " "Found entity 10: altfp_convert0_altpriority_encoder_r08" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_convert0_altpriority_encoder_q08 " "Found entity 11: altfp_convert0_altpriority_encoder_q08" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_convert0_altpriority_encoder_0c6 " "Found entity 12: altfp_convert0_altpriority_encoder_0c6" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_convert0_altfp_convert_5tm " "Found entity 13: altfp_convert0_altfp_convert_5tm" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_convert0 " "Found entity 14: altfp_convert0" {  } { { "altfp_convert0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert0.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altfp_convert1.vhd 28 14 " "Found 28 design units, including 14 entities, in source file altfp_convert1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_convert1_altbarrel_shift_drf-RTL " "Found design unit 1: altfp_convert1_altbarrel_shift_drf-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_convert1_altpriority_encoder_3e8-RTL " "Found design unit 2: altfp_convert1_altpriority_encoder_3e8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_convert1_altpriority_encoder_6e8-RTL " "Found design unit 3: altfp_convert1_altpriority_encoder_6e8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 448 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 altfp_convert1_altpriority_encoder_be8-RTL " "Found design unit 4: altfp_convert1_altpriority_encoder_be8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 502 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 altfp_convert1_altpriority_encoder_rf8-RTL " "Found design unit 5: altfp_convert1_altpriority_encoder_rf8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 562 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 altfp_convert1_altpriority_encoder_qf8-RTL " "Found design unit 6: altfp_convert1_altpriority_encoder_qf8-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 622 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 altfp_convert1_altpriority_encoder_3v7-RTL " "Found design unit 7: altfp_convert1_altpriority_encoder_3v7-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 701 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 altfp_convert1_altpriority_encoder_6v7-RTL " "Found design unit 8: altfp_convert1_altpriority_encoder_6v7-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 721 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 altfp_convert1_altpriority_encoder_bv7-RTL " "Found design unit 9: altfp_convert1_altpriority_encoder_bv7-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 778 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 altfp_convert1_altpriority_encoder_r08-RTL " "Found design unit 10: altfp_convert1_altpriority_encoder_r08-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 841 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 altfp_convert1_altpriority_encoder_q08-RTL " "Found design unit 11: altfp_convert1_altpriority_encoder_q08-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 904 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 altfp_convert1_altpriority_encoder_0c6-RTL " "Found design unit 12: altfp_convert1_altpriority_encoder_0c6-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 967 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 altfp_convert1_altfp_convert_5tm-RTL " "Found design unit 13: altfp_convert1_altfp_convert_5tm-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1034 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 altfp_convert1-RTL " "Found design unit 14: altfp_convert1-RTL" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_convert1_altbarrel_shift_drf " "Found entity 1: altfp_convert1_altbarrel_shift_drf" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_convert1_altpriority_encoder_3e8 " "Found entity 2: altfp_convert1_altpriority_encoder_3e8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_convert1_altpriority_encoder_6e8 " "Found entity 3: altfp_convert1_altpriority_encoder_6e8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "4 altfp_convert1_altpriority_encoder_be8 " "Found entity 4: altfp_convert1_altpriority_encoder_be8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "5 altfp_convert1_altpriority_encoder_rf8 " "Found entity 5: altfp_convert1_altpriority_encoder_rf8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "6 altfp_convert1_altpriority_encoder_qf8 " "Found entity 6: altfp_convert1_altpriority_encoder_qf8" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 613 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "7 altfp_convert1_altpriority_encoder_3v7 " "Found entity 7: altfp_convert1_altpriority_encoder_3v7" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 693 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "8 altfp_convert1_altpriority_encoder_6v7 " "Found entity 8: altfp_convert1_altpriority_encoder_6v7" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 713 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "9 altfp_convert1_altpriority_encoder_bv7 " "Found entity 9: altfp_convert1_altpriority_encoder_bv7" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 770 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "10 altfp_convert1_altpriority_encoder_r08 " "Found entity 10: altfp_convert1_altpriority_encoder_r08" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 833 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "11 altfp_convert1_altpriority_encoder_q08 " "Found entity 11: altfp_convert1_altpriority_encoder_q08" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 896 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "12 altfp_convert1_altpriority_encoder_0c6 " "Found entity 12: altfp_convert1_altpriority_encoder_0c6" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 959 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "13 altfp_convert1_altfp_convert_5tm " "Found entity 13: altfp_convert1_altfp_convert_5tm" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1025 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""} { "Info" "ISGN_ENTITY_NAME" "14 altfp_convert1 " "Found entity 14: altfp_convert1" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/altfp_div0.vhd 6 3 " "Found 6 design units, including 3 entities, in source file output_files/altfp_div0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altfp_div0_altfp_div_pst_f5f-RTL " "Found design unit 1: altfp_div0_altfp_div_pst_f5f-RTL" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altfp_div0_altfp_div_79h-RTL " "Found design unit 2: altfp_div0_altfp_div_79h-RTL" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 2803 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 altfp_div0-RTL " "Found design unit 3: altfp_div0-RTL" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 2852 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_ENTITY_NAME" "1 altfp_div0_altfp_div_pst_f5f " "Found entity 1: altfp_div0_altfp_div_pst_f5f" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_ENTITY_NAME" "2 altfp_div0_altfp_div_79h " "Found entity 2: altfp_div0_altfp_div_79h" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 2793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_ENTITY_NAME" "3 altfp_div0 " "Found entity 3: altfp_div0" {  } { { "output_files/altfp_div0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/altfp_div0.vhd" 2841 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file output_files/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_f69-RTL " "Found design unit 1: lpm_constant0_lpm_constant_f69-RTL" {  } { { "output_files/lpm_constant0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "output_files/lpm_constant0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_f69 " "Found entity 1: lpm_constant0_lpm_constant_f69" {  } { { "output_files/lpm_constant0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "output_files/lpm_constant0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lpm_constant1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file output_files/lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1_lpm_constant_o49-RTL " "Found design unit 1: lpm_constant1_lpm_constant_o49-RTL" {  } { { "output_files/lpm_constant1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant1-RTL " "Found design unit 2: lpm_constant1-RTL" {  } { { "output_files/lpm_constant1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_o49 " "Found entity 1: lpm_constant1_lpm_constant_o49" {  } { { "output_files/lpm_constant1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "output_files/lpm_constant1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657367930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Secador " "Elaborating entity \"Secador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1542657368695 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "Z_PWM " "Found inconsistent dimensions for element \"Z_PWM\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 448 -152 -32 464 "Z_PWM\[7..0\]" "" } { 648 128 189 664 "Z_PWM\[7\]" "" } { 608 4976 5040 624 "Z_PWM\[8..0\]" "" } { 1144 5824 6360 1160 "Z_PWM" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657368726 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Z_PWM " "Converted elements in bus name \"Z_PWM\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Z_PWM\[7..0\] Z_PWM7..0 " "Converted element name(s) from \"Z_PWM\[7..0\]\" to \"Z_PWM7..0\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 448 -152 -32 464 "Z_PWM\[7..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368726 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Z_PWM\[7\] Z_PWM7 " "Converted element name(s) from \"Z_PWM\[7\]\" to \"Z_PWM7\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 648 128 189 664 "Z_PWM\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368726 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Z_PWM\[8..0\] Z_PWM8..0 " "Converted element name(s) from \"Z_PWM\[8..0\]\" to \"Z_PWM8..0\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 608 4976 5040 624 "Z_PWM\[8..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368726 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 448 -152 -32 464 "Z_PWM\[7..0\]" "" } { 648 128 189 664 "Z_PWM\[7\]" "" } { 608 4976 5040 624 "Z_PWM\[8..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1542657368726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg0 lpm_shiftreg0:inst47 " "Elaborating entity \"lpm_shiftreg0\" for hierarchy \"lpm_shiftreg0:inst47\"" {  } { { "Secador.bdf" "inst47" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 344 488 528 "inst47" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "output_files/lpm_shiftreg0.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657368804 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg0:inst47\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368820 ""}  } { { "output_files/lpm_shiftreg0.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_shiftreg0.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657368820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst61 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst61\"" {  } { { "Secador.bdf" "inst61" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 176 288 688 "inst61" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst61 " "Elaborated megafunction instantiation \"BUSMUX:inst61\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 176 288 688 "inst61" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657368835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst61 " "Instantiated megafunction \"BUSMUX:inst61\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368835 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 176 288 688 "inst61" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657368835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst61\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst61\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst61\|lpm_mux:\$00000 BUSMUX:inst61 " "Elaborated megafunction instantiation \"BUSMUX:inst61\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst61\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 176 288 688 "inst61" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lmc " "Found entity 1: mux_lmc" {  } { { "db/mux_lmc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mux_lmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657368929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657368929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lmc BUSMUX:inst61\|lpm_mux:\$00000\|mux_lmc:auto_generated " "Elaborating entity \"mux_lmc\" for hierarchy \"BUSMUX:inst61\|lpm_mux:\$00000\|mux_lmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_PWM_EN altfp_compare_PWM_EN:inst45 " "Elaborating entity \"altfp_compare_PWM_EN\" for hierarchy \"altfp_compare_PWM_EN:inst45\"" {  } { { "Secador.bdf" "inst45" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 208 5472 5656 408 "inst45" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_PWM_EN_altfp_compare_h3b altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component " "Elaborating entity \"altfp_compare_PWM_EN_altfp_compare_h3b\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\"" {  } { { "altfp_compare_PWM_EN.vhd" "altfp_compare_PWM_EN_altfp_compare_h3b_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\"" {  } { { "altfp_compare_PWM_EN.vhd" "cmpr1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\"" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 734 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657368991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657368991 ""}  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 734 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657368991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_28i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_28i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_28i " "Found entity 1: cmpr_28i" {  } { { "db/cmpr_28i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_28i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657369085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657369085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_28i altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated " "Elaborating entity \"cmpr_28i\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr1\|cmpr_28i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\"" {  } { { "altfp_compare_PWM_EN.vhd" "cmpr4" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\"" {  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 767 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657369116 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 7 " "Parameter \"LPM_WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369116 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369116 ""}  } { { "altfp_compare_PWM_EN.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_compare_PWM_EN.vhd" 767 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657369116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_18i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_18i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_18i " "Found entity 1: cmpr_18i" {  } { { "db/cmpr_18i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_18i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657369210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657369210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_18i altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\|cmpr_18i:auto_generated " "Elaborating entity \"cmpr_18i\" for hierarchy \"altfp_compare_PWM_EN:inst45\|altfp_compare_PWM_EN_altfp_compare_h3b:altfp_compare_PWM_EN_altfp_compare_h3b_component\|lpm_compare:cmpr4\|cmpr_18i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_LIM TIME_LIM:inst46 " "Elaborating entity \"TIME_LIM\" for hierarchy \"TIME_LIM:inst46\"" {  } { { "Secador.bdf" "inst46" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 224 5280 5392 272 "inst46" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_LIM_lpm_constant_m29 TIME_LIM:inst46\|TIME_LIM_lpm_constant_m29:TIME_LIM_lpm_constant_m29_component " "Elaborating entity \"TIME_LIM_lpm_constant_m29\" for hierarchy \"TIME_LIM:inst46\|TIME_LIM_lpm_constant_m29:TIME_LIM_lpm_constant_m29_component\"" {  } { { "TIME_LIM.vhd" "TIME_LIM_lpm_constant_m29_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_LIM.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ADJUSTING_DATA altfp_mult_ADJUSTING_DATA:inst10 " "Elaborating entity \"altfp_mult_ADJUSTING_DATA\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\"" {  } { { "Secador.bdf" "inst10" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1200 1200 1424 1360 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_mult_ADJUSTING_DATA_altfp_mult_4ln altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component " "Elaborating entity \"altfp_mult_ADJUSTING_DATA_altfp_mult_4ln\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_add_adder" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657369303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369303 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657369303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9j " "Found entity 1: add_sub_b9j" {  } { { "db/add_sub_b9j.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_b9j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657369381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657369381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b9j altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated " "Elaborating entity \"add_sub_b9j\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_adj_adder" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369397 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1811 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657369397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_01h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_01h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_01h " "Found entity 1: add_sub_01h" {  } { { "db/add_sub_01h.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_01h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657369492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657369492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_01h altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated " "Elaborating entity \"add_sub_01h\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_adj_adder\|add_sub_01h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "exp_bias_subtr" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657369508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369508 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1824 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657369508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_egg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_egg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_egg " "Found entity 1: add_sub_egg" {  } { { "db/add_sub_egg.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_egg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657369586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657369586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_egg altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated " "Elaborating entity \"add_sub_egg\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_bias_subtr\|add_sub_egg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "man_round_adder" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369602 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1838 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657369602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmg " "Found entity 1: add_sub_cmg" {  } { { "db/add_sub_cmg.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_cmg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657369680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657369680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmg altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated " "Elaborating entity \"add_sub_cmg\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:man_round_adder\|add_sub_cmg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "man_product2_mult" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\"" {  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 5 " "Parameter \"LPM_PIPELINE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=NO " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369726 ""}  } { { "altfp_mult_ADJUSTING_DATA.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_mult_ADJUSTING_DATA.vhd" 1883 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657369726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2cs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2cs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2cs " "Found entity 1: mult_2cs" {  } { { "db/mult_2cs.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657369851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657369851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2cs altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated " "Elaborating entity \"mult_2cs\" for hierarchy \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1 altfp_convert1:inst66611 " "Elaborating entity \"altfp_convert1\" for hierarchy \"altfp_convert1:inst66611\"" {  } { { "Secador.bdf" "inst66611" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1200 920 1144 1296 "inst66611" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altfp_convert_5tm altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component " "Elaborating entity \"altfp_convert1_altfp_convert_5tm\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\"" {  } { { "altfp_convert1.vhd" "altfp_convert1_altfp_convert_5tm_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altbarrel_shift_drf altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altbarrel_shift_drf:altbarrel_shift5 " "Elaborating entity \"altfp_convert1_altbarrel_shift_drf\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altbarrel_shift_drf:altbarrel_shift5\"" {  } { { "altfp_convert1.vhd" "altbarrel_shift5" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_0c6 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2 " "Elaborating entity \"altfp_convert1_altpriority_encoder_0c6\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_qf8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10 " "Elaborating entity \"altfp_convert1_altpriority_encoder_qf8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder10" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_rf8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11 " "Elaborating entity \"altfp_convert1_altpriority_encoder_rf8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder11" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_be8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13 " "Elaborating entity \"altfp_convert1_altpriority_encoder_be8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder13" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657369992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_6e8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder15 " "Elaborating entity \"altfp_convert1_altpriority_encoder_6e8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder15\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder15" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_3e8 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder15\|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder17 " "Elaborating entity \"altfp_convert1_altpriority_encoder_3e8\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_qf8:altpriority_encoder10\|altfp_convert1_altpriority_encoder_rf8:altpriority_encoder11\|altfp_convert1_altpriority_encoder_be8:altpriority_encoder13\|altfp_convert1_altpriority_encoder_6e8:altpriority_encoder15\|altfp_convert1_altpriority_encoder_3e8:altpriority_encoder17\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder17" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_q08 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9 " "Elaborating entity \"altfp_convert1_altpriority_encoder_q08\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder9" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_r08 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19 " "Elaborating entity \"altfp_convert1_altpriority_encoder_r08\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder19" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_bv7 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21 " "Elaborating entity \"altfp_convert1_altpriority_encoder_bv7\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder21" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_6v7 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder23 " "Elaborating entity \"altfp_convert1_altpriority_encoder_6v7\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder23\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder23" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert1_altpriority_encoder_3v7 altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder23\|altfp_convert1_altpriority_encoder_3v7:altpriority_encoder25 " "Elaborating entity \"altfp_convert1_altpriority_encoder_3v7\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|altfp_convert1_altpriority_encoder_0c6:altpriority_encoder2\|altfp_convert1_altpriority_encoder_q08:altpriority_encoder9\|altfp_convert1_altpriority_encoder_r08:altpriority_encoder19\|altfp_convert1_altpriority_encoder_bv7:altpriority_encoder21\|altfp_convert1_altpriority_encoder_6v7:altpriority_encoder23\|altfp_convert1_altpriority_encoder_3v7:altpriority_encoder25\"" {  } { { "altfp_convert1.vhd" "altpriority_encoder25" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert1.vhd" "add_sub1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657370820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370820 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657370820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mui " "Found entity 1: add_sub_mui" {  } { { "db/add_sub_mui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_mui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657370914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657370914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mui altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\|add_sub_mui:auto_generated " "Elaborating entity \"add_sub_mui\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub1\|add_sub_mui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert1.vhd" "add_sub3" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657370930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657370930 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657370930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ui " "Found entity 1: add_sub_9ui" {  } { { "db/add_sub_9ui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_9ui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657371008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657371008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ui altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated " "Elaborating entity \"add_sub_9ui\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub3\|add_sub_9ui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_convert1.vhd" "add_sub6" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1570 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371023 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1570 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_edj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_edj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_edj " "Found entity 1: add_sub_edj" {  } { { "db/add_sub_edj.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_edj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657371117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657371117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_edj altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated " "Elaborating entity \"add_sub_edj\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub6\|add_sub_edj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert1.vhd" "add_sub7" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1583 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371132 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1583 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert1.vhd" "add_sub8" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1596 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371148 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1596 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ti " "Found entity 1: add_sub_8ti" {  } { { "db/add_sub_8ti.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_8ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657371226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657371226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ti altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated " "Elaborating entity \"add_sub_8ti\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_add_sub:add_sub8\|add_sub_8ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\"" {  } { { "altfp_convert1.vhd" "cmpr4" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\"" {  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1614 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371242 ""}  } { { "altfp_convert1.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert1.vhd" 1614 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vth " "Found entity 1: cmpr_vth" {  } { { "db/cmpr_vth.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_vth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657371335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657371335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vth altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated " "Elaborating entity \"cmpr_vth\" for hierarchy \"altfp_convert1:inst66611\|altfp_convert1_altfp_convert_5tm:altfp_convert1_altfp_convert_5tm_component\|lpm_compare:cmpr4\|cmpr_vth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Zero Zero:inst " "Elaborating entity \"Zero\" for hierarchy \"Zero:inst\"" {  } { { "Secador.bdf" "inst" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 2352 1504 1616 2400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Zero.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371366 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "Zero.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Zero:inst\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"Zero:inst\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371366 ""}  } { { "Zero.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Zero.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_CONTADOR_GLOBAL_MS lpm_counter_CONTADOR_GLOBAL_MS:inst5 " "Elaborating entity \"lpm_counter_CONTADOR_GLOBAL_MS\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\"" {  } { { "Secador.bdf" "inst5" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1208 656 800 1304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371413 ""}  } { { "lpm_counter_CONTADOR_GLOBAL_MS.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_CONTADOR_GLOBAL_MS.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b4i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b4i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b4i " "Found entity 1: cntr_b4i" {  } { { "db/cntr_b4i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_b4i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657371507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657371507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b4i lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated " "Elaborating entity \"cntr_b4i\" for hierarchy \"lpm_counter_CONTADOR_GLOBAL_MS:inst5\|lpm_counter:LPM_COUNTER_component\|cntr_b4i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_TIMER_GLOBAL lpm_counter_TIMER_GLOBAL:inst1 " "Elaborating entity \"lpm_counter_TIMER_GLOBAL\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\"" {  } { { "Secador.bdf" "inst1" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1240 344 488 1320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371538 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 50000 " "Parameter \"lpm_modulus\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371538 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371538 ""}  } { { "lpm_counter_TIMER_GLOBAL.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_TIMER_GLOBAL.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s8k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s8k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s8k " "Found entity 1: cntr_s8k" {  } { { "db/cntr_s8k.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657371632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657371632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s8k lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated " "Elaborating entity \"cntr_s8k\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rdc " "Found entity 1: cmpr_rdc" {  } { { "db/cmpr_rdc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_rdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657371725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657371725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rdc lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2 " "Elaborating entity \"cmpr_rdc\" for hierarchy \"lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2\"" {  } { { "db/cntr_s8k.tdf" "cmpr2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 119 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_ADJUSTER TIME_ADJUSTER:inst24 " "Elaborating entity \"TIME_ADJUSTER\" for hierarchy \"TIME_ADJUSTER:inst24\"" {  } { { "Secador.bdf" "inst24" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1304 1032 1144 1352 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_ADJUSTER_lpm_constant_p49 TIME_ADJUSTER:inst24\|TIME_ADJUSTER_lpm_constant_p49:TIME_ADJUSTER_lpm_constant_p49_component " "Elaborating entity \"TIME_ADJUSTER_lpm_constant_p49\" for hierarchy \"TIME_ADJUSTER:inst24\|TIME_ADJUSTER_lpm_constant_p49:TIME_ADJUSTER_lpm_constant_p49_component\"" {  } { { "TIME_ADJUSTER.vhd" "TIME_ADJUSTER_lpm_constant_p49_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/TIME_ADJUSTER.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT altfp_convert_FP_TO_INT:inst51 " "Elaborating entity \"altfp_convert_FP_TO_INT\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\"" {  } { { "Secador.bdf" "inst51" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 576 4752 4976 672 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT_altfp_convert_bqm altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component " "Elaborating entity \"altfp_convert_FP_TO_INT_altfp_convert_bqm\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "altfp_convert_FP_TO_INT_altfp_convert_bqm_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_FP_TO_INT_altbarrel_shift_arf altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6 " "Elaborating entity \"altfp_convert_FP_TO_INT_altbarrel_shift_arf\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altfp_convert_FP_TO_INT_altbarrel_shift_arf:altbarrel_shift6\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "altbarrel_shift6" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub4" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371803 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1568 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub5" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371819 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1580 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ti " "Found entity 1: add_sub_5ti" {  } { { "db/add_sub_5ti.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_5ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657371912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657371912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5ti altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated " "Elaborating entity \"add_sub_5ti\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub5\|add_sub_5ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub7" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371928 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657371928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657371928 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1592 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657371928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3cj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3cj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3cj " "Found entity 1: add_sub_3cj" {  } { { "db/add_sub_3cj.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_3cj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657372006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657372006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3cj altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated " "Elaborating entity \"add_sub_3cj\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub7\|add_sub_3cj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub8" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372022 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1612 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657372022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vbj " "Found entity 1: add_sub_vbj" {  } { { "db/add_sub_vbj.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_vbj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657372115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657372115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vbj altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated " "Elaborating entity \"add_sub_vbj\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub8\|add_sub_vbj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "add_sub9" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657372131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372131 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1625 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657372131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ti " "Found entity 1: add_sub_4ti" {  } { { "db/add_sub_4ti.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_4ti.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657372209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657372209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ti altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated " "Elaborating entity \"add_sub_4ti\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_add_sub:add_sub9\|add_sub_4ti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657372224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372224 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1636 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657372224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "cmpr2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657372240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372240 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372240 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1647 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657372240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oth " "Found entity 1: cmpr_oth" {  } { { "db/cmpr_oth.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_oth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657372334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657372334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oth altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated " "Elaborating entity \"cmpr_oth\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:cmpr2\|cmpr_oth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "max_shift_compare" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\"" {  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657372350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372350 ""}  } { { "altfp_convert_FP_TO_INT.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_FP_TO_INT.vhd" 1667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657372350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_nth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657372444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657372444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nth altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated " "Elaborating entity \"cmpr_nth\" for hierarchy \"altfp_convert_FP_TO_INT:inst51\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|lpm_compare:max_shift_compare\|cmpr_nth:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_PWM_FREQ_DIV lpm_counter_PWM_FREQ_DIV:inst38 " "Elaborating entity \"lpm_counter_PWM_FREQ_DIV\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\"" {  } { { "Secador.bdf" "inst38" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 16 4456 4600 96 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657372475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 5 " "Parameter \"lpm_modulus\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372475 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372475 ""}  } { { "lpm_counter_PWM_FREQ_DIV.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM_FREQ_DIV.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657372475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qui " "Found entity 1: cntr_qui" {  } { { "db/cntr_qui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657372553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657372553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qui lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated " "Elaborating entity \"cntr_qui\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7cc " "Found entity 1: cmpr_7cc" {  } { { "db/cmpr_7cc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_7cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657372647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657372647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7cc lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|cmpr_7cc:cmpr3 " "Elaborating entity \"cmpr_7cc\" for hierarchy \"lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|cmpr_7cc:cmpr3\"" {  } { { "db/cntr_qui.tdf" "cmpr3" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst6669 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst6669\"" {  } { { "Secador.bdf" "inst6669" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 584 3992 4104 696 "inst6669" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372772 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst6669 " "Elaborated megafunction instantiation \"LPM_LATCH:inst6669\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 584 3992 4104 696 "inst6669" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657372772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst6669 " "Instantiated megafunction \"LPM_LATCH:inst6669\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372772 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 584 3992 4104 696 "inst6669" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657372772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_SPI_STATE_RECEIVE lpm_counter_SPI_STATE_RECEIVE:inst7 " "Elaborating entity \"lpm_counter_SPI_STATE_RECEIVE\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\"" {  } { { "Secador.bdf" "inst7" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 48 368 512 144 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\"" {  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657372803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372803 ""}  } { { "waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/waveforms/lpm_counter_SPI_STATE_RECEIVE.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657372803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o2i " "Found entity 1: cntr_o2i" {  } { { "db/cntr_o2i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657372881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657372881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o2i lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated " "Elaborating entity \"cntr_o2i\" for hierarchy \"lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657372897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP altfp_convert_INT_TO_FP:inst3 " "Elaborating entity \"altfp_convert_INT_TO_FP\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\"" {  } { { "Secador.bdf" "inst3" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 264 1944 2168 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altfp_convert_tsm altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component " "Elaborating entity \"altfp_convert_INT_TO_FP_altfp_convert_tsm\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altfp_convert_INT_TO_FP_altfp_convert_tsm_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altbarrel_shift_7rf altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_7rf:altbarrel_shift5 " "Elaborating entity \"altfp_convert_INT_TO_FP_altbarrel_shift_7rf\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altbarrel_shift_7rf:altbarrel_shift5\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altbarrel_shift5" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_rb6 altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_rb6\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_bv7 altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_bv7\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder6" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_6v7 altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_6v7\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder8" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_3v7 altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_3v7\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder10" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_3e8 altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_3e8\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6v7:altpriority_encoder8\|altfp_convert_INT_TO_FP_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder11" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_6e8 altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_6e8\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_bv7:altpriority_encoder6\|altfp_convert_INT_TO_FP_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder9" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_convert_INT_TO_FP_altpriority_encoder_be8 altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"altfp_convert_INT_TO_FP_altpriority_encoder_be8\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altfp_convert_INT_TO_FP_altpriority_encoder_rb6:altpriority_encoder2\|altfp_convert_INT_TO_FP_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "altpriority_encoder7" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "add_sub1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657373255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373255 ""}  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1027 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657373255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hui " "Found entity 1: add_sub_hui" {  } { { "db/add_sub_hui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hui.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657373349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657373349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hui altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\|add_sub_hui:auto_generated " "Elaborating entity \"add_sub_hui\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub1\|add_sub_hui:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "add_sub3" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657373365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373365 ""}  } { { "altfp_convert_INT_TO_FP.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_convert_INT_TO_FP.vhd" 1038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657373365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH LPM_LATCH:inst13 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"LPM_LATCH:inst13\"" {  } { { "Secador.bdf" "inst13" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 224 1232 1344 336 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373380 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_LATCH:inst13 " "Elaborated megafunction instantiation \"LPM_LATCH:inst13\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 224 1232 1344 336 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657373380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_LATCH:inst13 " "Instantiated megafunction \"LPM_LATCH:inst13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373380 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 224 1232 1344 336 "inst13" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657373380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg_SPI_RECEIVE lpm_shiftreg_SPI_RECEIVE:inst55 " "Elaborating entity \"lpm_shiftreg_SPI_RECEIVE\" for hierarchy \"lpm_shiftreg_SPI_RECEIVE:inst55\"" {  } { { "Secador.bdf" "inst55" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 216 360 504 296 "inst55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657373396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"lpm_shiftreg_SPI_RECEIVE:inst55\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373396 ""}  } { { "lpm_shiftreg_SPI_RECEIVE.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_shiftreg_SPI_RECEIVE.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657373396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst69 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst69\"" {  } { { "Secador.bdf" "inst69" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 600 2000 2112 648 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1_lpm_constant_o49 lpm_constant1:inst69\|lpm_constant1_lpm_constant_o49:lpm_constant1_lpm_constant_o49_component " "Elaborating entity \"lpm_constant1_lpm_constant_o49\" for hierarchy \"lpm_constant1:inst69\|lpm_constant1_lpm_constant_o49:lpm_constant1_lpm_constant_o49_component\"" {  } { { "output_files/lpm_constant1.vhd" "lpm_constant1_lpm_constant_o49_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/lpm_constant1.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CONSTANT PWM_CONSTANT:inst52 " "Elaborating entity \"PWM_CONSTANT\" for hierarchy \"PWM_CONSTANT:inst52\"" {  } { { "Secador.bdf" "inst52" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 632 4256 4368 680 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CONSTANT_lpm_constant_v29 PWM_CONSTANT:inst52\|PWM_CONSTANT_lpm_constant_v29:PWM_CONSTANT_lpm_constant_v29_component " "Elaborating entity \"PWM_CONSTANT_lpm_constant_v29\" for hierarchy \"PWM_CONSTANT:inst52\|PWM_CONSTANT_lpm_constant_v29:PWM_CONSTANT_lpm_constant_v29_component\"" {  } { { "PWM_CONSTANT.vhd" "PWM_CONSTANT_lpm_constant_v29_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/PWM_CONSTANT.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst11 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst11\"" {  } { { "Secador.bdf" "inst11" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 -32 80 488 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst11 " "Elaborated megafunction instantiation \"BUSMUX:inst11\"" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 -32 80 488 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657373459 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst11 " "Instantiated megafunction \"BUSMUX:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373459 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 -32 80 488 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657373459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst11\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst11\|lpm_mux:\$00000 BUSMUX:inst11 " "Elaborated megafunction instantiation \"BUSMUX:inst11\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst11\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 400 -32 80 488 "inst11" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657373553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657373553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst11\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare_PWM_I lpm_compare_PWM_I:inst37 " "Elaborating entity \"lpm_compare_PWM_I\" for hierarchy \"lpm_compare_PWM_I:inst37\"" {  } { { "Secador.bdf" "inst37" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 64 5048 5176 160 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare_PWM_I.vhd" "LPM_COMPARE_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare_PWM_I.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657373584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373584 ""}  } { { "lpm_compare_PWM_I.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_compare_PWM_I.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657373584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_iag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_iag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_iag " "Found entity 1: cmpr_iag" {  } { { "db/cmpr_iag.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_iag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657373662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657373662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_iag lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\|cmpr_iag:auto_generated " "Elaborating entity \"cmpr_iag\" for hierarchy \"lpm_compare_PWM_I:inst37\|lpm_compare:LPM_COMPARE_component\|cmpr_iag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter_PWM lpm_counter_PWM:inst36 " "Elaborating entity \"lpm_counter_PWM\" for hierarchy \"lpm_counter_PWM:inst36\"" {  } { { "Secador.bdf" "inst36" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 4776 4920 120 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM.vhd" "LPM_COUNTER_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657373693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373693 ""}  } { { "lpm_counter_PWM.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/lpm_counter_PWM.vhd" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657373693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skh " "Found entity 1: cntr_skh" {  } { { "db/cntr_skh.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_skh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657373787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657373787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skh lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_skh:auto_generated " "Elaborating entity \"cntr_skh\" for hierarchy \"lpm_counter_PWM:inst36\|lpm_counter:LPM_COUNTER_component\|cntr_skh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657373787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X altfp_adder_X:inst26 " "Elaborating entity \"altfp_adder_X\" for hierarchy \"altfp_adder_X:inst26\"" {  } { { "Secador.bdf" "inst26" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 160 3760 3944 392 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altfp_add_sub_j0j altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component " "Elaborating entity \"altfp_adder_X_altfp_add_sub_j0j\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\"" {  } { { "altfp_adder_X.vhd" "altfp_adder_X_altfp_add_sub_j0j_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altbarrel_shift_h0e altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_h0e:lbarrel_shift " "Elaborating entity \"altfp_adder_X_altbarrel_shift_h0e\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_h0e:lbarrel_shift\"" {  } { { "altfp_adder_X.vhd" "lbarrel_shift" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altbarrel_shift_6hb altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_6hb:rbarrel_shift " "Elaborating entity \"altfp_adder_X_altbarrel_shift_6hb\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altbarrel_shift_6hb:rbarrel_shift\"" {  } { { "altfp_adder_X.vhd" "rbarrel_shift" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_qb6 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"altfp_adder_X_altpriority_encoder_qb6\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "altfp_adder_X.vhd" "leading_zeroes_cnt" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_r08 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_r08\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder7" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_be8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_be8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder10" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_6e8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_6e8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder11" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_3e8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\|altfp_adder_X_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_3e8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_be8:altpriority_encoder10\|altfp_adder_X_altpriority_encoder_6e8:altpriority_encoder11\|altfp_adder_X_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder13" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_bv7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_bv7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder9" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_6v7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_6v7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder15" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_3v7 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\|altfp_adder_X_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_3v7\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_r08:altpriority_encoder7\|altfp_adder_X_altpriority_encoder_bv7:altpriority_encoder9\|altfp_adder_X_altpriority_encoder_6v7:altpriority_encoder15\|altfp_adder_X_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder17" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_rf8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_rf8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_qb6:leading_zeroes_cnt\|altfp_adder_X_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder8" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_e48 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"altfp_adder_X_altpriority_encoder_e48\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "altfp_adder_X.vhd" "trailing_zeros_cnt" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 3997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_fj8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_fj8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder21" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_vh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_vh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder23" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_qh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_qh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder25" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_nh8 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\|altfp_adder_X_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_nh8\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_fj8:altpriority_encoder21\|altfp_adder_X_altpriority_encoder_vh8:altpriority_encoder23\|altfp_adder_X_altpriority_encoder_qh8:altpriority_encoder25\|altfp_adder_X_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder27" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_f48 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_f48\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder22" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_v28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_v28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder30" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_q28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_q28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder32" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_adder_X_altpriority_encoder_n28 altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\|altfp_adder_X_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"altfp_adder_X_altpriority_encoder_n28\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altfp_adder_X_altpriority_encoder_e48:trailing_zeros_cnt\|altfp_adder_X_altpriority_encoder_f48:altpriority_encoder22\|altfp_adder_X_altpriority_encoder_v28:altpriority_encoder30\|altfp_adder_X_altpriority_encoder_q28:altpriority_encoder32\|altfp_adder_X_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "altfp_adder_X.vhd" "altpriority_encoder34" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_adder_X.vhd" "add_sub1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657374988 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4514 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657374988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_38g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_38g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_38g " "Found entity 1: add_sub_38g" {  } { { "db/add_sub_38g.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_38g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_38g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated " "Elaborating entity \"add_sub_38g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub1\|add_sub_38g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_adder_X.vhd" "add_sub2" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375097 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_adder_X.vhd" "add_sub3" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375113 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4536 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_08g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_08g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_08g " "Found entity 1: add_sub_08g" {  } { { "db/add_sub_08g.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_08g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_08g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated " "Elaborating entity \"add_sub_08g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub3\|add_sub_08g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_adder_X.vhd" "add_sub4" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375206 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4547 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_27g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_27g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_27g " "Found entity 1: add_sub_27g" {  } { { "db/add_sub_27g.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_27g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_27g altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated " "Elaborating entity \"add_sub_27g\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub4\|add_sub_27g:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_adder_X.vhd" "add_sub5" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375316 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4558 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2lj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2lj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2lj " "Found entity 1: add_sub_2lj" {  } { { "db/add_sub_2lj.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_2lj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2lj altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated " "Elaborating entity \"add_sub_2lj\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub5\|add_sub_2lj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_adder_X.vhd" "add_sub6" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375409 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4574 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_lower" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375425 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375425 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375425 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375425 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4595 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hll " "Found entity 1: add_sub_hll" {  } { { "db/add_sub_hll.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hll altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated " "Elaborating entity \"add_sub_hll\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_hll:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_upper0" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375534 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4613 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m6l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m6l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m6l " "Found entity 1: add_sub_m6l" {  } { { "db/add_sub_m6l.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_m6l.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m6l altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated " "Elaborating entity \"add_sub_m6l\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_m6l:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_adder_X.vhd" "man_2comp_res_upper1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375628 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4630 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_adder_X.vhd" "man_add_sub_upper0" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375659 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "man_add_sub_upper1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375674 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4692 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_adder_X.vhd" "man_res_rounding_add_sub_lower" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375690 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ng " "Found entity 1: add_sub_8ng" {  } { { "db/add_sub_8ng.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_8ng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ng altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated " "Elaborating entity \"add_sub_8ng\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_8ng:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "man_res_rounding_add_sub_upper1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375799 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4731 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hvg " "Found entity 1: add_sub_hvg" {  } { { "db/add_sub_hvg.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_hvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hvg altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated " "Elaborating entity \"add_sub_hvg\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_hvg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_adder_X.vhd" "trailing_zeros_limit_comparator" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657375893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375893 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375893 ""}  } { { "altfp_adder_X.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/altfp_adder_X.vhd" 4743 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657375893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lmh " "Found entity 1: cmpr_lmh" {  } { { "db/cmpr_lmh.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657375986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657375986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lmh altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated " "Elaborating entity \"cmpr_lmh\" for hierarchy \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_lmh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657375986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPHA_TIMES_VREF_ADJUST ALPHA_TIMES_VREF_ADJUST:inst21 " "Elaborating entity \"ALPHA_TIMES_VREF_ADJUST\" for hierarchy \"ALPHA_TIMES_VREF_ADJUST:inst21\"" {  } { { "Secador.bdf" "inst21" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 56 2056 2168 104 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657376486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69 ALPHA_TIMES_VREF_ADJUST:inst21\|ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69:ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69_component " "Elaborating entity \"ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69\" for hierarchy \"ALPHA_TIMES_VREF_ADJUST:inst21\|ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69:ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69_component\"" {  } { { "ALPHA_TIMES_VREF_ADJUST.vhd" "ALPHA_TIMES_VREF_ADJUST_lpm_constant_a69_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/ALPHA_TIMES_VREF_ADJUST.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657376501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romLin romLin:inst9 " "Elaborating entity \"romLin\" for hierarchy \"romLin:inst9\"" {  } { { "Secador.bdf" "inst9" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1080 3184 3400 1208 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romLin:inst9\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romLin:inst9\|altsyncram:altsyncram_component\"" {  } { { "components/romLin.vhd" "altsyncram_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romLin:inst9\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romLin:inst9\|altsyncram:altsyncram_component\"" {  } { { "components/romLin.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romLin:inst9\|altsyncram:altsyncram_component " "Instantiated megafunction \"romLin:inst9\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dataROM/coeflinear.mif " "Parameter \"init_file\" = \"../dataROM/coeflinear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377625 ""}  } { { "components/romLin.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romLin.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657377625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gb81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gb81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gb81 " "Found entity 1: altsyncram_gb81" {  } { { "db/altsyncram_gb81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_gb81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657377735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657377735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gb81 romLin:inst9\|altsyncram:altsyncram_component\|altsyncram_gb81:auto_generated " "Elaborating entity \"altsyncram_gb81\" for hierarchy \"romLin:inst9\|altsyncram:altsyncram_component\|altsyncram_gb81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderZ decoderZ:inst19 " "Elaborating entity \"decoderZ\" for hierarchy \"decoderZ:inst19\"" {  } { { "Secador.bdf" "inst19" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1224 2856 3040 1304 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_Z_T altfp_compare_Z_T:inst30 " "Elaborating entity \"altfp_compare_Z_T\" for hierarchy \"altfp_compare_Z_T:inst30\"" {  } { { "Secador.bdf" "inst30" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 784 2480 2664 984 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altfp_compare_Z_T_altfp_compare_h3b altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component " "Elaborating entity \"altfp_compare_Z_T_altfp_compare_h3b\" for hierarchy \"altfp_compare_Z_T:inst30\|altfp_compare_Z_T_altfp_compare_h3b:altfp_compare_Z_T_altfp_compare_h3b_component\"" {  } { { "components/altfp_compare_Z_T.vhd" "altfp_compare_Z_T_altfp_compare_h3b_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/altfp_compare_Z_T.vhd" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL0 INTERVAL0:inst14 " "Elaborating entity \"INTERVAL0\" for hierarchy \"INTERVAL0:inst14\"" {  } { { "Secador.bdf" "inst14" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 832 2320 2432 880 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL0_lpm_constant_219 INTERVAL0:inst14\|INTERVAL0_lpm_constant_219:INTERVAL0_lpm_constant_219_component " "Elaborating entity \"INTERVAL0_lpm_constant_219\" for hierarchy \"INTERVAL0:inst14\|INTERVAL0_lpm_constant_219:INTERVAL0_lpm_constant_219_component\"" {  } { { "INTERVAL0.vhd" "INTERVAL0_lpm_constant_219_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL0.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL1 INTERVAL1:inst15 " "Elaborating entity \"INTERVAL1\" for hierarchy \"INTERVAL1:inst15\"" {  } { { "Secador.bdf" "inst15" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1080 2320 2432 1128 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL1_lpm_constant_719 INTERVAL1:inst15\|INTERVAL1_lpm_constant_719:INTERVAL1_lpm_constant_719_component " "Elaborating entity \"INTERVAL1_lpm_constant_719\" for hierarchy \"INTERVAL1:inst15\|INTERVAL1_lpm_constant_719:INTERVAL1_lpm_constant_719_component\"" {  } { { "INTERVAL1.vhd" "INTERVAL1_lpm_constant_719_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL1.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657377953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL2 INTERVAL2:inst18 " "Elaborating entity \"INTERVAL2\" for hierarchy \"INTERVAL2:inst18\"" {  } { { "Secador.bdf" "inst18" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1328 2320 2432 1376 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL2_lpm_constant_h29 INTERVAL2:inst18\|INTERVAL2_lpm_constant_h29:INTERVAL2_lpm_constant_h29_component " "Elaborating entity \"INTERVAL2_lpm_constant_h29\" for hierarchy \"INTERVAL2:inst18\|INTERVAL2_lpm_constant_h29:INTERVAL2_lpm_constant_h29_component\"" {  } { { "INTERVAL2.vhd" "INTERVAL2_lpm_constant_h29_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL2.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL3 INTERVAL3:inst20 " "Elaborating entity \"INTERVAL3\" for hierarchy \"INTERVAL3:inst20\"" {  } { { "Secador.bdf" "inst20" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1584 2320 2432 1632 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERVAL3_lpm_constant_r29 INTERVAL3:inst20\|INTERVAL3_lpm_constant_r29:INTERVAL3_lpm_constant_r29_component " "Elaborating entity \"INTERVAL3_lpm_constant_r29\" for hierarchy \"INTERVAL3:inst20\|INTERVAL3_lpm_constant_r29:INTERVAL3_lpm_constant_r29_component\"" {  } { { "INTERVAL3.vhd" "INTERVAL3_lpm_constant_r29_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/INTERVAL3.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romAng romAng:inst8111111 " "Elaborating entity \"romAng\" for hierarchy \"romAng:inst8111111\"" {  } { { "Secador.bdf" "inst8111111" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 1352 3192 3408 1480 "inst8111111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romAng:inst8111111\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romAng:inst8111111\|altsyncram:altsyncram_component\"" {  } { { "components/romAng.vhd" "altsyncram_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romAng:inst8111111\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romAng:inst8111111\|altsyncram:altsyncram_component\"" {  } { { "components/romAng.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romAng:inst8111111\|altsyncram:altsyncram_component " "Instantiated megafunction \"romAng:inst8111111\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../dataROM/coefangular.mif " "Parameter \"init_file\" = \"../dataROM/coefangular.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5 " "Parameter \"numwords_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378281 ""}  } { { "components/romAng.vhd" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/components/romAng.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657378281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ve81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ve81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ve81 " "Found entity 1: altsyncram_ve81" {  } { { "db/altsyncram_ve81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_ve81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657378390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657378390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ve81 romAng:inst8111111\|altsyncram:altsyncram_component\|altsyncram_ve81:auto_generated " "Elaborating entity \"altsyncram_ve81\" for hierarchy \"romAng:inst8111111\|altsyncram:altsyncram_component\|altsyncram_ve81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BETA_TIMES_VREF_ADJUST BETA_TIMES_VREF_ADJUST:inst22 " "Elaborating entity \"BETA_TIMES_VREF_ADJUST\" for hierarchy \"BETA_TIMES_VREF_ADJUST:inst22\"" {  } { { "Secador.bdf" "inst22" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 376 2000 2112 424 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BETA_TIMES_VREF_ADJUST_lpm_constant_r09 BETA_TIMES_VREF_ADJUST:inst22\|BETA_TIMES_VREF_ADJUST_lpm_constant_r09:BETA_TIMES_VREF_ADJUST_lpm_constant_r09_component " "Elaborating entity \"BETA_TIMES_VREF_ADJUST_lpm_constant_r09\" for hierarchy \"BETA_TIMES_VREF_ADJUST:inst22\|BETA_TIMES_VREF_ADJUST_lpm_constant_r09:BETA_TIMES_VREF_ADJUST_lpm_constant_r09_component\"" {  } { { "BETA_TIMES_VREF_ADJUST.vhd" "BETA_TIMES_VREF_ADJUST_lpm_constant_r09_component" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/BETA_TIMES_VREF_ADJUST.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657378546 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "7767 " "Ignored 7767 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "48 " "Ignored 48 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1542657384011 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "7719 " "Ignored 7719 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1542657384011 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1542657384011 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "inst48~synth " "Found clock multiplexer inst48~synth" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1542657388008 "|Secador|inst48"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1542657388008 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|dataa_exp_not_zero_ff_p1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|dataa_exp_not_zero_ff_p1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 9 " "Parameter TAP_DISTANCE set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|exponent_bus_pre_reg3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|exponent_bus_pre_reg3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|pipeline_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|pipeline_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|delay_man_product_msb_p0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|delay_man_product_msb_p0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 87 " "Parameter WIDTH set to 87" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|below_lower_limit2_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|below_lower_limit2_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Parameter WIDTH set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|delay_exp2_bias_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|delay_exp2_bias_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 414 " "Parameter WIDTH set to 414" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394440 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1542657394440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:sign_node_ff0_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:sign_node_ff0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:sign_node_ff0_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst28\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:sign_node_ff0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657394518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657394518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657394518 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657394518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_c3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_c3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_c3m " "Found entity 1: shift_taps_c3m" {  } { { "db/shift_taps_c3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_c3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657394611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657394611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r681 " "Found entity 1: altsyncram_r681" {  } { { "db/altsyncram_r681.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_r681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657394705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657394705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skf " "Found entity 1: cntr_skf" {  } { { "db/cntr_skf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_skf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657394798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657394798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657394892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657394892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657394939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:dataa_exp_not_zero_ff_p1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657394939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657394939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657394939 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657394939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q3m " "Found entity 1: shift_taps_q3m" {  } { { "db/shift_taps_q3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_q3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t681 " "Found entity 1: altsyncram_t681" {  } { { "db/altsyncram_t681.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_t681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkf " "Found entity 1: cntr_qkf" {  } { { "db/cntr_qkf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657395251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 9 " "Parameter \"TAP_DISTANCE\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395251 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657395251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r3m " "Found entity 1: shift_taps_r3m" {  } { { "db/shift_taps_r3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_r3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ca81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ca81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ca81 " "Found entity 1: altsyncram_ca81" {  } { { "db/altsyncram_ca81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_ca81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkf " "Found entity 1: cntr_pkf" {  } { { "db/cntr_pkf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_pkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657395578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"altfp_adder_X:inst26\|altfp_adder_X_altfp_add_sub_j0j:altfp_adder_X_altfp_add_sub_j0j_component\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395578 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657395578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e0m " "Found entity 1: shift_taps_e0m" {  } { { "db/shift_taps_e0m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_e0m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g681 " "Found entity 1: altsyncram_g681" {  } { { "db/altsyncram_g681.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_g681.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lkf " "Found entity 1: cntr_lkf" {  } { { "db/cntr_lkf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_lkf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Elaborated megafunction instantiation \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657395875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Instantiated megafunction \"altfp_convert_INT_TO_FP:inst3\|altfp_convert_INT_TO_FP_altfp_convert_tsm:altfp_convert_INT_TO_FP_altfp_convert_tsm_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657395875 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657395875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m0m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m0m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m0m " "Found entity 1: shift_taps_m0m" {  } { { "db/shift_taps_m0m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_m0m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657395968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657395968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_da81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_da81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_da81 " "Found entity 1: altsyncram_da81" {  } { { "db/altsyncram_da81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_da81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ikf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ikf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ikf " "Found entity 1: cntr_ikf" {  } { { "db/cntr_ikf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_ikf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|altshift_taps:pipeline_dffe_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|altshift_taps:pipeline_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657396202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|altshift_taps:pipeline_dffe_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_add_sub:exp_add_adder\|add_sub_b9j:auto_generated\|altshift_taps:pipeline_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396202 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657396202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a3m " "Found entity 1: shift_taps_a3m" {  } { { "db/shift_taps_a3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_a3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5981.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5981.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5981 " "Found entity 1: altsyncram_5981" {  } { { "db/altsyncram_5981.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_5981.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_man_product_msb_p0_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_man_product_msb_p0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657396608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_man_product_msb_p0_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_man_product_msb_p0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 87 " "Parameter \"WIDTH\" = \"87\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396608 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657396608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v2m " "Found entity 1: shift_taps_v2m" {  } { { "db/shift_taps_v2m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_v2m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3a81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3a81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3a81 " "Found entity 1: altsyncram_3a81" {  } { { "db/altsyncram_3a81.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_3a81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Elaborated megafunction instantiation \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657396858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Instantiated megafunction \"altfp_convert_FP_TO_INT:inst34\|altfp_convert_FP_TO_INT_altfp_convert_bqm:altfp_convert_FP_TO_INT_altfp_convert_bqm_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Parameter \"WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657396858 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657396858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s3m " "Found entity 1: shift_taps_s3m" {  } { { "db/shift_taps_s3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_s3m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657396936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657396936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hg31 " "Found entity 1: altsyncram_hg31" {  } { { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_hg31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657397045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657397045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657397138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657397138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_exp2_bias_rtl_0 " "Elaborated megafunction instantiation \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_exp2_bias_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657397185 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_exp2_bias_rtl_0 " "Instantiated megafunction \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|altshift_taps:delay_exp2_bias_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657397185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657397185 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 414 " "Parameter \"WIDTH\" = \"414\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657397185 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1542657397185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t3m " "Found entity 1: shift_taps_t3m" {  } { { "db/shift_taps_t3m.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/shift_taps_t3m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657397279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657397279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lj31 " "Found entity 1: altsyncram_lj31" {  } { { "db/altsyncram_lj31.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/altsyncram_lj31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1542657397498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1542657397498 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[23\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[24\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[25\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[26\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[27\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[28\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst44\|latches\[29\] lpm_latch:inst44\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst44\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst44\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[23\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[24\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[25\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[26\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[27\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[28\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst40\|latches\[29\] lpm_latch:inst40\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst40\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst40\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[23\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[24\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[25\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[26\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[27\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[28\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst41\|latches\[29\] lpm_latch:inst41\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst41\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst41\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[23\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[24\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[25\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[26\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[27\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[28\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst42\|latches\[29\] lpm_latch:inst42\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst42\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst42\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[23\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[23\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[24\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[24\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[25\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[25\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[26\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[26\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[27\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[27\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[28\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[28\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "lpm_latch:inst43\|latches\[29\] lpm_latch:inst43\|latches\[30\] " "Duplicate LATCH primitive \"lpm_latch:inst43\|latches\[29\]\" merged with LATCH primitive \"lpm_latch:inst43\|latches\[30\]\"" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1542657400725 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1542657400725 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "284 " "284 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1542657412989 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe883~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe883~1\"" {  } { { "db/mult_2cs.tdf" "dffe883~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3566 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe868~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst10\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe868~1\"" {  } { { "db/mult_2cs.tdf" "dffe868~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3498 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe725~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe725~1\"" {  } { { "db/mult_2cs.tdf" "dffe725~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2866 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1\"" {  } { { "db/mult_2cs.tdf" "dffe710~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2802 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1\"" {  } { { "db/mult_2cs.tdf" "dffe853~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3434 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe763~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe763~1\"" {  } { { "db/mult_2cs.tdf" "dffe763~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3034 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe799~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8888\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe799~1\"" {  } { { "db/mult_2cs.tdf" "dffe799~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3190 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe853~1\"" {  } { { "db/mult_2cs.tdf" "dffe853~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3434 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe733~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe733~1\"" {  } { { "db/mult_2cs.tdf" "dffe733~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2902 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe710~1\"" {  } { { "db/mult_2cs.tdf" "dffe710~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2802 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe765~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe765~1\"" {  } { { "db/mult_2cs.tdf" "dffe765~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3042 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe754~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe754~1\"" {  } { { "db/mult_2cs.tdf" "dffe754~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2994 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe750~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe750~1\"" {  } { { "db/mult_2cs.tdf" "dffe750~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2978 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe735~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe735~1\"" {  } { { "db/mult_2cs.tdf" "dffe735~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2910 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe784~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe784~1\"" {  } { { "db/mult_2cs.tdf" "dffe784~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 3126 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""} { "Info" "ISCL_SCL_CELL_NAME" "altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe739~1 " "Logic cell \"altfp_mult_ADJUSTING_DATA:inst8\|altfp_mult_ADJUSTING_DATA_altfp_mult_4ln:altfp_mult_ADJUSTING_DATA_altfp_mult_4ln_component\|lpm_mult:man_product2_mult\|mult_2cs:auto_generated\|dffe739~1\"" {  } { { "db/mult_2cs.tdf" "dffe739~1" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/mult_2cs.tdf" 2926 2 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657413082 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1542657413082 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1542657420217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1542657420217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8816 " "Implemented 8816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1542657421950 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1542657421950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8164 " "Implemented 8164 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1542657421950 ""} { "Info" "ICUT_CUT_TM_RAMS" "643 " "Implemented 643 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1542657421950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1542657421950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542657422277 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 16:57:02 2018 " "Processing ended: Mon Nov 19 16:57:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542657422277 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542657422277 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542657422277 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542657422277 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542657423870 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542657423870 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 16:57:03 2018 " "Processing started: Mon Nov 19 16:57:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542657423870 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542657423870 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Secador -c Secador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542657423870 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1542657423948 ""}
{ "Info" "0" "" "Project  = Secador" {  } {  } 0 0 "Project  = Secador" 0 0 "Fitter" 0 0 1542657423948 ""}
{ "Info" "0" "" "Revision = Secador" {  } {  } 0 0 "Revision = Secador" 0 0 "Fitter" 0 0 1542657423948 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1542657424743 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Secador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Secador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542657424884 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542657424930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542657424930 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542657425336 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542657425352 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542657426133 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1542657426133 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542657426133 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 30639 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542657426164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 30640 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542657426164 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 30641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1542657426164 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542657426164 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542657426226 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "261 " "TimeQuest Timing Analyzer is analyzing 261 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1542657427802 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Secador.sdc " "Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542657427817 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542657427833 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst48  from: datac  to: combout " "Cell: inst48  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542657428020 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1542657428020 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542657428145 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst48 " "Destination node inst48" {  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 3825 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 0 -152 16 16 "CLK" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542657428956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\]  " "Automatically promoted node lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|trigger_mux_w\[2\]~0 " "Destination node lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|trigger_mux_w\[2\]~0" {  } { { "db/cntr_qui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 54 15 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|trigger_mux_w[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 18229 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|trigger_mux_w\[0\]~1 " "Destination node lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|trigger_mux_w\[0\]~1" {  } { { "db/cntr_qui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 54 15 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|trigger_mux_w[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 18364 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } { { "db/cntr_qui.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_qui.tdf" 33 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_PWM_FREQ_DIV:inst38|lpm_counter:LPM_COUNTER_component|cntr_qui:auto_generated|current_reg_q_w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 1728 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542657428956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "Automatically promoted node lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|counter_comb_bita1 " "Destination node lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|counter_comb_bita1" {  } { { "db/cntr_o2i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 40 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|counter_comb_bita1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 1688 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } { { "db/cntr_o2i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 45 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 1683 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542657428956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\]  " "Automatically promoted node lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|counter_comb_bita15 " "Destination node lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|counter_comb_bita15" {  } { { "db/cntr_s8k.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 113 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|counter_comb_bita15 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 2083 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2\|aneb_result_wire\[0\]~0 " "Destination node lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|cmpr_rdc:cmpr2\|aneb_result_wire\[0\]~0" {  } { { "db/cmpr_rdc.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cmpr_rdc.tdf" 30 18 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|cmpr_rdc:cmpr2|aneb_result_wire[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 20376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } { { "db/cntr_s8k.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_s8k.tdf" 118 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_TIMER_GLOBAL:inst1|lpm_counter:LPM_COUNTER_component|cntr_s8k:auto_generated|safe_q[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 2021 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542657428956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\]  " "Automatically promoted node lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|counter_comb_bita0 " "Destination node lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|counter_comb_bita0" {  } { { "db/cntr_o2i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 35 2 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|counter_comb_bita0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 1686 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } { { "db/cntr_o2i.tdf" "" { Text "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/db/cntr_o2i.tdf" 45 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lpm_counter_SPI_STATE_RECEIVE:inst7|lpm_counter:LPM_COUNTER_component|cntr_o2i:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 1685 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542657428956 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst48  " "Automatically promoted node inst48 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1542657428956 ""}  } { { "Secador.bdf" "" { Schematic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/Secador.bdf" { { 456 168 232 504 "inst48" "" } } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst48 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 0 { 0 ""} 0 3825 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542657428956 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542657430558 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542657430589 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542657430589 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542657430620 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542657430667 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542657430698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542657430698 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542657430729 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542657431634 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1542657431665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542657431665 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542657432182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542657436106 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542657446246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542657446372 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542657499303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542657499303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542657501520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1542657522062 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542657522062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542657529820 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1542657529820 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542657529820 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "26.77 " "Total time spent on timing analysis during the Fitter is 26.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1542657530352 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542657530384 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DATA_MISO 0 " "Pin \"DATA_MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542657530683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_X 0 " "Pin \"PWM_X\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542657530683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_U 0 " "Pin \"PWM_U\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542657530683 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PWM_Z 0 " "Pin \"PWM_Z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1542657530683 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1542657530683 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542657533241 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542657534256 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542657537147 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542657538286 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1542657538520 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1542657538895 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/Secador.fit.smsg " "Generated suppressed messages file C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/output_files/Secador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542657540222 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542657543111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 16:59:03 2018 " "Processing ended: Mon Nov 19 16:59:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542657543111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542657543111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542657543111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542657543111 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542657544327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542657544327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 16:59:04 2018 " "Processing started: Mon Nov 19 16:59:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542657544327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542657544327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Secador -c Secador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542657544327 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542657546843 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542657546937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542657547906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 16:59:07 2018 " "Processing ended: Mon Nov 19 16:59:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542657547906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542657547906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542657547906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542657547906 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542657548670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542657549310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542657549310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 16:59:08 2018 " "Processing started: Mon Nov 19 16:59:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542657549310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542657549310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Secador -c Secador " "Command: quartus_sta Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542657549325 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1542657549388 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1542657550027 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542657550074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1542657550074 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "261 " "TimeQuest Timing Analyzer is analyzing 261 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1542657550855 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Secador.sdc " "Synopsys Design Constraints File file not found: 'Secador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1542657551058 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1542657551058 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] " "create_clock -period 1.000 -name lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " "create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FINISH FINISH " "create_clock -period 1.000 -name FINISH FINISH" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] " "create_clock -period 1.000 -name lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551167 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CSK CSK " "create_clock -period 1.000 -name CSK CSK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551167 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551167 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst48  from: datad  to: combout " "Cell: inst48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551230 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542657551230 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1542657551308 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1542657551354 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542657551621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.422 " "Worst-case setup slack is -9.422" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.422    -15935.567 CLK  " "   -9.422    -15935.567 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.789      -558.496 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\]  " "   -2.789      -558.496 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.784       -49.624 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\]  " "   -2.784       -49.624 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.045      -151.725 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "   -2.045      -151.725 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915       -22.431 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\]  " "   -1.915       -22.431 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.566       -12.310 CSK  " "   -1.566       -12.310 CSK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117        -8.222 FINISH  " "   -1.117        -8.222 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657551621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.549 " "Worst-case hold slack is -2.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.549       -22.889 CLK  " "   -2.549       -22.889 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.446        -8.302 FINISH  " "   -2.446        -8.302 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.192        -0.382 CSK  " "   -0.192        -0.382 CSK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "    0.176         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\]  " "    0.391         0.000 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.531         0.000 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\]  " "    0.531         0.000 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.991         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\]  " "    0.991         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657551699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.114 " "Worst-case recovery slack is 1.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114         0.000 FINISH  " "    1.114         0.000 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657551714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.844 " "Worst-case removal slack is -0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844        -1.688 FINISH  " "   -0.844        -1.688 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657551714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627    -11082.942 CLK  " "   -1.627    -11082.942 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -656.208 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\]  " "   -1.627      -656.208 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -17.222 CSK  " "   -1.222       -17.222 CSK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 FINISH  " "   -1.222       -11.222 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\]  " "   -0.500       -32.000 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\]  " "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657551730 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542657552635 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1542657552635 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst48  from: datad  to: combout " "Cell: inst48  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553040 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1542657553040 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1542657553118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.617 " "Worst-case setup slack is -3.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617     -5240.903 CLK  " "   -3.617     -5240.903 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -94.558 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\]  " "   -1.460       -94.558 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.828        -9.036 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\]  " "   -0.828        -9.036 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795       -54.836 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "   -0.795       -54.836 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534        -3.502 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\]  " "   -0.534        -3.502 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.306        -2.050 CSK  " "   -0.306        -2.050 CSK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.416 FINISH  " "   -0.091        -0.416 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657553134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.591 " "Worst-case hold slack is -1.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.591       -20.435 CLK  " "   -1.591       -20.435 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372        -6.334 FINISH  " "   -1.372        -6.334 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.308        -1.881 CSK  " "   -0.308        -1.881 CSK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.059         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "    0.059         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\]  " "    0.215         0.000 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\]  " "    0.243         0.000 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\]  " "    0.434         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657553212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.632 " "Worst-case recovery slack is 0.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632         0.000 FINISH  " "    0.632         0.000 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657553227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.252 " "Worst-case removal slack is -0.252" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.252        -0.504 FINISH  " "   -0.252        -0.504 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657553243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627    -11082.942 CLK  " "   -1.627    -11082.942 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -656.208 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\]  " "   -1.627      -656.208 lpm_counter_PWM_FREQ_DIV:inst38\|lpm_counter:LPM_COUNTER_component\|cntr_qui:auto_generated\|current_reg_q_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -17.222 CSK  " "   -1.222       -17.222 CSK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -11.222 FINISH  " "   -1.222       -11.222 FINISH " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -32.000 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\]  " "   -0.500       -32.000 lpm_counter_TIMER_GLOBAL:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_s8k:auto_generated\|safe_q\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\]  " "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\]  " "    0.500         0.000 lpm_counter_SPI_STATE_RECEIVE:inst7\|lpm_counter:LPM_COUNTER_component\|cntr_o2i:auto_generated\|safe_q\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1542657553259 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1542657554182 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542657554322 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1542657554322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "518 " "Peak virtual memory: 518 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542657554806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 16:59:14 2018 " "Processing ended: Mon Nov 19 16:59:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542657554806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542657554806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542657554806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542657554806 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1542657556072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1542657556072 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 16:59:15 2018 " "Processing started: Mon Nov 19 16:59:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1542657556072 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1542657556072 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Secador -c Secador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Secador -c Secador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1542657556072 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Secador.vo C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/simulation/modelsim/ simulation " "Generated file Secador.vo in folder \"C:/Users/Aluno/Documents/birl/Seed-dryier-using-FPGA-and-Arduino-master/fpga/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1542657559483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "481 " "Peak virtual memory: 481 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1542657559827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 16:59:19 2018 " "Processing ended: Mon Nov 19 16:59:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1542657559827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1542657559827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1542657559827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542657559827 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1542657560608 ""}
