# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../gray-binary.srcs/sources_1/new/bin2gray.vhd" \
"../../../../gray-binary.srcs/sources_1/new/gray2bin.vhd" \
"../../../../gray-binary.srcs/sim_1/new/tb1.vhd" \

# Do not sort compile order
nosort
