	component nios_core is
		port (
			audio_xck                                  : out   std_logic;                                        -- xck
			audio_daclrc                               : in    std_logic                     := 'X';             -- daclrc
			audio_dacdat                               : out   std_logic;                                        -- dacdat
			audio_bclk                                 : in    std_logic                     := 'X';             -- bclk
			audio_adclrc                               : in    std_logic                     := 'X';             -- adclrc
			audio_adcdat                               : in    std_logic                     := 'X';             -- adcdat
			clk_clk                                    : in    std_logic                     := 'X';             -- clk
			ddr3_pll_ref_clk_clk                       : in    std_logic                     := 'X';             -- clk
			ddr3_pll_sharing_pll_mem_clk               : out   std_logic;                                        -- pll_mem_clk
			ddr3_pll_sharing_pll_write_clk             : out   std_logic;                                        -- pll_write_clk
			ddr3_pll_sharing_pll_locked                : out   std_logic;                                        -- pll_locked
			ddr3_pll_sharing_pll_write_clk_pre_phy_clk : out   std_logic;                                        -- pll_write_clk_pre_phy_clk
			ddr3_pll_sharing_pll_addr_cmd_clk          : out   std_logic;                                        -- pll_addr_cmd_clk
			ddr3_pll_sharing_pll_avl_clk               : out   std_logic;                                        -- pll_avl_clk
			ddr3_pll_sharing_pll_config_clk            : out   std_logic;                                        -- pll_config_clk
			ddr3_pll_sharing_pll_mem_phy_clk           : out   std_logic;                                        -- pll_mem_phy_clk
			ddr3_pll_sharing_afi_phy_clk               : out   std_logic;                                        -- afi_phy_clk
			ddr3_pll_sharing_pll_avl_phy_clk           : out   std_logic;                                        -- pll_avl_phy_clk
			ddr3_status_local_init_done                : out   std_logic;                                        -- local_init_done
			ddr3_status_local_cal_success              : out   std_logic;                                        -- local_cal_success
			ddr3_status_local_cal_fail                 : out   std_logic;                                        -- local_cal_fail
			i2c_scl_export                             : out   std_logic;                                        -- export
			i2c_sda_export                             : inout std_logic                     := 'X';             -- export
			memory_mem_a                               : out   std_logic_vector(14 downto 0);                    -- mem_a
			memory_mem_ba                              : out   std_logic_vector(2 downto 0);                     -- mem_ba
			memory_mem_ck                              : out   std_logic_vector(0 downto 0);                     -- mem_ck
			memory_mem_ck_n                            : out   std_logic_vector(0 downto 0);                     -- mem_ck_n
			memory_mem_cke                             : out   std_logic_vector(0 downto 0);                     -- mem_cke
			memory_mem_cs_n                            : out   std_logic_vector(0 downto 0);                     -- mem_cs_n
			memory_mem_dm                              : out   std_logic_vector(3 downto 0);                     -- mem_dm
			memory_mem_ras_n                           : out   std_logic_vector(0 downto 0);                     -- mem_ras_n
			memory_mem_cas_n                           : out   std_logic_vector(0 downto 0);                     -- mem_cas_n
			memory_mem_we_n                            : out   std_logic_vector(0 downto 0);                     -- mem_we_n
			memory_mem_reset_n                         : out   std_logic;                                        -- mem_reset_n
			memory_mem_dq                              : inout std_logic_vector(31 downto 0) := (others => 'X'); -- mem_dq
			memory_mem_dqs                             : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs
			memory_mem_dqs_n                           : inout std_logic_vector(3 downto 0)  := (others => 'X'); -- mem_dqs_n
			memory_mem_odt                             : out   std_logic_vector(0 downto 0);                     -- mem_odt
			oct_rzqin                                  : in    std_logic                     := 'X';             -- rzqin
			pio_key_export                             : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_led_export                             : out   std_logic_vector(3 downto 0);                     -- export
			pio_sw_export                              : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset_n                              : in    std_logic                     := 'X';             -- reset_n
			vga_vga_hs                                 : out   std_logic;                                        -- vga_hs
			vga_vga_vs                                 : out   std_logic;                                        -- vga_vs
			vga_vga_de                                 : out   std_logic;                                        -- vga_de
			vga_vga_r                                  : out   std_logic_vector(7 downto 0);                     -- vga_r
			vga_vga_g                                  : out   std_logic_vector(7 downto 0);                     -- vga_g
			vga_vga_b                                  : out   std_logic_vector(7 downto 0);                     -- vga_b
			vga_clk_clk                                : out   std_logic                                         -- clk
		);
	end component nios_core;

