;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD -1, <-20
	ADD 210, 30
	JMZ 0, #-404
	CMP -207, <-120
	JMZ <-127, 108
	SLT 20, @12
	SUB @127, 106
	MOV -1, <-20
	SUB @121, 103
	ADD #270, <1
	SUB -207, <-120
	SUB -207, <-120
	JMZ 110, 9
	ADD -1, <20
	DJN -1, @-20
	SUB @-127, 100
	SUB @121, 103
	DJN -1, @-20
	SLT 20, @12
	JMZ 110, 9
	MOV @121, 106
	JMP -1, @-20
	ADD <-30, 9
	ADD <-30, 9
	DAT #200, <0
	SLT <300, <90
	ADD #270, <0
	MOV -1, <-20
	SUB #0, -33
	SLT <300, 90
	CMP -207, <-120
	SPL 0, <332
	SPL <121, 103
	SPL 0, <332
	SUB 12, @10
	SPL 0, <332
	JMP -1, @-20
	SUB @-3, 0
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SUB #72, @201
	ADD 210, 60
	SPL 0, <332
	ADD 210, 30
