$date
	Sun Oct 23 00:12:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#721433
b1 !
1"
#721434
b1 &
b1 %
1$
#721435
0"
#721438
1#
#721442
b0 &
b0 %
0#
0$
#1749338
b11001 &
b11001 %
1$
b11001 !
1"
#1749339
0"
#1749342
b1001100 &
b1001100 %
#1749346
b100110 &
b100110 %
#1749350
b10011 &
b10011 %
#1749354
b111010 &
b111010 %
#1749358
b11101 &
b11101 %
#1749362
b1011000 &
b1011000 %
#1749366
b101100 &
b101100 %
#1749370
b10110 &
b10110 %
#1749374
b1011 &
b1011 %
#1749378
b100010 &
b100010 %
#1749382
b10001 &
b10001 %
#1749386
b110100 &
b110100 %
#1749390
b11010 &
b11010 %
#1749394
b1101 &
b1101 %
#1749398
b101000 &
b101000 %
#1749402
b10100 &
b10100 %
#1749406
b1010 &
b1010 %
#1749410
b101 &
b101 %
#1749414
b10000 &
b10000 %
#1749418
b1000 &
b1000 %
#1749422
b100 &
b100 %
#1749426
b10 &
b10 %
#1749430
b1 &
1#
b1 %
#1749434
b0 &
b0 %
0#
0$
#2772886
b10101 &
b10101 %
1$
b10101 !
1"
#2772887
0"
#2772890
b1000000 &
b1000000 %
#2772894
b100000 &
b100000 %
#2772898
b10000 &
b10000 %
#2772902
b1000 &
b1000 %
#2772906
b100 &
b100 %
#2772910
b10 &
b10 %
#2772914
b1 &
b1 %
1#
#2772918
b0 &
0#
b0 %
0$
#4500012
