
---------- Begin Simulation Statistics ----------
simSeconds                                   0.017322                       # Number of seconds simulated (Second)
simTicks                                  17321633000                       # Number of ticks simulated (Tick)
finalTick                                 17321633000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1102.92                       # Real time elapsed on the host (Second)
hostTickRate                                 15705272                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   23706164                       # Number of bytes of host memory used (Byte)
simInsts                                     50000007                       # Number of instructions simulated (Count)
simOps                                       50001634                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    45334                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      45336                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         34643270                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        61227705                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    13433                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       57368578                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 390963                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             11239494                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           7067990                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                2063                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            34158356                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.679489                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.432337                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  20070581     58.76%     58.76% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2055538      6.02%     64.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1910951      5.59%     70.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2128832      6.23%     76.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2135574      6.25%     82.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1926488      5.64%     88.49% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1701447      4.98%     93.47% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1110336      3.25%     96.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1118609      3.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              34158356                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  322000     11.15%     11.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                    669      0.02%     11.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                   20242      0.70%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     11.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1389600     48.11%     59.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1155992     40.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         6197      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      34106651     59.45%     59.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        40844      0.07%     59.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         30569      0.05%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp           36      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt           75      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult           36      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     14343530     25.00%     84.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8840508     15.41%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          116      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite           16      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       57368578                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.655980                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2888522                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.050350                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                152174409                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                72486379                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        55397892                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                       588                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                      378                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses              234                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    60250605                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                          298                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          55837914                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      13709272                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1235320                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22354340                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11034125                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      8645068                       # Number of stores executed (Count)
system.cpu.numRate                           1.611797                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            7718                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          484914                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000007                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50001634                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.692865                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.692865                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.443282                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.443282                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   64657398                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  36962758                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                         190                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        183                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 492737141                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     4354                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 17321633000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       15266170                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9335860                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       769784                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1199077                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            244969                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             223678                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       287362                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     21583763                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     2.045205                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.071677                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     10448061     48.41%     48.41% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      3090890     14.32%     62.73% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      2051249      9.50%     72.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1572770      7.29%     79.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       898976      4.17%     83.68% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       565077      2.62%     86.30% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       535809      2.48%     88.78% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       531920      2.46%     91.25% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       506274      2.35%     93.59% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       397840      1.84%     95.44% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       342125      1.59%     97.02% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       223026      1.03%     98.06% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       141727      0.66%     98.71% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13       226338      1.05%     99.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        51681      0.24%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     21583763                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        11251553                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           11370                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            532514                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     32412216                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.542679                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.737154                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        21068980     65.00%     65.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3225323      9.95%     74.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1273185      3.93%     78.88% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          874904      2.70%     81.58% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          836269      2.58%     84.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          499421      1.54%     85.70% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          488420      1.51%     87.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          333184      1.03%     88.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3812530     11.76%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     32412216                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000007                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50001634                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    20406866                       # Number of memory references committed (Count)
system.cpu.commit.loads                      12332338                       # Number of loads committed (Count)
system.cpu.commit.amos                           4797                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                        1934                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    9911188                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        220                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49311078                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                814624                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         6076      0.01%      0.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29522899     59.04%     59.06% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        38131      0.08%     59.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        27526      0.06%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp           34      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt           68      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult           34      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     59.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     12337065     24.67%     83.86% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      8069717     16.14%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           70      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite           14      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50001634                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3812530                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       18794878                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          18794878                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      18794878                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         18794878                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       598509                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          598509                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       598509                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         598509                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  11748681487                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  11748681487                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  11748681487                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  11748681487                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19393387                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19393387                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19393387                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19393387                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.030861                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.030861                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.030861                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.030861                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 19629.916153                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 19629.916153                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 19629.916153                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 19629.916153                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs           20                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          648                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            6                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           10                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       3.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    64.800000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       194592                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            194592                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       391878                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        391878                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       391878                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       391878                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       206631                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       206631                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       206631                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       206631                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   2622802487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2622802487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   2622802487                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2622802487                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.010655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.010655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.010655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.010655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 12693.170371                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 12693.170371                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 12693.170371                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 12693.170371                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 204457                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data          334                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total          334                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            4                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            4                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       281000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       281000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data          338                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total          338                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.011834                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.011834                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        70250                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        70250                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrHits::cpu.data            4                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.LoadLockedReq.mshrHits::total            4                       # number of LoadLockedReq MSHR hits (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10953764                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10953764                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       370201                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        370201                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   2926146500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   2926146500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     11323965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     11323965                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.032692                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.032692                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data  7904.210145                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  7904.210145                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       197089                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       197089                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       173112                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       173112                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1403848500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1403848500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.015287                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.015287                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data  8109.481145                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  8109.481145                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data          307                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total          307                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data          307                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total          307                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data         4742                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            4742                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           55                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            55                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       736500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       736500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         4797                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         4797                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.011465                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.011465                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data 13390.909091                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total 13390.909091                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrHits::cpu.data            3                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrHits::total            3                       # number of SwapReq MSHR hits (Count)
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           52                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           52                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       701500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       701500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.010840                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.010840                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data 13490.384615                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total 13490.384615                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      7841114                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7841114                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       228308                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       228308                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   8822534987                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   8822534987                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      8069422                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      8069422                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.028293                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.028293                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 38643.126772                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 38643.126772                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       194789                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       194789                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        33519                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        33519                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1218953987                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1218953987                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004154                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004154                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 36366.060652                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 36366.060652                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2013.064191                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13649762                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             204457                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              66.761040                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2013.064191                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.982941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.982941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          928                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3         1107                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          155397137                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         155397137                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3158174                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              17254340                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  12506495                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                701455                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 537892                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              5837523                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                175293                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               67320925                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                872052                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       375553                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       375553                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       375553                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       375553                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       187431                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       187431                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       187431                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       187431                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  10891908000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  10891908000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  10891908000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  10891908000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       562984                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       562984                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       562984                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       562984                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.332924                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.332924                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.332924                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.332924                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 58111.561054                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 58111.561054                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 58111.561054                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 58111.561054                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       187431                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       187431                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       187431                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       187431                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  10704477000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  10704477000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  10704477000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  10704477000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.332924                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.332924                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.332924                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.332924                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57111.561054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 57111.561054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57111.561054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 57111.561054                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       187258                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       375553                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       375553                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       187431                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       187431                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  10891908000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  10891908000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       562984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       562984                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.332924                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.332924                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 58111.561054                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 58111.561054                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       187431                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       187431                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  10704477000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  10704477000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.332924                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.332924                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57111.561054                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 57111.561054                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.996483                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       562648                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       187415                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.002150                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1534500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.996483                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999780                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999780                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      1313399                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      1313399                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles             290149                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       73264414                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7250115                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7250115                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      32386515                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1376652                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                     712938                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                27805                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         25280                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        27343                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9149844                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 11996                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                     4651                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           34158356                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.144937                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.977248                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 18403791     53.88%     53.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2783754      8.15%     62.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2067424      6.05%     68.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2057297      6.02%     74.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1213863      3.55%     77.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1148161      3.36%     81.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   817591      2.39%     83.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   656569      1.92%     85.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5009906     14.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             34158356                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.209279                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.114824                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9128774                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9128774                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9128774                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9128774                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        20634                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           20634                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        20634                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          20634                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    872958754                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    872958754                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    872958754                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    872958754                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9149408                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9149408                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9149408                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9149408                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002255                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002255                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002255                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002255                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 42306.811767                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 42306.811767                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 42306.811767                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 42306.811767                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs       264258                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         4042                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      65.378031                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        14680                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             14680                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         3906                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          3906                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         3906                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         3906                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        16728                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        16728                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        16728                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        16728                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    704850305                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    704850305                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    704850305                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    704850305                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001828                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001828                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001828                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001828                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 42135.957975                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 42135.957975                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 42135.957975                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 42135.957975                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  14680                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9128774                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9128774                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        20634                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         20634                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    872958754                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    872958754                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9149408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9149408                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002255                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002255                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 42306.811767                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 42306.811767                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         3906                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         3906                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        16728                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        16728                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    704850305                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    704850305                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001828                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001828                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 42135.957975                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 42135.957975                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          2025.970661                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              4096485                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              14680                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             279.052112                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  2025.970661                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.989243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.989243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           22                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1602                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          420                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           73211992                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          73211992                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    537892                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    2539474                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  3852399                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               61241138                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               235166                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 15266170                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9335860                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                 10782                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      8437                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  3839525                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           6342                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         213942                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       408535                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               622477                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 55646205                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                55398126                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  26592582                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  39693645                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.599102                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.669946                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker        23711                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total        23711                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker        23711                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total        23711                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker         8599                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         8599                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker         8599                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         8599                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker    519359000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total    519359000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker    519359000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total    519359000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker        32310                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total        32310                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker        32310                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total        32310                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.266141                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.266141                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.266141                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.266141                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 60397.604373                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 60397.604373                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 60397.604373                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 60397.604373                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker         8599                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         8599                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker         8599                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         8599                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker    510760000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total    510760000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker    510760000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total    510760000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.266141                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.266141                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.266141                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.266141                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 59397.604373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 59397.604373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 59397.604373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 59397.604373                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         8583                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker        23711                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total        23711                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker         8599                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         8599                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker    519359000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total    519359000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker        32310                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total        32310                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.266141                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.266141                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 60397.604373                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 60397.604373                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker         8599                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         8599                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker    510760000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total    510760000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.266141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.266141                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 59397.604373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 59397.604373                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.991883                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs        32236                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         8583                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.755796                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.991883                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.999493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.999493                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses        73219                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses        73219                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     2382814                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 2933824                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 8666                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                6342                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1261332                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 1323                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     34                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           12332333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              5.669215                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            86.865792                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               12131155     98.37%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                91747      0.74%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 4426      0.04%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1408      0.01%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  533      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  419      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  347      0.00%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  652      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  966      0.01%     99.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2021      0.02%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               6441      0.05%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               8498      0.07%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               6918      0.06%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4963      0.04%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               3745      0.03%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2076      0.02%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               2082      0.02%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1431      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                954      0.01%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                985      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                832      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1024      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               3588      0.03%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1924      0.02%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1608      0.01%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               3826      0.03%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               1485      0.01%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1651      0.01%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               1334      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1009      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            42285      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            61705                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             12332333                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  13716741                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  246777                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              13963518                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  8644756                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  49287                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              8694043                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      22361497                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      296064                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  22657561                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9154687                       # read hits (Count)
system.cpu.mmu.itb.readMisses                   10839                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9165526                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9154687                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                       10839                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9165526                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 537892                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3924283                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 7863986                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles         238791                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12417044                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               9176360                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               65064103                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                141720                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 327371                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                7049269                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1831535                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            43131643                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    80227048                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 75777232                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                       325                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              32919437                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 10212190                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    5137                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                5188                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   2846217                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         89850467                       # The number of ROB reads (Count)
system.cpu.rob.writes                       124266836                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000007                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50001634                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker         6416                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb.walker            1                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   5964                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 175084                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    187465                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker         6416                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb.walker            1                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  5964                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                175084                       # number of overall hits (Count)
system.l2.overallHits::total                   187465                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       180359                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker         8594                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                10764                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                31285                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  231002                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       180359                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker         8594                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst               10764                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               31285                       # number of overall misses (Count)
system.l2.overallMisses::total                 231002                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  10404537500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker    497619500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       672421000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1965891500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        13540469500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  10404537500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker    497619500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      672421000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1965891500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       13540469500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       186775                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker         8595                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst              16728                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             206369                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                418467                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       186775                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker         8595                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             16728                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            206369                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               418467                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.965649                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker     0.999884                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.643472                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.151597                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.552020                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.965649                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker     0.999884                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.643472                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.151597                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.552020                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 57687.930738                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 57903.130091                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 62469.435154                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 62838.149273                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    58616.243582                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 57687.930738                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 57903.130091                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 62469.435154                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 62838.149273                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   58616.243582                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 7493                       # number of writebacks (Count)
system.l2.writebacks::total                      7493                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker          274                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker          290                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   570                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker          274                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker          290                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  570                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       180085                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker         8304                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst            10764                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            31279                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              230432                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       180085                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker         8304                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst           10764                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           31279                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             230432                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  10033296000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker    468274000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    650893000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1902965000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    13055428000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  10033296000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker    468274000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    650893000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1902965000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   13055428000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.964182                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.966143                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.643472                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.151568                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.550658                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.964182                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.966143                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.643472                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.151568                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.550658                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 55714.223839                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 56391.377649                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 60469.435154                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 60838.421944                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 56656.315095                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 55714.223839                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 56391.377649                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 60469.435154                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 60838.421944                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 56656.315095                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          13255                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       101990                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         101990                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            120                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               120                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data           16                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              16                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          136                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           136                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.117647                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.117647                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           16                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           16                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       158000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       158000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.117647                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.117647                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data         9875                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total         9875                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            5964                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               5964                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst         10764                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            10764                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    672421000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    672421000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        16728                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          16728                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.643472                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.643472                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 62469.435154                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 62469.435154                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst        10764                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        10764                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    650893000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    650893000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.643472                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.643472                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 60469.435154                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 60469.435154                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              13988                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 13988                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            19285                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               19285                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1146256500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1146256500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          33273                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             33273                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.579599                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.579599                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59437.723619                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59437.723619                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        19285                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           19285                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1107686500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1107686500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.579599                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.579599                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 57437.723619                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 57437.723619                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker         6416                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.mmu.itb.walker            1                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data         161096                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            167513                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       180359                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker         8594                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        12000                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          200953                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  10404537500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker    497619500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data    819635000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  11721792000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       186775                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker         8595                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       173096                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        368466                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.965649                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.999884                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.069326                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.545377                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 57687.930738                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 57903.130091                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 68302.916667                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 58331.012724                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker          274                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker          290                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           570                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       180085                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker         8304                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        11994                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       200383                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  10033296000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker    468274000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    795278500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  11296848500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.964182                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.966143                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.069291                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.543830                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 55714.223839                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 56391.377649                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66306.361514                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 56376.281920                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data             178                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                178                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data       233000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        233000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data           178                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              178                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  1308.988764                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  1308.988764                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data          178                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total            178                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data      1980000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      1980000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 11123.595506                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 11123.595506                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks        14680                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            14680                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        14680                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        14680                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       194592                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           194592                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       194592                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       194592                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 12436.493772                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       376008                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     194423                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.933969                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   152539000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   12436.493772                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.759063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.759063                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14849                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                   13                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  855                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 9791                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 4190                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.906311                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    6100864                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   6100864                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      7493.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    180085.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples      8304.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples     10764.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     31183.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.008225263652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          431                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          431                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              470982                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               7010                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      230432                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       7493                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    230432                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     7493                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     96                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      47.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                230432                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 7493                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  200721                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   18173                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    7756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3391                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      57                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    211                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    437                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    438                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    446                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    445                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    432                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          431                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     522.143852                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   2793.484196                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023          402     93.27%     93.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           20      4.64%     97.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            2      0.46%     98.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.23%     98.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-5119            2      0.46%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-6143            1      0.23%     99.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.23%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.23%     99.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::47104-48127            1      0.23%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           431                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          431                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.243619                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.188493                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.428465                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              204     47.33%     47.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               12      2.78%     50.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              165     38.28%     88.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               30      6.96%     95.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20               11      2.55%     97.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                4      0.93%     98.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.46%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                2      0.46%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26                1      0.23%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           431                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    6144                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                14747648                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               479552                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              851400557.90351868                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              27685149.54681236                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   17321465000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      72802.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     11525440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker       531456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       688896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1995712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       475648                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 665378373.967396736145                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 30681633.769749078900                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 39770846.085931971669                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 115215003.112004518509                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 27459766.639785058796                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       180085                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker         8304                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst        10764                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        31279                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         7493                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   4162498996                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker    198171466                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    302217870                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    891165128                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 763808106580                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     23114.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     23864.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28076.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28490.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 101936221.35                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     11525440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker       531456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       688896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      2001856                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       14747648                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       688896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       688896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       479552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       479552                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       180085                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker         8304                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst        10764                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        31279                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          230432                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         7493                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           7493                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    665378374                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker     30681634                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst       39770846                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      115569704                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         851400558                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     39770846                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      39770846                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     27685150                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         27685150                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     27685150                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    665378374                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker     30681634                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      39770846                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     115569704                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        879085707                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               230336                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                7432                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         4745                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        13101                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1829                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        97248                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        13682                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        51272                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1013                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1346                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1250                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16          987                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         2651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         1710                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         2065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         1450                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         1651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         1950                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         2048                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         1263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         2040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         1070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         1138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         1944                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         5574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         3127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          500                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          275                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          505                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          689                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          267                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           97                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          201                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           39                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          276                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          548                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25          215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26          134                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           60                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           33                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           15                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           28                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1525016148                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             767479552                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5554053460                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 6620.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           24112.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              194085                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               4075                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            84.26                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           54.83                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        39600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   384.232727                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   211.356369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   385.730485                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        14775     37.31%     37.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         7326     18.50%     55.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2927      7.39%     63.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1876      4.74%     67.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1478      3.73%     71.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1169      2.95%     74.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          978      2.47%     77.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          762      1.92%     79.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         8309     20.98%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        39600                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              14741504                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             475648                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              851.045857                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               27.459767                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.57                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.43                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               83.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    83585672.352000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    111101201.736001                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   833002153.804781                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  13710993.408000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3081079842.892804                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 14376731758.098953                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 261034040.601605                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  18760245662.894379                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1083.052947                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    333359542                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    778400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16209873458                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    39941856.864000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    53093893.944000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   135864032.639999                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  14222148.864000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3081079842.892804                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 11139929525.088024                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2748068524.723211                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  17212199825.015984                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   993.682283                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4149425254                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    778400000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12393807746                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              211147                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          7493                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            107752                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               178                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              19285                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             19285                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          211147                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             16                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       576303                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       576307                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  576307                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     15227200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     15227216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 15227216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             230628                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   230628    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               230628                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           410343500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1254793080                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         345871                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       211652                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             385854                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       202085                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        14680                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           211468                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              178                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             178                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             33273                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            33273                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          16728                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        369126                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           136                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          136                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        48136                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       617827                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        25777                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       561464                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1253204                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2010112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     25661520                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       550080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     11953600                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                40175312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           13915                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    521792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            432698                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.253623                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.495251                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  335066     77.44%     77.44% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   85522     19.76%     97.20% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   12110      2.80%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              432698                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          521847500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          16740974                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         206536980                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           8758680                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         187830199                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        834419                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       402891                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       109740                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  17321633000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.025913                       # Number of seconds simulated (Second)
simTicks                                  25913001000                       # Number of ticks simulated (Tick)
finalTick                                 43234634000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1235.92                       # Real time elapsed on the host (Second)
hostTickRate                                 20966554                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   30442036                       # Number of bytes of host memory used (Byte)
simInsts                                    100000007                       # Number of instructions simulated (Count)
simOps                                      100002404                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    80911                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      80913                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         51826003                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        62875106                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                     4477                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       58638624                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 462826                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12878741                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           8065505                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                1433                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            51733651                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.133472                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.147713                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  37212458     71.93%     71.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   2265263      4.38%     76.31% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   2018913      3.90%     80.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   2153882      4.16%     84.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2007025      3.88%     88.26% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2079016      4.02%     92.27% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1679242      3.25%     95.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1167559      2.26%     97.78% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1150293      2.22%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              51733651                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  213936      7.26%      7.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      7.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    2555      0.09%      7.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      7.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      7.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      7.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                   15      0.00%      7.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      7.34% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                   360      0.01%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    2      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      7.36% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                1541343     52.28%     59.63% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               1190235     40.37%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                27      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               24      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass         1745      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      33857456     57.74%     57.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7793      0.01%     57.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         10438      0.02%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          363      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp          233      0.00%     57.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt          757      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult          289      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv          424      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc          158      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     16005009     27.29%     85.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      8752403     14.93%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          924      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          632      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       58638624                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.131452                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             2948497                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.050283                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                172414171                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                75758470                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        56289914                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      8047                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     6774                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             3548                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    61581168                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         4208                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          56853189                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15193870                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1324732                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           23703380                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11244903                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      8509510                       # Number of stores executed (Count)
system.cpu.numRate                           1.097001                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1831                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           92352                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000770                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.036520                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.036520                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.964767                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.964767                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   65335491                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  37886230                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        3593                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                       2593                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 610430731                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                     3460                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 43234634000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       16947702                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       9304268                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       937371                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1578490                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            260635                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect             262780                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted       318150                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     21489621                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     2.034417                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.008319                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     10206233     47.49%     47.49% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      3203455     14.91%     62.40% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      2059700      9.58%     71.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      1597747      7.43%     79.42% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4       929834      4.33%     83.75% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       618440      2.88%     86.63% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6       539158      2.51%     89.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7       523069      2.43%     91.57% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8       521368      2.43%     93.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9       353530      1.65%     95.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       388991      1.81%     97.45% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       182307      0.85%     98.30% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       185681      0.86%     99.16% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13       102900      0.48%     99.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        77208      0.36%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     21489621                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        12895204                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls            3044                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            578827                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     49757997                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.004879                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.326352                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        38273026     76.92%     76.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         3447437      6.93%     83.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1211638      2.44%     86.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          840380      1.69%     87.97% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          911733      1.83%     89.80% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          501757      1.01%     90.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          388529      0.78%     91.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          345950      0.70%     92.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3837547      7.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     49757997                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000770                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    21214984                       # Number of memory references committed (Count)
system.cpu.commit.loads                      13458159                       # Number of loads committed (Count)
system.cpu.commit.amos                           1301                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         770                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                   10016618                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       3136                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49375911                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                832534                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass         1700      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28764929     57.53%     57.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7373      0.01%     57.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         9962      0.02%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          299      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp          173      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt          563      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult          279      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv          414      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc           94      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     57.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     13458755     26.92%     84.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      7754915     15.51%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead          705      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          609      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000770                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3837547                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       19054589                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          19054589                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      19054589                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         19054589                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       848611                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          848611                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       848611                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         848611                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  18434824410                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  18434824410                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  18434824410                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  18434824410                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     19903200                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      19903200                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     19903200                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     19903200                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.042637                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.042637                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.042637                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.042637                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 21723.527517                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 21723.527517                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 21723.527517                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 21723.527517                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs          166                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          232                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           81                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       2.049383                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          116                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       228033                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            228033                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       516498                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        516498                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       516498                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       516498                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       332113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       332113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       332113                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       332113                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   8284948426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   8284948426                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   8284948426                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   8284948426                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.016686                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.016686                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.016686                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.016686                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 24946.173218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 24946.173218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 24946.173218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 24946.173218                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 332111                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11511359                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11511359                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       636317                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        636317                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  15887939500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  15887939500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12147676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12147676                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.052382                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.052382                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 24968.591913                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 24968.591913                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       337097                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       337097                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       299220                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       299220                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7906572500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7906572500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.024632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.024632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 26423.943921                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 26423.943921                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data         1262                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total            1262                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data           39                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total            39                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       390000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       390000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data         1301                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total         1301                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.029977                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.029977                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        10000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        10000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data           39                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total           39                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       370500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       370500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.029977                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.029977                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data         9500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total         9500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      7543230                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        7543230                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       212294                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       212294                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2546884910                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2546884910                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7755524                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7755524                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.027373                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.027373                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 11996.970758                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 11996.970758                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       179401                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       179401                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        32893                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        32893                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    378375926                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    378375926                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004241                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004241                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 11503.235521                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 11503.235521                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             24745185                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             334159                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              74.052128                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           86                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          822                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1136                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          159568119                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         159568119                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2738320                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              34955947                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  12683230                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                771461                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 584693                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              6041688                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                192552                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               69013397                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                930541                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       714194                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       714194                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       714194                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       714194                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       266801                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       266801                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       266801                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       266801                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  15405711000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  15405711000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  15405711000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  15405711000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       980995                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       980995                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       980995                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       980995                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.271970                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.271970                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.271970                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.271970                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 57742.328552                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 57742.328552                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 57742.328552                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 57742.328552                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       266801                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       266801                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       266801                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       266801                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  15138910000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  15138910000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  15138910000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  15138910000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.271970                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.271970                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.271970                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.271970                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 56742.328552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 56742.328552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 56742.328552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 56742.328552                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       266761                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       714194                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       714194                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       266801                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       266801                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  15405711000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  15405711000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       980995                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       980995                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.271970                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.271970                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 57742.328552                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 57742.328552                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       266801                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       266801                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  15138910000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  15138910000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.271970                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.271970                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 56742.328552                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 56742.328552                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.999713                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       981331                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       266817                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     3.677918                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.999713                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      2228791                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      2228791                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              96995                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       75544162                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7545607                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            7545607                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      50613960                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1505762                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                     245794                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 4019                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         13225                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         6777                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9423898                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5505                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                     2210                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           51733651                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.460288                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.652153                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 35481142     68.58%     68.58% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2824015      5.46%     74.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2155341      4.17%     78.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2206829      4.27%     82.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1281373      2.48%     84.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1112279      2.15%     87.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   851857      1.65%     88.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   573713      1.11%     89.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5247102     10.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             51733651                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.145595                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.457650                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9413583                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9413583                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9413583                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9413583                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        10207                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           10207                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        10207                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          10207                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    221422432                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    221422432                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    221422432                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    221422432                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9423790                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9423790                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9423790                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9423790                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.001083                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.001083                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.001083                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.001083                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 21693.194082                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 21693.194082                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 21693.194082                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 21693.194082                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        50545                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs         1492                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      33.877346                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         9204                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              9204                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst         1003                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total          1003                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst         1003                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total         1003                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         9204                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         9204                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         9204                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         9204                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    177511444                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    177511444                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    177511444                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    177511444                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000977                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000977                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000977                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000977                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 19286.336810                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 19286.336810                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 19286.336810                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 19286.336810                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   9204                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9413583                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9413583                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        10207                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         10207                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    221422432                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    221422432                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9423790                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9423790                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.001083                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.001083                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 21693.194082                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 21693.194082                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst         1003                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total         1003                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         9204                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         9204                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    177511444                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    177511444                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000977                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000977                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 19286.336810                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 19286.336810                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14471804                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              11252                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1286.153928                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          520                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3         1236                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          275                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           75399524                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          75399524                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    584693                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   17297408                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  4447809                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               62879583                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               221825                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16947702                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 9304268                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  3145                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     11555                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  4427666                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7065                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         243165                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       418845                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               662010                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 56603697                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                56293462                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  26611382                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  40695947                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.086201                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.653907                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker        11112                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total        11112                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker        11112                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total        11112                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker         3369                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total         3369                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker         3369                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total         3369                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker    205837000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total    205837000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker    205837000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total    205837000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker        14481                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total        14481                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker        14481                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total        14481                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.232650                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.232650                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.232650                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.232650                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 61097.358267                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 61097.358267                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 61097.358267                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 61097.358267                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker         3369                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total         3369                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker         3369                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total         3369                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker    202468000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total    202468000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker    202468000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total    202468000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.232650                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.232650                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.232650                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.232650                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 60097.358267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 60097.358267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 60097.358267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 60097.358267                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements         3369                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker        11112                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total        11112                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker         3369                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total         3369                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker    205837000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total    205837000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker        14481                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total        14481                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.232650                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.232650                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 61097.358267                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 61097.358267                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker         3369                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total         3369                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker    202468000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total    202468000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.232650                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.232650                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 60097.358267                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 60097.358267                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs        14555                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs         3385                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     4.299852                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses        32331                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses        32331                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                     3045106                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3489523                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                15799                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7065                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1547434                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                  947                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    135                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           13458164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              8.886545                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            63.838269                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               13021668     96.76%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               110353      0.82%     97.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                11193      0.08%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2975      0.02%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  883      0.01%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  441      0.00%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  536      0.00%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  461      0.00%     97.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 1684      0.01%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2555      0.02%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              56043      0.42%     98.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              36688      0.27%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               8706      0.06%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              14850      0.11%     98.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               9361      0.07%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               3307      0.02%     98.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              13901      0.10%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               7743      0.06%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1979      0.01%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                896      0.01%     98.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                959      0.01%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1232      0.01%     98.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               4760      0.04%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               2613      0.02%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              10513      0.08%     99.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259               9033      0.07%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269               2187      0.02%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              23441      0.17%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289               6388      0.05%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299               1432      0.01%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            89383      0.66%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            62145                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             13458164                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15206121                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  412332                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15618453                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  8510625                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  50415                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              8561040                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      23716746                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      462747                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  24179493                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9426101                       # read hits (Count)
system.cpu.mmu.itb.readMisses                    4843                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9430944                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9426101                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                        4843                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9430944                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 584693                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3563728                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                23925557                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          63072                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12579433                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11017168                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               66585959                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                197026                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 538323                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                8819278                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                1821384                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            44366091                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    81343348                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 76900485                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      5794                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              33145327                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 11220712                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                    1155                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                1182                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   3261603                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        108815878                       # The number of ROB reads (Count)
system.cpu.rob.writes                       127781565                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000770                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.mmu.dtb.walker        15239                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.mmu.itb.walker           14                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.inst                   6854                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 223059                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    245166                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.mmu.dtb.walker        15239                       # number of overall hits (Count)
system.l2.overallHits::cpu.mmu.itb.walker           14                       # number of overall hits (Count)
system.l2.overallHits::cpu.inst                  6854                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                223059                       # number of overall hits (Count)
system.l2.overallHits::total                   245166                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       251217                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker         3355                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 2350                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               108754                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  365676                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       251217                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker         3355                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                2350                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              108754                       # number of overall misses (Count)
system.l2.overallMisses::total                 365676                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  14697267500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker    197213500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       150664000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7375098000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        22420243000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  14697267500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker    197213500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      150664000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7375098000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       22420243000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       266456                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker         3369                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               9204                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             331813                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                610842                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       266456                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker         3369                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              9204                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            331813                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               610842                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker     0.942809                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker     0.995844                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.255324                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.327757                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.598643                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker     0.942809                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker     0.995844                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.255324                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.327757                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.598643                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 58504.271208                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 58781.967213                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 64112.340426                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 67814.498777                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    61311.770529                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 58504.271208                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 58781.967213                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 64112.340426                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 67814.498777                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   61311.770529                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 5683                       # number of writebacks (Count)
system.l2.writebacks::total                      5683                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker          143                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker          159                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.data                  9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   311                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker          143                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker          159                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.data                 9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  311                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       251074                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker         3196                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             2350                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           108745                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              365365                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       251074                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker         3196                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            2350                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          108745                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             365365                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  14189145000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker    182941500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    145964000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   7157065000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    21675115500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  14189145000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker    182941500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    145964000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   7157065000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   21675115500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.942272                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.948649                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.255324                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.327730                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.598133                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.942272                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.948649                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.255324                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.327730                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.598133                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 56513.796729                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 57240.769712                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 62112.340426                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 65815.117936                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 59324.553529                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 56513.796729                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 57240.769712                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 62112.340426                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 65815.117936                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 59324.553529                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           7531                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       236460                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         236460                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data            295                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total               295                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          298                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           298                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.010067                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.010067                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        29000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        29000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.010067                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.010067                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data  9666.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total  9666.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst            6854                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               6854                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          2350                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2350                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    150664000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    150664000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         9204                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           9204                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.255324                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.255324                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 64112.340426                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 64112.340426                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         2350                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2350                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    145964000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    145964000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.255324                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.255324                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 62112.340426                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 62112.340426                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              28252                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 28252                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             4361                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                4361                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    267799500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      267799500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          32613                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             32613                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.133720                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.133720                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 61407.819307                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 61407.819307                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         4361                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            4361                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    259077500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    259077500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.133720                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.133720                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 59407.819307                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 59407.819307                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.mmu.dtb.walker        15239                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.mmu.itb.walker           14                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu.data         194807                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            210060                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       251217                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker         3355                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data       104393                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          358965                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  14697267500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker    197213500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   7107298500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  22001779500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       266456                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker         3369                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       299200                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        569025                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker     0.942809                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker     0.995844                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.348907                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.630842                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 58504.271208                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 58781.967213                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 68082.136733                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 61292.269441                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker          143                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker          159                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.data            9                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           311                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       251074                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker         3196                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data       104384                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       358654                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  14189145000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker    182941500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   6897987500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  21270074000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.942272                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.948649                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.348877                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.630296                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 56513.796729                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 57240.769712                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66082.804836                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 59305.274722                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.misses::cpu.data              41                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 41                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu.data       208000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        208000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu.data            41                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               41                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu.data             1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total                1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu.data  5073.170732                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total  5073.170732                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu.data           41                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             41                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu.data       450500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       450500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu.data 10987.804878                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 10987.804878                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         9204                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             9204                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         9204                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         9204                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       228033                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           228033                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       228033                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       228033                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 14582.144020                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       525100                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     252086                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.083019                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   14582.144020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.890023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.890023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14347                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   76                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  807                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3958                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 4427                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 5079                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.875671                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    9037165                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   9037165                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      5683.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    251074.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples      3196.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      2350.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    108609.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007376729652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          334                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          334                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              738787                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               5352                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      365365                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       5683                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    365365                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     5683                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    136                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                365365                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 5683                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  322965                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   38530                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    2690                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     885                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                     108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                    157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    337                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    339                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          334                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1107.940120                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   3744.705941                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511           226     67.66%     67.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023           50     14.97%     82.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535           13      3.89%     86.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-2047           16      4.79%     91.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559           10      2.99%     94.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            3      0.90%     95.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.30%     95.51% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3584-4095            1      0.30%     95.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4607            1      0.30%     96.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4608-5119            2      0.60%     96.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.30%     97.01% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-6655            2      0.60%     97.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-7679            1      0.30%     97.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.30%     98.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9728-10239            1      0.30%     98.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28160-28671            1      0.30%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28672-29183            1      0.30%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::29696-30207            1      0.30%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30208-30719            1      0.30%     99.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30720-31231            1      0.30%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           334                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          334                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.005988                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.967855                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.157283                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              178     53.29%     53.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      1.80%     55.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              128     38.32%     93.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               18      5.39%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.60%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.60%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           334                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    8704                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                23383360                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               363712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              902379465.81331885                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              14035888.78030761                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   25911274500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      69832.68                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     16068736                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker       204544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       150400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      6950976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       363520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 620103244.699446439743                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 7893489.449562402442                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 5804036.359972354956                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 268242802.136271268129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 14028479.372188501060                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       251074                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker         3196                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         2350                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       108745                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         5683                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   6020263906                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker     78823682                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     69454374                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3648978740                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1486074191152                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     23978.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     24663.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     29555.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     33555.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 261494666.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     16068736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker       204544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       150400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      6959680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       23383360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       150400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       150400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       363712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       363712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       251074                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker         3196                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         2350                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       108745                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          365365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         5683                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           5683                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    620103245                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker      7893489                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        5804036                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      268578695                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         902379466                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      5804036                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5804036                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     14035889                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         14035889                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     14035889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    620103245                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker      7893489                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       5804036                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     268578695                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        916415355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               365229                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                5680                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        12183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        10616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        22266                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3681                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         4058                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         4270                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       120001                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        18707                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        64099                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2864                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3532                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         4387                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         3809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         4012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         5659                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         4569                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         5380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         2646                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         5957                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         4232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         6057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         3606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         5311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         3692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         4738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         3571                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         3822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        10060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         7247                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          182                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          269                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          242                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          171                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           64                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           46                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           87                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16          256                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20          135                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23          125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24          125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           62                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           90                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           92                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          114                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31          133                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              3428935034                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1216943028                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         9817520702                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 9388.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           26880.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              276239                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2580                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            75.63                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           45.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        92093                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   257.763087                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   155.091293                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   300.927492                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        36202     39.31%     39.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        29191     31.70%     71.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7510      8.15%     79.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         4014      4.36%     83.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         2448      2.66%     86.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1695      1.84%     88.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         1237      1.34%     89.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          829      0.90%     90.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         8967      9.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        92093                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              23374656                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             363520                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              902.043573                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               14.028479                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                4.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               75.17                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    175195893.600003                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    232933133.462401                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   1197412203.455978                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  12466931.232000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 4610536743.321744                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 21701975020.285931                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 241042968.230406                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  28171562893.588776                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1087.159411                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    272557150                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1164800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  24475643850                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    112009978.080000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    148915829.832000                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   338856675.091194                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  8881326.048000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 4610536743.321744                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 18474822505.843151                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2720662979.328019                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  26414686037.543999                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1019.360360                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4075310540                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1164800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  20672890460                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              361004                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          5683                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            238308                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                41                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               4361                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              4361                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          361004                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       974765                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       974765                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  974765                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     23747072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     23747072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 23747072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             365409                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   365409    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               365409                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           713862500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         1976072698                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         609400                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       365918                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             578574                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       233716                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         9204                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           376056                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq               41                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp              41                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             32613                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            32613                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           9204                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        569370                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           298                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          298                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        27612                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       996415                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        10107                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       800018                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1834152                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1178112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     35830144                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port       215616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     17053184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                54277056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            7876                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    385792                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            619057                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.221753                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.468617                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  496334     80.18%     80.18% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  108168     17.47%     97.65% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   14555      2.35%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              619057                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          730108000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           9211984                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         331992979                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy           3458321                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         267133833                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1222979                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       596901                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests       137276                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  25913001000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
