{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 07 08:11:22 2020 " "Info: Processing started: Mon Sep 07 08:11:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MiniProjet -c MiniProjet --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MiniProjet -c MiniProjet --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_I " "Info: Assuming node \"Clk_I\" is an undefined clock" {  } { { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Top.vhd" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_I" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "diviseur:U0_div\|clk_Oo " "Info: Detected ripple clock \"diviseur:U0_div\|clk_Oo\" as buffer" {  } { { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "diviseur:U0_div\|clk_Oo" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_I register diviseur:U0_div\|cpt\[14\] register diviseur:U0_div\|clk_Oo 234.96 MHz 4.256 ns Internal " "Info: Clock \"Clk_I\" has Internal fmax of 234.96 MHz between source register \"diviseur:U0_div\|cpt\[14\]\" and destination register \"diviseur:U0_div\|clk_Oo\" (period= 4.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.801 ns + Longest register register " "Info: + Longest register to register delay is 3.801 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns diviseur:U0_div\|cpt\[14\] 1 REG LCFF_X17_Y23_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y23_N3; Fanout = 3; REG Node = 'diviseur:U0_div\|cpt\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { diviseur:U0_div|cpt[14] } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.275 ns) 1.015 ns diviseur:U0_div\|LessThan0~1 2 COMB LCCOMB_X17_Y24_N0 1 " "Info: 2: + IC(0.740 ns) + CELL(0.275 ns) = 1.015 ns; Loc. = LCCOMB_X17_Y24_N0; Fanout = 1; COMB Node = 'diviseur:U0_div\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { diviseur:U0_div|cpt[14] diviseur:U0_div|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.712 ns) + CELL(0.271 ns) 1.998 ns diviseur:U0_div\|LessThan0~3 3 COMB LCCOMB_X17_Y23_N26 2 " "Info: 3: + IC(0.712 ns) + CELL(0.271 ns) = 1.998 ns; Loc. = LCCOMB_X17_Y23_N26; Fanout = 2; COMB Node = 'diviseur:U0_div\|LessThan0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.983 ns" { diviseur:U0_div|LessThan0~1 diviseur:U0_div|LessThan0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.438 ns) 3.717 ns diviseur:U0_div\|clk_Oo~0 4 COMB LCCOMB_X15_Y18_N8 1 " "Info: 4: + IC(1.281 ns) + CELL(0.438 ns) = 3.717 ns; Loc. = LCCOMB_X15_Y18_N8; Fanout = 1; COMB Node = 'diviseur:U0_div\|clk_Oo~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { diviseur:U0_div|LessThan0~3 diviseur:U0_div|clk_Oo~0 } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.801 ns diviseur:U0_div\|clk_Oo 5 REG LCFF_X15_Y18_N9 3 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.801 ns; Loc. = LCFF_X15_Y18_N9; Fanout = 3; REG Node = 'diviseur:U0_div\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { diviseur:U0_div|clk_Oo~0 diviseur:U0_div|clk_Oo } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.068 ns ( 28.10 % ) " "Info: Total cell delay = 1.068 ns ( 28.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.733 ns ( 71.90 % ) " "Info: Total interconnect delay = 2.733 ns ( 71.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { diviseur:U0_div|cpt[14] diviseur:U0_div|LessThan0~1 diviseur:U0_div|LessThan0~3 diviseur:U0_div|clk_Oo~0 diviseur:U0_div|clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { diviseur:U0_div|cpt[14] {} diviseur:U0_div|LessThan0~1 {} diviseur:U0_div|LessThan0~3 {} diviseur:U0_div|clk_Oo~0 {} diviseur:U0_div|clk_Oo {} } { 0.000ns 0.740ns 0.712ns 1.281ns 0.000ns } { 0.000ns 0.275ns 0.271ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.241 ns - Smallest " "Info: - Smallest clock skew is -0.241 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I destination 2.429 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_I\" to destination register is 2.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.537 ns) 2.429 ns diviseur:U0_div\|clk_Oo 2 REG LCFF_X15_Y18_N9 3 " "Info: 2: + IC(0.893 ns) + CELL(0.537 ns) = 2.429 ns; Loc. = LCFF_X15_Y18_N9; Fanout = 3; REG Node = 'diviseur:U0_div\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.430 ns" { Clk_I diviseur:U0_div|clk_Oo } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 63.24 % ) " "Info: Total cell delay = 1.536 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 36.76 % ) " "Info: Total interconnect delay = 0.893 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { Clk_I diviseur:U0_div|clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { Clk_I {} Clk_I~combout {} diviseur:U0_div|clk_Oo {} } { 0.000ns 0.000ns 0.893ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I source 2.670 ns - Longest register " "Info: - Longest clock path from clock \"Clk_I\" to source register is 2.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk_I~clkctrl 2 COMB CLKCTRL_G3 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 27; COMB Node = 'Clk_I~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk_I Clk_I~clkctrl } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.670 ns diviseur:U0_div\|cpt\[14\] 3 REG LCFF_X17_Y23_N3 3 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X17_Y23_N3; Fanout = 3; REG Node = 'diviseur:U0_div\|cpt\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { Clk_I~clkctrl diviseur:U0_div|cpt[14] } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.53 % ) " "Info: Total cell delay = 1.536 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.134 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.134 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[14] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { Clk_I diviseur:U0_div|clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { Clk_I {} Clk_I~combout {} diviseur:U0_div|clk_Oo {} } { 0.000ns 0.000ns 0.893ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[14] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.801 ns" { diviseur:U0_div|cpt[14] diviseur:U0_div|LessThan0~1 diviseur:U0_div|LessThan0~3 diviseur:U0_div|clk_Oo~0 diviseur:U0_div|clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.801 ns" { diviseur:U0_div|cpt[14] {} diviseur:U0_div|LessThan0~1 {} diviseur:U0_div|LessThan0~3 {} diviseur:U0_div|clk_Oo~0 {} diviseur:U0_div|clk_Oo {} } { 0.000ns 0.740ns 0.712ns 1.281ns 0.000ns } { 0.000ns 0.275ns 0.271ns 0.438ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { Clk_I diviseur:U0_div|clk_Oo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.429 ns" { Clk_I {} Clk_I~combout {} diviseur:U0_div|clk_Oo {} } { 0.000ns 0.000ns 0.893ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.670 ns" { Clk_I Clk_I~clkctrl diviseur:U0_div|cpt[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.670 ns" { Clk_I {} Clk_I~combout {} Clk_I~clkctrl {} diviseur:U0_div|cpt[14] {} } { 0.000ns 0.000ns 0.118ns 1.016ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_I led_bcd\[2\] compteur_bcd:U1_cpt\|Cpt_interne\[2\] 11.479 ns register " "Info: tco from clock \"Clk_I\" to destination pin \"led_bcd\[2\]\" through register \"compteur_bcd:U1_cpt\|Cpt_interne\[2\]\" is 11.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_I source 5.726 ns + Longest register " "Info: + Longest clock path from clock \"Clk_I\" to source register is 5.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk_I 1 CLK PIN_P2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'Clk_I'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_I } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Top.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.787 ns) 2.679 ns diviseur:U0_div\|clk_Oo 2 REG LCFF_X15_Y18_N9 3 " "Info: 2: + IC(0.893 ns) + CELL(0.787 ns) = 2.679 ns; Loc. = LCFF_X15_Y18_N9; Fanout = 3; REG Node = 'diviseur:U0_div\|clk_Oo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { Clk_I diviseur:U0_div|clk_Oo } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.516 ns) + CELL(0.000 ns) 4.195 ns diviseur:U0_div\|clk_Oo~clkctrl 3 COMB CLKCTRL_G0 4 " "Info: 3: + IC(1.516 ns) + CELL(0.000 ns) = 4.195 ns; Loc. = CLKCTRL_G0; Fanout = 4; COMB Node = 'diviseur:U0_div\|clk_Oo~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.516 ns" { diviseur:U0_div|clk_Oo diviseur:U0_div|clk_Oo~clkctrl } "NODE_NAME" } } { "Diviseur.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Diviseur.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.537 ns) 5.726 ns compteur_bcd:U1_cpt\|Cpt_interne\[2\] 4 REG LCFF_X58_Y27_N29 5 " "Info: 4: + IC(0.994 ns) + CELL(0.537 ns) = 5.726 ns; Loc. = LCFF_X58_Y27_N29; Fanout = 5; REG Node = 'compteur_bcd:U1_cpt\|Cpt_interne\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.531 ns" { diviseur:U0_div|clk_Oo~clkctrl compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Compteur_bcd.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 40.57 % ) " "Info: Total cell delay = 2.323 ns ( 40.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.403 ns ( 59.43 % ) " "Info: Total interconnect delay = 3.403 ns ( 59.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { Clk_I diviseur:U0_div|clk_Oo diviseur:U0_div|clk_Oo~clkctrl compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { Clk_I {} Clk_I~combout {} diviseur:U0_div|clk_Oo {} diviseur:U0_div|clk_Oo~clkctrl {} compteur_bcd:U1_cpt|Cpt_interne[2] {} } { 0.000ns 0.000ns 0.893ns 1.516ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Compteur_bcd.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.503 ns + Longest register pin " "Info: + Longest register to pin delay is 5.503 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns compteur_bcd:U1_cpt\|Cpt_interne\[2\] 1 REG LCFF_X58_Y27_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y27_N29; Fanout = 5; REG Node = 'compteur_bcd:U1_cpt\|Cpt_interne\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "Compteur_bcd.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Compteur_bcd.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.675 ns) + CELL(2.828 ns) 5.503 ns led_bcd\[2\] 2 PIN PIN_U18 0 " "Info: 2: + IC(2.675 ns) + CELL(2.828 ns) = 5.503 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'led_bcd\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] led_bcd[2] } "NODE_NAME" } } { "Top.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/Q2_9/MiniProjetTP/Top.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 51.39 % ) " "Info: Total cell delay = 2.828 ns ( 51.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.675 ns ( 48.61 % ) " "Info: Total interconnect delay = 2.675 ns ( 48.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] led_bcd[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] {} led_bcd[2] {} } { 0.000ns 2.675ns } { 0.000ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { Clk_I diviseur:U0_div|clk_Oo diviseur:U0_div|clk_Oo~clkctrl compteur_bcd:U1_cpt|Cpt_interne[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { Clk_I {} Clk_I~combout {} diviseur:U0_div|clk_Oo {} diviseur:U0_div|clk_Oo~clkctrl {} compteur_bcd:U1_cpt|Cpt_interne[2] {} } { 0.000ns 0.000ns 0.893ns 1.516ns 0.994ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.503 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] led_bcd[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.503 ns" { compteur_bcd:U1_cpt|Cpt_interne[2] {} led_bcd[2] {} } { 0.000ns 2.675ns } { 0.000ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 07 08:11:26 2020 " "Info: Processing ended: Mon Sep 07 08:11:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
