Analysis & Synthesis report for vga
Mon Jun 04 04:59:58 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3
 23. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 24. Port Connectivity Checks: "hvsync_generator:comb_100"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Jun 04 04:59:58 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; vga                                         ;
; Top-level Entity Name           ; vga                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 41                                          ;
; Total pins                      ; 66                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 94                                          ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; vga                ; vga                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; hvsync_generator.v               ; yes             ; User Verilog HDL File        ; D:/Proje/vga/vgabenim/hvsync_generator.v                                   ;         ;
; vga.v                            ; yes             ; User Verilog HDL File        ; D:/Proje/vga/vgabenim/vga.v                                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc      ;         ;
; db/lpm_divide_3am.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/lpm_divide_3am.tdf                                ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/sign_div_unsign_9kh.tdf                           ;         ;
; db/alt_u_div_ose.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/alt_u_div_ose.tdf                                 ;         ;
; db/lpm_divide_62m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/lpm_divide_62m.tdf                                ;         ;
; db/lpm_divide_tcm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/lpm_divide_tcm.tdf                                ;         ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/sign_div_unsign_3nh.tdf                           ;         ;
; db/alt_u_div_c2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/alt_u_div_c2f.tdf                                 ;         ;
; db/lpm_divide_j3m.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/lpm_divide_j3m.tdf                                ;         ;
; db/sign_div_unsign_mlh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/sign_div_unsign_mlh.tdf                           ;         ;
; db/alt_u_div_ive.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/alt_u_div_ive.tdf                                 ;         ;
; db/lpm_divide_jbm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/lpm_divide_jbm.tdf                                ;         ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/sign_div_unsign_plh.tdf                           ;         ;
; db/alt_u_div_ove.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/alt_u_div_ove.tdf                                 ;         ;
; db/lpm_divide_gbm.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Proje/vga/vgabenim/db/lpm_divide_gbm.tdf                                ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                         ;
+---------------------------------------------+---------------------------------------+
; Resource                                    ; Usage                                 ;
+---------------------------------------------+---------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2779                                  ;
;                                             ;                                       ;
; Combinational ALUT usage for logic          ; 4920                                  ;
;     -- 7 input functions                    ; 2                                     ;
;     -- 6 input functions                    ; 633                                   ;
;     -- 5 input functions                    ; 522                                   ;
;     -- 4 input functions                    ; 300                                   ;
;     -- <=3 input functions                  ; 3463                                  ;
;                                             ;                                       ;
; Dedicated logic registers                   ; 41                                    ;
;                                             ;                                       ;
; I/O pins                                    ; 66                                    ;
;                                             ;                                       ;
; Total DSP Blocks                            ; 94                                    ;
;                                             ;                                       ;
; Maximum fan-out node                        ; hvsync_generator:comb_100|CounterX[9] ;
; Maximum fan-out                             ; 227                                   ;
; Total fan-out                               ; 14863                                 ;
; Average fan-out                             ; 2.87                                  ;
+---------------------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                  ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |vga                                   ; 4920 (4278)         ; 41 (19)                   ; 0                 ; 94         ; 66   ; 0            ; |vga                                                                                                 ; vga                 ; work         ;
;    |hvsync_generator:comb_100|         ; 26 (26)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |vga|hvsync_generator:comb_100                                                                       ; hvsync_generator    ; work         ;
;    |lpm_divide:Div0|                   ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div1|                   ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div1|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div1|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Div2|                   ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_gbm:auto_generated|  ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div2|lpm_divide_gbm:auto_generated                                                   ; lpm_divide_gbm      ; work         ;
;          |sign_div_unsign_mlh:divider| ; 93 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div2|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;             |alt_u_div_ive:divider|    ; 93 (93)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div2|lpm_divide_gbm:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;    |lpm_divide:Div3|                   ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_jbm:auto_generated|  ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div3|lpm_divide_jbm:auto_generated                                                   ; lpm_divide_jbm      ; work         ;
;          |sign_div_unsign_plh:divider| ; 98 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div3|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider                       ; sign_div_unsign_plh ; work         ;
;             |alt_u_div_ove:divider|    ; 98 (98)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div3|lpm_divide_jbm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_ove:divider ; alt_u_div_ove       ; work         ;
;    |lpm_divide:Div4|                   ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_tcm:auto_generated|  ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div4|lpm_divide_tcm:auto_generated                                                   ; lpm_divide_tcm      ; work         ;
;          |sign_div_unsign_3nh:divider| ; 60 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div4|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider                       ; sign_div_unsign_3nh ; work         ;
;             |alt_u_div_c2f:divider|    ; 60 (60)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Div4|lpm_divide_tcm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_c2f:divider ; alt_u_div_c2f       ; work         ;
;    |lpm_divide:Mod0|                   ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod1|                   ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_62m:auto_generated|  ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod1|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;          |sign_div_unsign_9kh:divider| ; 31 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod1|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;             |alt_u_div_ose:divider|    ; 31 (31)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod1|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;    |lpm_divide:Mod2|                   ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_j3m:auto_generated|  ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod2|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m      ; work         ;
;          |sign_div_unsign_mlh:divider| ; 97 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;             |alt_u_div_ive:divider|    ; 97 (97)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod2|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;    |lpm_divide:Mod3|                   ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod3                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_j3m:auto_generated|  ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod3|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m      ; work         ;
;          |sign_div_unsign_mlh:divider| ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;             |alt_u_div_ive:divider|    ; 85 (85)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod3|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;    |lpm_divide:Mod4|                   ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod4                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_j3m:auto_generated|  ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod4|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m      ; work         ;
;          |sign_div_unsign_mlh:divider| ; 49 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod4|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;             |alt_u_div_ive:divider|    ; 49 (49)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod4|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
;    |lpm_divide:Mod5|                   ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod5                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_j3m:auto_generated|  ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod5|lpm_divide_j3m:auto_generated                                                   ; lpm_divide_j3m      ; work         ;
;          |sign_div_unsign_mlh:divider| ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod5|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider                       ; sign_div_unsign_mlh ; work         ;
;             |alt_u_div_ive:divider|    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |vga|lpm_divide:Mod5|lpm_divide_j3m:auto_generated|sign_div_unsign_mlh:divider|alt_u_div_ive:divider ; alt_u_div_ive       ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 48          ;
; Independent 18x18 plus 36       ; 46          ;
; Total number of DSP blocks      ; 94          ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 94          ;
+---------------------------------+-------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; blue[0..7]                             ; Stuck at GND due to stuck port sclear  ;
; vga_B[0]~reg0                          ; Stuck at GND due to stuck port data_in ;
; vga_B[1]~reg0                          ; Stuck at GND due to stuck port data_in ;
; vga_B[2]~reg0                          ; Stuck at GND due to stuck port data_in ;
; vga_B[3]~reg0                          ; Stuck at GND due to stuck port data_in ;
; vga_B[4]~reg0                          ; Stuck at GND due to stuck port data_in ;
; vga_B[5]~reg0                          ; Stuck at GND due to stuck port data_in ;
; vga_B[6]~reg0                          ; Stuck at GND due to stuck port data_in ;
; vga_B[7]~reg0                          ; Stuck at GND due to stuck port data_in ;
; red[0,1,3..7]                          ; Merged with red[2]                     ;
; green[0..6]                            ; Merged with green[7]                   ;
; Total Number of Removed Registers = 30 ;                                        ;
+----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                          ;
+---------------+--------------------------+-------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal       ; Registers Removed due to This Register                                                    ;
+---------------+--------------------------+-------------------------------------------------------------------------------------------+
; blue[7]       ; Stuck at GND             ; vga_B[0]~reg0, vga_B[1]~reg0, vga_B[2]~reg0, vga_B[3]~reg0, vga_B[4]~reg0, vga_B[5]~reg0, ;
;               ; due to stuck port sclear ; vga_B[6]~reg0, vga_B[7]~reg0                                                              ;
+---------------+--------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41    ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 91:1               ; 8 bits    ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; Yes        ; |vga|green[7]              ;
; 91:1               ; 8 bits    ; 480 LEs       ; 0 LEs                ; 480 LEs                ; Yes        ; |vga|blue[7]               ;
; 91:1               ; 8 bits    ; 480 LEs       ; 8 LEs                ; 472 LEs                ; Yes        ; |vga|red[2]                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 10             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_tcm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 7              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_jbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_gbm ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 12             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_j3m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hvsync_generator:comb_100"                                                                                                                                                        ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 41                          ;
;     ENA               ; 9                           ;
;     ENA SCLR          ; 1                           ;
;     SCLR              ; 10                          ;
;     plain             ; 21                          ;
; arriav_lcell_comb     ; 4924                        ;
;     arith             ; 3062                        ;
;         0 data inputs ; 86                          ;
;         1 data inputs ; 2776                        ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 127                         ;
;         4 data inputs ; 43                          ;
;     extend            ; 2                           ;
;         7 data inputs ; 2                           ;
;     normal            ; 1796                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 246                         ;
;         3 data inputs ; 132                         ;
;         4 data inputs ; 257                         ;
;         5 data inputs ; 522                         ;
;         6 data inputs ; 633                         ;
;     shared            ; 64                          ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 47                          ;
; arriav_mac            ; 94                          ;
; boundary_port         ; 66                          ;
;                       ;                             ;
; Max LUT depth         ; 18.80                       ;
; Average LUT depth     ; 9.40                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Jun 04 04:59:26 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hvsync_generator.v
    Info (12023): Found entity 1: hvsync_generator File: D:/Proje/vga/vgabenim/hvsync_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: D:/Proje/vga/vgabenim/vga.v Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at vga.v(74): instance has no name File: D:/Proje/vga/vgabenim/vga.v Line: 74
Info (12127): Elaborating entity "vga" for the top level hierarchy
Warning (10858): Verilog HDL warning at vga.v(18): object vrms_sayi1 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 18
Warning (10858): Verilog HDL warning at vga.v(19): object vrms_sayi2 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 19
Warning (10858): Verilog HDL warning at vga.v(27): object voltdiv1 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 27
Warning (10858): Verilog HDL warning at vga.v(28): object voltdiv2 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 28
Warning (10858): Verilog HDL warning at vga.v(29): object timediv1 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 29
Warning (10858): Verilog HDL warning at vga.v(30): object timediv2 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 30
Warning (10858): Verilog HDL warning at vga.v(31): object timediv3 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 31
Warning (10858): Verilog HDL warning at vga.v(32): object timediv4 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 32
Warning (10858): Verilog HDL warning at vga.v(33): object timediv5 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 33
Warning (10858): Verilog HDL warning at vga.v(34): object timediv6 used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 34
Warning (10858): Verilog HDL warning at vga.v(59): object dalgalar used but never assigned File: D:/Proje/vga/vgabenim/vga.v Line: 59
Warning (10646): Verilog HDL Event Control warning at vga.v(100): posedge or negedge of vector "clk_25" depends solely on its least-significant bit File: D:/Proje/vga/vgabenim/vga.v Line: 100
Warning (10762): Verilog HDL Case Statement warning at vga.v(183): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 183
Warning (10762): Verilog HDL Case Statement warning at vga.v(299): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 299
Warning (10762): Verilog HDL Case Statement warning at vga.v(405): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 405
Warning (10762): Verilog HDL Case Statement warning at vga.v(519): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 519
Warning (10762): Verilog HDL Case Statement warning at vga.v(624): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 624
Warning (10762): Verilog HDL Case Statement warning at vga.v(739): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 739
Warning (10762): Verilog HDL Case Statement warning at vga.v(842): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 842
Warning (10762): Verilog HDL Case Statement warning at vga.v(896): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 896
Warning (10762): Verilog HDL Case Statement warning at vga.v(1009): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1009
Warning (10762): Verilog HDL Case Statement warning at vga.v(1127): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1127
Warning (10762): Verilog HDL Case Statement warning at vga.v(1230): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1230
Warning (10762): Verilog HDL Case Statement warning at vga.v(1335): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1335
Warning (10762): Verilog HDL Case Statement warning at vga.v(1454): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1454
Warning (10762): Verilog HDL Case Statement warning at vga.v(1561): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1561
Warning (10762): Verilog HDL Case Statement warning at vga.v(1616): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1616
Warning (10762): Verilog HDL Case Statement warning at vga.v(1725): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1725
Warning (10762): Verilog HDL Case Statement warning at vga.v(1841): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1841
Warning (10762): Verilog HDL Case Statement warning at vga.v(1945): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 1945
Warning (10762): Verilog HDL Case Statement warning at vga.v(2051): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 2051
Warning (10762): Verilog HDL Case Statement warning at vga.v(2160): can't check case statement for completeness because the case expression has too many possible states File: D:/Proje/vga/vgabenim/vga.v Line: 2160
Warning (10230): Verilog HDL assignment warning at vga.v(2763): truncated value with size 32 to match size of target (8) File: D:/Proje/vga/vgabenim/vga.v Line: 2763
Warning (10230): Verilog HDL assignment warning at vga.v(2766): truncated value with size 32 to match size of target (8) File: D:/Proje/vga/vgabenim/vga.v Line: 2766
Warning (10230): Verilog HDL assignment warning at vga.v(2773): truncated value with size 32 to match size of target (8) File: D:/Proje/vga/vgabenim/vga.v Line: 2773
Warning (10230): Verilog HDL assignment warning at vga.v(2790): truncated value with size 32 to match size of target (1) File: D:/Proje/vga/vgabenim/vga.v Line: 2790
Warning (10030): Net "vrms_sayi1" at vga.v(18) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 18
Warning (10030): Net "vrms_sayi2" at vga.v(19) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 19
Warning (10030): Net "voltdiv1" at vga.v(27) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 27
Warning (10030): Net "voltdiv2" at vga.v(28) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 28
Warning (10030): Net "timediv1" at vga.v(29) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 29
Warning (10030): Net "timediv2" at vga.v(30) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 30
Warning (10030): Net "timediv3" at vga.v(31) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 31
Warning (10030): Net "timediv4" at vga.v(32) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 32
Warning (10030): Net "timediv5" at vga.v(33) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 33
Warning (10030): Net "timediv6" at vga.v(34) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 34
Warning (10030): Net "dalgalar" at vga.v(59) has no driver or initial value, using a default initial value '0' File: D:/Proje/vga/vgabenim/vga.v Line: 59
Info (12128): Elaborating entity "hvsync_generator" for hierarchy "hvsync_generator:comb_100" File: D:/Proje/vga/vgabenim/vga.v Line: 74
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(18): truncated value with size 32 to match size of target (10) File: D:/Proje/vga/vgabenim/hvsync_generator.v Line: 18
Warning (10230): Verilog HDL assignment warning at hvsync_generator.v(27): truncated value with size 32 to match size of target (9) File: D:/Proje/vga/vgabenim/hvsync_generator.v Line: 27
Info (278001): Inferred 11 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: D:/Proje/vga/vgabenim/vga.v Line: 80
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: D:/Proje/vga/vgabenim/vga.v Line: 81
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: D:/Proje/vga/vgabenim/vga.v Line: 85
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1" File: D:/Proje/vga/vgabenim/vga.v Line: 86
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: D:/Proje/vga/vgabenim/vga.v Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod5" File: D:/Proje/vga/vgabenim/vga.v Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: D:/Proje/vga/vgabenim/vga.v Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod4" File: D:/Proje/vga/vgabenim/vga.v Line: 90
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: D:/Proje/vga/vgabenim/vga.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod3" File: D:/Proje/vga/vgabenim/vga.v Line: 89
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2" File: D:/Proje/vga/vgabenim/vga.v Line: 88
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: D:/Proje/vga/vgabenim/vga.v Line: 80
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: D:/Proje/vga/vgabenim/vga.v Line: 80
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am File: D:/Proje/vga/vgabenim/db/lpm_divide_3am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/Proje/vga/vgabenim/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: D:/Proje/vga/vgabenim/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: D:/Proje/vga/vgabenim/vga.v Line: 81
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: D:/Proje/vga/vgabenim/vga.v Line: 81
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: D:/Proje/vga/vgabenim/db/lpm_divide_62m.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div4" File: D:/Proje/vga/vgabenim/vga.v Line: 91
Info (12133): Instantiated megafunction "lpm_divide:Div4" with the following parameter: File: D:/Proje/vga/vgabenim/vga.v Line: 91
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_tcm.tdf
    Info (12023): Found entity 1: lpm_divide_tcm File: D:/Proje/vga/vgabenim/db/lpm_divide_tcm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh File: D:/Proje/vga/vgabenim/db/sign_div_unsign_3nh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info (12023): Found entity 1: alt_u_div_c2f File: D:/Proje/vga/vgabenim/db/alt_u_div_c2f.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod5" File: D:/Proje/vga/vgabenim/vga.v Line: 91
Info (12133): Instantiated megafunction "lpm_divide:Mod5" with the following parameter: File: D:/Proje/vga/vgabenim/vga.v Line: 91
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_j3m.tdf
    Info (12023): Found entity 1: lpm_divide_j3m File: D:/Proje/vga/vgabenim/db/lpm_divide_j3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_mlh File: D:/Proje/vga/vgabenim/db/sign_div_unsign_mlh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf
    Info (12023): Found entity 1: alt_u_div_ive File: D:/Proje/vga/vgabenim/db/alt_u_div_ive.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div3" File: D:/Proje/vga/vgabenim/vga.v Line: 90
Info (12133): Instantiated megafunction "lpm_divide:Div3" with the following parameter: File: D:/Proje/vga/vgabenim/vga.v Line: 90
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf
    Info (12023): Found entity 1: lpm_divide_jbm File: D:/Proje/vga/vgabenim/db/lpm_divide_jbm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh File: D:/Proje/vga/vgabenim/db/sign_div_unsign_plh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf
    Info (12023): Found entity 1: alt_u_div_ove File: D:/Proje/vga/vgabenim/db/alt_u_div_ove.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div2" File: D:/Proje/vga/vgabenim/vga.v Line: 89
Info (12133): Instantiated megafunction "lpm_divide:Div2" with the following parameter: File: D:/Proje/vga/vgabenim/vga.v Line: 89
    Info (12134): Parameter "LPM_WIDTHN" = "12"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf
    Info (12023): Found entity 1: lpm_divide_gbm File: D:/Proje/vga/vgabenim/db/lpm_divide_gbm.tdf Line: 24
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_B[0]" is stuck at GND File: D:/Proje/vga/vgabenim/vga.v Line: 100
    Warning (13410): Pin "vga_B[1]" is stuck at GND File: D:/Proje/vga/vgabenim/vga.v Line: 100
    Warning (13410): Pin "vga_B[2]" is stuck at GND File: D:/Proje/vga/vgabenim/vga.v Line: 100
    Warning (13410): Pin "vga_B[3]" is stuck at GND File: D:/Proje/vga/vgabenim/vga.v Line: 100
    Warning (13410): Pin "vga_B[4]" is stuck at GND File: D:/Proje/vga/vgabenim/vga.v Line: 100
    Warning (13410): Pin "vga_B[5]" is stuck at GND File: D:/Proje/vga/vgabenim/vga.v Line: 100
    Warning (13410): Pin "vga_B[6]" is stuck at GND File: D:/Proje/vga/vgabenim/vga.v Line: 100
    Warning (13410): Pin "vga_B[7]" is stuck at GND File: D:/Proje/vga/vgabenim/vga.v Line: 100
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/Proje/vga/vgabenim/output_files/vga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5096 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 4936 logic cells
    Info (21062): Implemented 94 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4903 megabytes
    Info: Processing ended: Mon Jun 04 04:59:58 2018
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:44


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Proje/vga/vgabenim/output_files/vga.map.smsg.


