cpu_design_rob_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_rob_0_0/sim/cpu_design_rob_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_renamebuffer_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_renamebuffer_0_0/sim/cpu_design_renamebuffer_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_reservestation_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_reservestation_0_0/sim/cpu_design_reservestation_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_dispatcher_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_dispatcher_0_0/sim/cpu_design_dispatcher_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_registers_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_registers_0_0/sim/cpu_design_registers_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_pc_counter_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_pc_counter_0_0/sim/cpu_design_pc_counter_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_decoder_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_decoder_0_0/sim/cpu_design_decoder_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_if_tlb_fetcher_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_if_tlb_fetcher_0_0/sim/cpu_design_if_tlb_fetcher_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_if_memory_accessor_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_if_memory_accessor_0_0/sim/cpu_design_if_memory_accessor_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_if_insn_queue_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_if_insn_queue_0_0/sim/cpu_design_if_insn_queue_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_jump_predictor_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_jump_predictor_0_0/sim/cpu_design_jump_predictor_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_branch_predictor_0_1.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_branch_predictor_0_1/sim/cpu_design_branch_predictor_0_1.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_if_controller_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_if_controller_0_0/sim/cpu_design_if_controller_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_loadstoreunit_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_loadstoreunit_0_0/sim/cpu_design_loadstoreunit_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_clk_wiz_0_1/cpu_design_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_clk_wiz_0_1/cpu_design_clk_wiz_0_1.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_proc_sys_reset_0_0/sim/cpu_design_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
axi_simple_master_v1_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ipshared/421b/hdl/axi_simple_master_v1_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_axi_simple_master_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_axi_simple_master_0_0/sim/cpu_design_axi_simple_master_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_axi_simple_master_0_1.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_axi_simple_master_0_1/sim/cpu_design_axi_simple_master_0_1.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_axi_simple_master_0_2.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_axi_simple_master_0_2/sim/cpu_design_axi_simple_master_0_2.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_l1_cache_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_l1_cache_0_0/sim/cpu_design_l1_cache_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_loadstore_functionun_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_loadstore_functionun_0_0/sim/cpu_design_loadstore_functionun_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_axi_bram_ctrl_1_0.vhd,vhdl,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_axi_bram_ctrl_1_0/sim/cpu_design_axi_bram_ctrl_1_0.vhd,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_blk_mem_gen_1_0/sim/cpu_design_blk_mem_gen_1_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
thinpad_sram_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
thinpad_sram_v1_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ipshared/bcc2/hdl/thinpad_sram_v1_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_thinpad_sram_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_thinpad_sram_0_0/sim/cpu_design_thinpad_sram_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_xbar_0/sim/cpu_design_xbar_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_axi_intc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_axi_intc_0_0/sim/cpu_design_axi_intc_0_0.vhd,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_axi_gpio_0_1.vhd,vhdl,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_axi_gpio_0_1/sim/cpu_design_axi_gpio_0_1.vhd,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
thinpad_serial_v1_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
thinpad_serial_v1_0_S_DATA_AXI.v,verilog,xil_defaultlib,../../../bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0_S_DATA_AXI.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
thinpad_serial_v1_0_S_STATUS_AXI.v,verilog,xil_defaultlib,../../../bd/cpu_design/ipshared/1ec4/hdl/thinpad_serial_v1_0_S_STATUS_AXI.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_thinpad_serial_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_thinpad_serial_0_0/sim/cpu_design_thinpad_serial_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_xlconcat_0_0/sim/cpu_design_xlconcat_0_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_auto_ds_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_auto_ds_0/sim/cpu_design_auto_ds_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_auto_pc_0/sim/cpu_design_auto_pc_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_auto_ds_1.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_auto_ds_1/sim/cpu_design_auto_ds_1.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_auto_pc_1/sim/cpu_design_auto_pc_1.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_auto_pc_2/sim/cpu_design_auto_pc_2.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_s00_mmu_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_s00_mmu_0/sim/cpu_design_s00_mmu_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design_s01_mmu_0.v,verilog,xil_defaultlib,../../../bd/cpu_design/ip/cpu_design_s01_mmu_0/sim/cpu_design_s01_mmu_0.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
cpu_design.v,verilog,xil_defaultlib,../../../bd/cpu_design/sim/cpu_design.v,incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="$ref_dir/../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/c923"incdir="../../../../thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
