Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 18:41:05 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/filter2D_f_timing_routed.rpt
| Design       : filter2D_f
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 91 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 74 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.314        0.000                      0                 4978        0.099        0.000                      0                 4978        2.020        0.000                       0                  2337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
AXI_LITE_clk  {0.000 6.000}        12.000          83.333          
ap_clk        {0.000 3.000}        6.000           166.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
AXI_LITE_clk        8.660        0.000                      0                   75        0.219        0.000                      0                   75        5.500        0.000                       0                    44  
ap_clk              0.314        0.000                      0                 4479        0.099        0.000                      0                 4479        2.020        0.000                       0                  2293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ap_clk        AXI_LITE_clk        3.070        0.000                      0                    5        0.497        0.000                      0                    5  
AXI_LITE_clk  ap_clk              1.779        0.000                      0                  427        0.325        0.000                      0                  427  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        8.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (AXI_LITE_clk rise@12.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.642ns (21.039%)  route 2.409ns (78.961%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X42Y50         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y50         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  filter2D_f_CONTROL_BUS_s_axi_U/rstate_reg[0]/Q
                         net (fo=6, routed)           0.990     2.481    filter2D_f_CONTROL_BUS_s_axi_U/rstate[0]
    SLICE_X42Y49         LUT3 (Prop_lut3_I1_O)        0.124     2.605 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_2/O
                         net (fo=32, routed)          1.420     4.024    filter2D_f_CONTROL_BUS_s_axi_U/ar_hs
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X33Y42         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X33Y42         FDRE (Setup_fdre_C_CE)      -0.205    12.684    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.024    
  -------------------------------------------------------------------
                         slack                                  8.660    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.090%)  route 0.146ns (43.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[1]/Q
                         net (fo=4, routed)           0.146     0.697    filter2D_f_CONTROL_BUS_s_axi_U/out[0]
    SLICE_X41Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.742 r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.742    filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate[3]_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X41Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.091     0.523    filter2D_f_CONTROL_BUS_s_axi_U/FSM_onehot_wstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.523    
                         arrival time                           0.742    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         AXI_LITE_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { AXI_LITE_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         12.000      11.000     SLICE_X39Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X39Y42  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (required time - arrival time)
  Source:                 packets_loc_channel_U/mOutPtr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.032ns (35.796%)  route 3.645ns (64.204%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 SRL16E=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     0.973    packets_loc_channel_U/ap_clk
    SLICE_X31Y53         FDSE                                         r  packets_loc_channel_U/mOutPtr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  packets_loc_channel_U/mOutPtr_reg[0]/Q
                         net (fo=6, routed)           0.445     1.874    packets_loc_channel_U/U_fifo_w32_d2_A_ram/mOutPtr[0]
    SLICE_X28Y54         LUT2 (Prop_lut2_I0_O)        0.124     1.998 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3/O
                         net (fo=32, routed)          1.174     3.172    packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][0]_srl3_i_3_n_0
    SLICE_X26Y53         SRL16E (Prop_srl16e_A0_Q)    0.153     3.325 r  packets_loc_channel_U/U_fifo_w32_d2_A_ram/SRL_SIG_reg[2][6]_srl3/Q
                         net (fo=2, routed)           0.795     4.120    Loop_1_proc_U0/out[6]
    SLICE_X28Y54         LUT6 (Prop_lut6_I0_O)        0.331     4.451 r  Loop_1_proc_U0/tmp_22_i_reg_167[0]_i_38/O
                         net (fo=1, routed)           0.190     4.641    Loop_1_proc_U0/tmp_22_i_reg_167[0]_i_38_n_0
    SLICE_X29Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.026 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.026    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_25_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.140 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     5.140    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_12_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.254 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.254    Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_3_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.368 r  Loop_1_proc_U0/tmp_22_i_reg_167_reg[0]_i_2/CO[3]
                         net (fo=5, routed)           0.646     6.014    Loop_1_proc_U0/tmp_22_i_fu_116_p2
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.138 r  Loop_1_proc_U0/ap_CS_fsm[2]_i_2/O
                         net (fo=1, routed)           0.394     6.533    Loop_1_proc_U0/ap_CS_fsm[2]_i_2_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.117     6.650 r  Loop_1_proc_U0/ap_CS_fsm[2]_i_1/O
                         net (fo=1, routed)           0.000     6.650    Loop_1_proc_U0/ap_NS_fsm[2]
    SLICE_X31Y58         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    Loop_1_proc_U0/ap_clk
    SLICE_X31Y58         FDRE                                         r  Loop_1_proc_U0/ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y58         FDRE (Setup_fdre_C_D)        0.075     6.964    Loop_1_proc_U0/ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                          6.964    
                         arrival time                          -6.650    
  -------------------------------------------------------------------
                         slack                                  0.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/ap_clk
    SLICE_X33Y53         FDRE                                         r  Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff1_reg[9]/Q
                         net (fo=1, routed)           0.056     0.607    Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff1_reg_n_0_[9]
    SLICE_X33Y53         FDRE                                         r  Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/ap_clk
    SLICE_X33Y53         FDRE                                         r  Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff2_reg[9]/C
                         clock pessimism              0.000     0.432    
    SLICE_X33Y53         FDRE (Hold_fdre_C_D)         0.076     0.508    Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/buff2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 3.000 }
Period(ns):         6.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.000       3.056      RAMB18_X1Y18  Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_dEe_ram_U/ram_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y39  Filter2D_U0/ap_reg_pp0_iter4_or_cond_i_i_reg_1977_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.000       2.020      SLICE_X26Y39  Filter2D_U0/ap_reg_pp0_iter4_or_cond_i_i_reg_1977_reg[0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  AXI_LITE_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (AXI_LITE_clk rise@12.000ns - ap_clk rise@6.000ns)
  Data Path Delay:        2.877ns  (logic 0.999ns (34.724%)  route 1.878ns (65.276%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 12.924 - 12.000 ) 
    Source Clock Delay      (SCD):    0.973ns = ( 6.973 - 6.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.973     6.973    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y54         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.518     7.491 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle_reg/Q
                         net (fo=1, routed)           1.013     8.504    filter2D_f_CONTROL_BUS_s_axi_U/int_ap_idle
    SLICE_X33Y46         LUT4 (Prop_lut4_I1_O)        0.149     8.653 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_4/O
                         net (fo=1, routed)           0.865     9.518    filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_4_n_0
    SLICE_X33Y46         LUT6 (Prop_lut6_I4_O)        0.332     9.850 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     9.850    filter2D_f_CONTROL_BUS_s_axi_U/rdata[2]_i_1_n_0
    SLICE_X33Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.924    12.924    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X33Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]/C
                         clock pessimism              0.000    12.924    
                         clock uncertainty           -0.035    12.889    
    SLICE_X33Y46         FDRE (Setup_fdre_C_D)        0.031    12.920    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -9.850    
  -------------------------------------------------------------------
                         slack                                  3.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             AXI_LITE_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (AXI_LITE_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.291ns (45.049%)  route 0.355ns (54.951%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X32Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y47         FDRE (Prop_fdre_C_Q)         0.148     0.558 r  filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready_reg/Q
                         net (fo=1, routed)           0.141     0.699    filter2D_f_CONTROL_BUS_s_axi_U/int_ap_ready
    SLICE_X32Y47         LUT4 (Prop_lut4_I1_O)        0.098     0.797 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_4/O
                         net (fo=1, routed)           0.214     1.011    filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_4_n_0
    SLICE_X35Y46         LUT6 (Prop_lut6_I4_O)        0.045     1.056 r  filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.056    filter2D_f_CONTROL_BUS_s_axi_U/rdata[3]_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X35Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     0.559    filter2D_f_CONTROL_BUS_s_axi_U/rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.497    





---------------------------------------------------------------------------------------------------
From Clock:  AXI_LITE_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.779ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.779ns  (required time - arrival time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (ap_clk rise@6.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 0.715ns (18.186%)  route 3.217ns (81.814%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 6.924 - 6.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.973     0.973    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X39Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.419     1.392 r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[6]/Q
                         net (fo=17, routed)          1.762     3.154    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[6]
    SLICE_X42Y43         LUT5 (Prop_lut5_I2_O)        0.296     3.450 r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1/O
                         net (fo=32, routed)          1.455     4.905    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     6.000     6.000 r  
                                                      0.000     6.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.924     6.924    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X31Y34         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[0]/C
                         clock pessimism              0.000     6.924    
                         clock uncertainty           -0.035     6.889    
    SLICE_X31Y34         FDRE (Setup_fdre_C_CE)      -0.205     6.684    filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V_reg[0]
  -------------------------------------------------------------------
                         required time                          6.684    
                         arrival time                          -4.905    
  -------------------------------------------------------------------
                         slack                                  1.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by AXI_LITE_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - AXI_LITE_clk rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.345%)  route 0.287ns (60.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock AXI_LITE_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  AXI_LITE_clk (IN)
                         net (fo=43, unset)           0.410     0.410    filter2D_f_CONTROL_BUS_s_axi_U/AXI_LITE_clk
    SLICE_X43Y47         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg[5]/Q
                         net (fo=17, routed)          0.287     0.838    filter2D_f_CONTROL_BUS_s_axi_U/waddr_reg_n_0_[5]
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.045     0.883 r  filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_i_1/O
                         net (fo=1, routed)           0.000     0.883    filter2D_f_CONTROL_BUS_s_axi_U/isr_toggle
    SLICE_X40Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2292, unset)         0.432     0.432    filter2D_f_CONTROL_BUS_s_axi_U/ap_clk
    SLICE_X40Y46         FDRE                                         r  filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_reg/C
                         clock pessimism              0.000     0.432    
                         clock uncertainty            0.035     0.467    
    SLICE_X40Y46         FDRE (Hold_fdre_C_D)         0.091     0.558    filter2D_f_CONTROL_BUS_s_axi_U/isr_mask_reg
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.325    





