ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_ctc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ctc_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	ctc_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	ctc_deinit:
  26              	.LFB116:
  27              		.file 1 "../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c"
   1:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
   2:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \file    gd32f4xx_ctc.c
   3:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief   CTC driver
   4:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
   5:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
  10:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  11:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*
  12:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  14:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** are permitted provided that the following conditions are met:
  16:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  17:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****        list of conditions and the following disclaimer.
  19:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****        and/or other materials provided with the distribution.
  22:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****        may be used to endorse or promote products derived from this software without
  24:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****        specific prior written permission.
  25:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  26:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 2


  32:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** OF SUCH DAMAGE.
  36:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
  37:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  38:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** #include "gd32f4xx_ctc.h"
  39:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  40:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** #define CTC_FLAG_MASK            ((uint32_t)0x00000700U)
  41:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  42:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /* CTC register bit offset */
  43:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** #define CTC_TRIMVALUE_OFFSET     ((uint32_t)8U)
  44:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** #define CTC_TRIM_VALUE_OFFSET    ((uint32_t)8U)
  45:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** #define CTC_REFCAP_OFFSET        ((uint32_t)16U)
  46:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** #define CTC_LIMIT_VALUE_OFFSET   ((uint32_t)16U)
  47:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  48:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
  49:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    reset CTC clock trim controller
  50:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  none
  51:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
  52:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
  53:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
  54:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_deinit(void)
  55:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
  28              		.loc 1 55 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  56:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     /* reset CTC */
  57:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     rcu_periph_reset_enable(RCU_CTCRST);
  32              		.loc 1 57 5 view .LVU1
  55:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     /* reset CTC */
  33              		.loc 1 55 1 is_stmt 0 view .LVU2
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 57 5 view .LVU3
  40 0002 43F61B00 		movw	r0, #14363
  41 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  42              	.LVL0:
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     rcu_periph_reset_disable(RCU_CTCRST);
  43              		.loc 1 58 5 is_stmt 1 view .LVU4
  59:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
  44              		.loc 1 59 1 is_stmt 0 view .LVU5
  45 000a BDE80840 		pop	{r3, lr}
  46              	.LCFI1:
  47              		.cfi_restore 14
  48              		.cfi_restore 3
  49              		.cfi_def_cfa_offset 0
  58:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     rcu_periph_reset_disable(RCU_CTCRST);
  50              		.loc 1 58 5 view .LVU6
  51 000e 43F61B00 		movw	r0, #14363
  52 0012 FFF7FEBF 		b	rcu_periph_reset_disable
  53              	.LVL1:
  54              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 3


  55              	.LFE116:
  57 0016 00BF     		.section	.text.ctc_counter_enable,"ax",%progbits
  58              		.align	1
  59              		.p2align 2,,3
  60              		.global	ctc_counter_enable
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	ctc_counter_enable:
  66              	.LFB117:
  60:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  61:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
  62:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    enable CTC trim counter
  63:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  none
  64:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
  65:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
  66:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
  67:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_counter_enable(void)
  68:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
  67              		.loc 1 68 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  69:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 |= (uint32_t)CTC_CTL0_CNTEN;
  72              		.loc 1 69 5 view .LVU8
  73              		.loc 1 69 14 is_stmt 0 view .LVU9
  74 0000 034A     		ldr	r2, .L5
  75 0002 D2F8003C 		ldr	r3, [r2, #3072]
  76 0006 43F02003 		orr	r3, r3, #32
  77 000a C2F8003C 		str	r3, [r2, #3072]
  70:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
  78              		.loc 1 70 1 view .LVU10
  79 000e 7047     		bx	lr
  80              	.L6:
  81              		.align	2
  82              	.L5:
  83 0010 00600040 		.word	1073766400
  84              		.cfi_endproc
  85              	.LFE117:
  87              		.section	.text.ctc_counter_disable,"ax",%progbits
  88              		.align	1
  89              		.p2align 2,,3
  90              		.global	ctc_counter_disable
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	ctc_counter_disable:
  96              	.LFB118:
  71:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  72:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
  73:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    disable CTC trim counter
  74:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  none
  75:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
  76:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
  77:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
  78:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_counter_disable(void)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 4


  79:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
  97              		.loc 1 79 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
  80:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 &= (uint32_t)(~CTC_CTL0_CNTEN);
 102              		.loc 1 80 5 view .LVU12
 103              		.loc 1 80 14 is_stmt 0 view .LVU13
 104 0000 034A     		ldr	r2, .L8
 105 0002 D2F8003C 		ldr	r3, [r2, #3072]
 106 0006 23F02003 		bic	r3, r3, #32
 107 000a C2F8003C 		str	r3, [r2, #3072]
  81:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 108              		.loc 1 81 1 view .LVU14
 109 000e 7047     		bx	lr
 110              	.L9:
 111              		.align	2
 112              	.L8:
 113 0010 00600040 		.word	1073766400
 114              		.cfi_endproc
 115              	.LFE118:
 117              		.section	.text.ctc_irc48m_trim_value_config,"ax",%progbits
 118              		.align	1
 119              		.p2align 2,,3
 120              		.global	ctc_irc48m_trim_value_config
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 125              	ctc_irc48m_trim_value_config:
 126              	.LVL2:
 127              	.LFB119:
  82:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  83:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
  84:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    configure the IRC48M trim value
  85:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  ctc_trim_value: 8-bit IRC48M trim value
  86:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        0x00 - 0x3F
  87:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
  88:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
  89:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
  90:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_irc48m_trim_value_config(uint8_t trim_value)
  91:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 128              		.loc 1 91 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		@ link register save eliminated.
  92:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     /* clear TRIMVALUE bits */
  93:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 &= (~(uint32_t)CTC_CTL0_TRIMVALUE);
 133              		.loc 1 93 5 view .LVU16
 134              		.loc 1 93 14 is_stmt 0 view .LVU17
 135 0000 064B     		ldr	r3, .L11
 136 0002 D3F8001C 		ldr	r1, [r3, #3072]
 137 0006 21F47C51 		bic	r1, r1, #16128
 138 000a C3F8001C 		str	r1, [r3, #3072]
  94:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     /* set TRIMVALUE bits */
  95:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 |= ((uint32_t)trim_value << CTC_TRIM_VALUE_OFFSET);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 5


 139              		.loc 1 95 5 is_stmt 1 view .LVU18
 140              		.loc 1 95 14 is_stmt 0 view .LVU19
 141 000e D3F8002C 		ldr	r2, [r3, #3072]
 142 0012 42EA0022 		orr	r2, r2, r0, lsl #8
 143 0016 C3F8002C 		str	r2, [r3, #3072]
  96:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 144              		.loc 1 96 1 view .LVU20
 145 001a 7047     		bx	lr
 146              	.L12:
 147              		.align	2
 148              	.L11:
 149 001c 00600040 		.word	1073766400
 150              		.cfi_endproc
 151              	.LFE119:
 153              		.section	.text.ctc_software_refsource_pulse_generate,"ax",%progbits
 154              		.align	1
 155              		.p2align 2,,3
 156              		.global	ctc_software_refsource_pulse_generate
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	ctc_software_refsource_pulse_generate:
 162              	.LFB120:
  97:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
  98:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
  99:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    generate software reference source sync pulse
 100:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  none
 101:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 102:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 103:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 104:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_software_refsource_pulse_generate(void)
 105:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 163              		.loc 1 105 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 106:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL;
 168              		.loc 1 106 5 view .LVU22
 169              		.loc 1 106 14 is_stmt 0 view .LVU23
 170 0000 034A     		ldr	r2, .L14
 171 0002 D2F8003C 		ldr	r3, [r2, #3072]
 172 0006 43F08003 		orr	r3, r3, #128
 173 000a C2F8003C 		str	r3, [r2, #3072]
 107:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 174              		.loc 1 107 1 view .LVU24
 175 000e 7047     		bx	lr
 176              	.L15:
 177              		.align	2
 178              	.L14:
 179 0010 00600040 		.word	1073766400
 180              		.cfi_endproc
 181              	.LFE120:
 183              		.section	.text.ctc_hardware_trim_mode_config,"ax",%progbits
 184              		.align	1
 185              		.p2align 2,,3
 186              		.global	ctc_hardware_trim_mode_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 6


 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	ctc_hardware_trim_mode_config:
 192              	.LVL3:
 193              	.LFB121:
 108:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 109:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 110:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    configure hardware automatically trim mode
 111:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  hardmode:
 112:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 113:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_HARDWARE_TRIM_MODE_ENABLE: hardware automatically trim mode enable
 114:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_HARDWARE_TRIM_MODE_DISABLE: hardware automatically trim mode disable
 115:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 116:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 117:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 118:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_hardware_trim_mode_config(uint32_t hardmode)
 119:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 194              		.loc 1 119 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 120:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 &= (uint32_t)(~CTC_CTL0_AUTOTRIM);
 199              		.loc 1 120 5 view .LVU26
 200              		.loc 1 120 14 is_stmt 0 view .LVU27
 201 0000 064B     		ldr	r3, .L17
 202 0002 D3F8001C 		ldr	r1, [r3, #3072]
 203 0006 21F04001 		bic	r1, r1, #64
 204 000a C3F8001C 		str	r1, [r3, #3072]
 121:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 |= (uint32_t)hardmode;
 205              		.loc 1 121 5 is_stmt 1 view .LVU28
 206              		.loc 1 121 14 is_stmt 0 view .LVU29
 207 000e D3F8002C 		ldr	r2, [r3, #3072]
 208 0012 0243     		orrs	r2, r2, r0
 209 0014 C3F8002C 		str	r2, [r3, #3072]
 122:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 210              		.loc 1 122 1 view .LVU30
 211 0018 7047     		bx	lr
 212              	.L18:
 213 001a 00BF     		.align	2
 214              	.L17:
 215 001c 00600040 		.word	1073766400
 216              		.cfi_endproc
 217              	.LFE121:
 219              		.section	.text.ctc_refsource_polarity_config,"ax",%progbits
 220              		.align	1
 221              		.p2align 2,,3
 222              		.global	ctc_refsource_polarity_config
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	ctc_refsource_polarity_config:
 228              	.LVL4:
 229              	.LFB122:
 123:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 124:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 7


 125:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    configure reference signal source polarity
 126:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  polarity:
 127:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 128:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_POLARITY_FALLING: reference signal source polarity is falling edge
 129:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_POLARITY_RISING: reference signal source polarity is rising edge
 130:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 131:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 132:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 133:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_refsource_polarity_config(uint32_t polarity)
 134:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 230              		.loc 1 134 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 135:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFPOL);
 235              		.loc 1 135 5 view .LVU32
 236              		.loc 1 135 14 is_stmt 0 view .LVU33
 237 0000 064B     		ldr	r3, .L20
 238 0002 D3F8041C 		ldr	r1, [r3, #3076]
 239 0006 21F00041 		bic	r1, r1, #-2147483648
 240 000a C3F8041C 		str	r1, [r3, #3076]
 136:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)polarity;
 241              		.loc 1 136 5 is_stmt 1 view .LVU34
 242              		.loc 1 136 14 is_stmt 0 view .LVU35
 243 000e D3F8042C 		ldr	r2, [r3, #3076]
 244 0012 0243     		orrs	r2, r2, r0
 245 0014 C3F8042C 		str	r2, [r3, #3076]
 137:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 246              		.loc 1 137 1 view .LVU36
 247 0018 7047     		bx	lr
 248              	.L21:
 249 001a 00BF     		.align	2
 250              	.L20:
 251 001c 00600040 		.word	1073766400
 252              		.cfi_endproc
 253              	.LFE122:
 255              		.section	.text.ctc_refsource_signal_select,"ax",%progbits
 256              		.align	1
 257              		.p2align 2,,3
 258              		.global	ctc_refsource_signal_select
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	ctc_refsource_signal_select:
 264              	.LVL5:
 265              	.LFB123:
 138:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 139:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 140:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    select reference signal source
 141:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  refs:
 142:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 143:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_GPIO: GPIO is selected
 144:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_LXTAL: LXTAL is selected
 145:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 146:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 147:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 8


 148:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_refsource_signal_select(uint32_t refs)
 149:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 266              		.loc 1 149 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 150:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFSEL);
 271              		.loc 1 150 5 view .LVU38
 272              		.loc 1 150 14 is_stmt 0 view .LVU39
 273 0000 064B     		ldr	r3, .L23
 274 0002 D3F8041C 		ldr	r1, [r3, #3076]
 275 0006 21F04051 		bic	r1, r1, #805306368
 276 000a C3F8041C 		str	r1, [r3, #3076]
 151:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)refs;
 277              		.loc 1 151 5 is_stmt 1 view .LVU40
 278              		.loc 1 151 14 is_stmt 0 view .LVU41
 279 000e D3F8042C 		ldr	r2, [r3, #3076]
 280 0012 0243     		orrs	r2, r2, r0
 281 0014 C3F8042C 		str	r2, [r3, #3076]
 152:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 282              		.loc 1 152 1 view .LVU42
 283 0018 7047     		bx	lr
 284              	.L24:
 285 001a 00BF     		.align	2
 286              	.L23:
 287 001c 00600040 		.word	1073766400
 288              		.cfi_endproc
 289              	.LFE123:
 291              		.section	.text.ctc_refsource_prescaler_config,"ax",%progbits
 292              		.align	1
 293              		.p2align 2,,3
 294              		.global	ctc_refsource_prescaler_config
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	ctc_refsource_prescaler_config:
 300              	.LVL6:
 301              	.LFB124:
 153:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 154:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 155:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    configure reference signal source prescaler
 156:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  prescaler:
 157:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 158:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_OFF: reference signal not divided
 159:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV2: reference signal divided by 2
 160:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV4: reference signal divided by 4
 161:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV8: reference signal divided by 8
 162:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV16: reference signal divided by 16
 163:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV32: reference signal divided by 32
 164:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV64: reference signal divided by 64
 165:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV128: reference signal divided by 128
 166:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 167:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 168:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 169:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_refsource_prescaler_config(uint32_t prescaler)
 170:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 9


 302              		.loc 1 170 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		@ link register save eliminated.
 171:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFPSC);
 307              		.loc 1 171 5 view .LVU44
 308              		.loc 1 171 14 is_stmt 0 view .LVU45
 309 0000 064B     		ldr	r3, .L26
 310 0002 D3F8041C 		ldr	r1, [r3, #3076]
 311 0006 21F0E061 		bic	r1, r1, #117440512
 312 000a C3F8041C 		str	r1, [r3, #3076]
 172:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)prescaler;
 313              		.loc 1 172 5 is_stmt 1 view .LVU46
 314              		.loc 1 172 14 is_stmt 0 view .LVU47
 315 000e D3F8042C 		ldr	r2, [r3, #3076]
 316 0012 0243     		orrs	r2, r2, r0
 317 0014 C3F8042C 		str	r2, [r3, #3076]
 173:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 318              		.loc 1 173 1 view .LVU48
 319 0018 7047     		bx	lr
 320              	.L27:
 321 001a 00BF     		.align	2
 322              	.L26:
 323 001c 00600040 		.word	1073766400
 324              		.cfi_endproc
 325              	.LFE124:
 327              		.section	.text.ctc_clock_limit_value_config,"ax",%progbits
 328              		.align	1
 329              		.p2align 2,,3
 330              		.global	ctc_clock_limit_value_config
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 335              	ctc_clock_limit_value_config:
 336              	.LVL7:
 337              	.LFB125:
 174:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 175:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 176:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    configure clock trim base limit value
 177:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  limit_value: 8-bit clock trim base limit value
 178:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        0x00 - 0xFF
 179:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 180:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 181:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 182:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_clock_limit_value_config(uint8_t limit_value)
 183:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 338              		.loc 1 183 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		@ link register save eliminated.
 184:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_CKLIM);
 343              		.loc 1 184 5 view .LVU50
 344              		.loc 1 184 14 is_stmt 0 view .LVU51
 345 0000 064B     		ldr	r3, .L29
 346 0002 D3F8041C 		ldr	r1, [r3, #3076]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 10


 347 0006 21F47F01 		bic	r1, r1, #16711680
 348 000a C3F8041C 		str	r1, [r3, #3076]
 185:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)((uint32_t)limit_value << CTC_LIMIT_VALUE_OFFSET);
 349              		.loc 1 185 5 is_stmt 1 view .LVU52
 350              		.loc 1 185 14 is_stmt 0 view .LVU53
 351 000e D3F8042C 		ldr	r2, [r3, #3076]
 352 0012 42EA0042 		orr	r2, r2, r0, lsl #16
 353 0016 C3F8042C 		str	r2, [r3, #3076]
 186:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 354              		.loc 1 186 1 view .LVU54
 355 001a 7047     		bx	lr
 356              	.L30:
 357              		.align	2
 358              	.L29:
 359 001c 00600040 		.word	1073766400
 360              		.cfi_endproc
 361              	.LFE125:
 363              		.section	.text.ctc_counter_reload_value_config,"ax",%progbits
 364              		.align	1
 365              		.p2align 2,,3
 366              		.global	ctc_counter_reload_value_config
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 371              	ctc_counter_reload_value_config:
 372              	.LVL8:
 373              	.LFB126:
 187:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 188:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 189:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    configure CTC counter reload value
 190:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  reload_value: 16-bit CTC counter reload value
 191:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        0x0000 - 0xFFFF
 192:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 193:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 194:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 195:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_counter_reload_value_config(uint16_t reload_value)
 196:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 374              		.loc 1 196 1 is_stmt 1 view -0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 197:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_RLVALUE);
 379              		.loc 1 197 5 view .LVU56
 380              		.loc 1 197 14 is_stmt 0 view .LVU57
 381 0000 064A     		ldr	r2, .L32
 382 0002 D2F8043C 		ldr	r3, [r2, #3076]
 383 0006 1B0C     		lsrs	r3, r3, #16
 384 0008 1B04     		lsls	r3, r3, #16
 385 000a C2F8043C 		str	r3, [r2, #3076]
 198:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)reload_value;
 386              		.loc 1 198 5 is_stmt 1 view .LVU58
 387              		.loc 1 198 14 is_stmt 0 view .LVU59
 388 000e D2F8043C 		ldr	r3, [r2, #3076]
 389 0012 1843     		orrs	r0, r0, r3
 390              	.LVL9:
 391              		.loc 1 198 14 view .LVU60
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 11


 392 0014 C2F8040C 		str	r0, [r2, #3076]
 199:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 393              		.loc 1 199 1 view .LVU61
 394 0018 7047     		bx	lr
 395              	.L33:
 396 001a 00BF     		.align	2
 397              	.L32:
 398 001c 00600040 		.word	1073766400
 399              		.cfi_endproc
 400              	.LFE126:
 402              		.section	.text.ctc_counter_capture_value_read,"ax",%progbits
 403              		.align	1
 404              		.p2align 2,,3
 405              		.global	ctc_counter_capture_value_read
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 410              	ctc_counter_capture_value_read:
 411              	.LFB127:
 200:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 201:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 202:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    read CTC counter capture value when reference sync pulse occurred
 203:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  none
 204:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 205:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     the 16-bit CTC counter capture value
 206:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 207:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** uint16_t ctc_counter_capture_value_read(void)
 208:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 412              		.loc 1 208 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		@ link register save eliminated.
 209:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     uint16_t capture_value = 0U;
 417              		.loc 1 209 5 view .LVU63
 418              	.LVL10:
 210:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     capture_value = (uint16_t)((CTC_STAT & CTC_STAT_REFCAP) >> CTC_REFCAP_OFFSET);
 419              		.loc 1 210 5 view .LVU64
 420              		.loc 1 210 33 is_stmt 0 view .LVU65
 421 0000 024B     		ldr	r3, .L35
 422 0002 D3F8080C 		ldr	r0, [r3, #3080]
 423              	.LVL11:
 211:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     return (capture_value);
 424              		.loc 1 211 5 is_stmt 1 view .LVU66
 212:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 425              		.loc 1 212 1 is_stmt 0 view .LVU67
 426 0006 000C     		lsrs	r0, r0, #16
 427              	.LVL12:
 428              		.loc 1 212 1 view .LVU68
 429 0008 7047     		bx	lr
 430              	.L36:
 431 000a 00BF     		.align	2
 432              	.L35:
 433 000c 00600040 		.word	1073766400
 434              		.cfi_endproc
 435              	.LFE127:
 437              		.section	.text.ctc_counter_direction_read,"ax",%progbits
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 12


 438              		.align	1
 439              		.p2align 2,,3
 440              		.global	ctc_counter_direction_read
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	ctc_counter_direction_read:
 446              	.LFB128:
 213:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 214:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 215:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    read CTC trim counter direction when reference sync pulse occurred
 216:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  none
 217:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 218:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     FlagStatus: SET or RESET
 219:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        SET: CTC trim counter direction is down-counting
 220:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        RESET: CTC trim counter direction is up-counting
 221:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 222:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** FlagStatus ctc_counter_direction_read(void)
 223:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 447              		.loc 1 223 1 is_stmt 1 view -0
 448              		.cfi_startproc
 449              		@ args = 0, pretend = 0, frame = 0
 450              		@ frame_needed = 0, uses_anonymous_args = 0
 451              		@ link register save eliminated.
 224:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     if(RESET != (CTC_STAT & CTC_STAT_REFDIR)) {
 452              		.loc 1 224 5 view .LVU70
 453              		.loc 1 224 18 is_stmt 0 view .LVU71
 454 0000 024B     		ldr	r3, .L38
 455 0002 D3F8080C 		ldr	r0, [r3, #3080]
 225:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         return SET;
 226:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     } else {
 227:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         return RESET;
 228:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     }
 229:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 456              		.loc 1 229 1 view .LVU72
 457 0006 C0F3C030 		ubfx	r0, r0, #15, #1
 458 000a 7047     		bx	lr
 459              	.L39:
 460              		.align	2
 461              	.L38:
 462 000c 00600040 		.word	1073766400
 463              		.cfi_endproc
 464              	.LFE128:
 466              		.section	.text.ctc_counter_reload_value_read,"ax",%progbits
 467              		.align	1
 468              		.p2align 2,,3
 469              		.global	ctc_counter_reload_value_read
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 474              	ctc_counter_reload_value_read:
 475              	.LFB129:
 230:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 231:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 232:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    read CTC counter reload value
 233:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  none
 234:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 13


 235:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     the 16-bit CTC counter reload value
 236:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 237:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** uint16_t ctc_counter_reload_value_read(void)
 238:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 476              		.loc 1 238 1 is_stmt 1 view -0
 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 0
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 480              		@ link register save eliminated.
 239:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     uint16_t reload_value = 0U;
 481              		.loc 1 239 5 view .LVU74
 482              	.LVL13:
 240:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     reload_value = (uint16_t)(CTC_CTL1 & CTC_CTL1_RLVALUE);
 483              		.loc 1 240 5 view .LVU75
 484              		.loc 1 240 31 is_stmt 0 view .LVU76
 485 0000 024B     		ldr	r3, .L41
 486 0002 D3F8040C 		ldr	r0, [r3, #3076]
 487              	.LVL14:
 241:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     return (reload_value);
 488              		.loc 1 241 5 is_stmt 1 view .LVU77
 242:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 489              		.loc 1 242 1 is_stmt 0 view .LVU78
 490 0006 80B2     		uxth	r0, r0
 491              		.loc 1 242 1 view .LVU79
 492 0008 7047     		bx	lr
 493              	.L42:
 494 000a 00BF     		.align	2
 495              	.L41:
 496 000c 00600040 		.word	1073766400
 497              		.cfi_endproc
 498              	.LFE129:
 500              		.section	.text.ctc_irc48m_trim_value_read,"ax",%progbits
 501              		.align	1
 502              		.p2align 2,,3
 503              		.global	ctc_irc48m_trim_value_read
 504              		.syntax unified
 505              		.thumb
 506              		.thumb_func
 508              	ctc_irc48m_trim_value_read:
 509              	.LFB130:
 243:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 244:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 245:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    read the IRC48M trim value
 246:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  none
 247:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 248:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     the 8-bit IRC48M trim value
 249:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 250:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** uint8_t ctc_irc48m_trim_value_read(void)
 251:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 510              		.loc 1 251 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 252:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     uint8_t trim_value = 0U;
 515              		.loc 1 252 5 view .LVU81
 516              	.LVL15:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 14


 253:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     trim_value = (uint8_t)((CTC_CTL0 & CTC_CTL0_TRIMVALUE) >> CTC_TRIMVALUE_OFFSET);
 517              		.loc 1 253 5 view .LVU82
 518              		.loc 1 253 29 is_stmt 0 view .LVU83
 519 0000 024B     		ldr	r3, .L44
 520 0002 D3F8000C 		ldr	r0, [r3, #3072]
 521              	.LVL16:
 254:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     return (trim_value);
 522              		.loc 1 254 5 is_stmt 1 view .LVU84
 255:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 523              		.loc 1 255 1 is_stmt 0 view .LVU85
 524 0006 C0F30520 		ubfx	r0, r0, #8, #6
 525              	.LVL17:
 526              		.loc 1 255 1 view .LVU86
 527 000a 7047     		bx	lr
 528              	.L45:
 529              		.align	2
 530              	.L44:
 531 000c 00600040 		.word	1073766400
 532              		.cfi_endproc
 533              	.LFE130:
 535              		.section	.text.ctc_interrupt_enable,"ax",%progbits
 536              		.align	1
 537              		.p2align 2,,3
 538              		.global	ctc_interrupt_enable
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 543              	ctc_interrupt_enable:
 544              	.LVL18:
 545              	.LFB131:
 256:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 257:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 258:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    enable the CTC interrupt
 259:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  interrupt: CTC interrupt enable
 260:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 one or more parameters can be selected which are shown as below:
 261:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_CKOK: clock trim OK interrupt enable
 262:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_CKWARN: clock trim warning interrupt enable
 263:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_ERR: error interrupt enable
 264:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_EREF: expect reference interrupt enable
 265:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 266:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 267:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 268:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_interrupt_enable(uint32_t interrupt)
 269:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 546              		.loc 1 269 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 270:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 |= (uint32_t)interrupt;
 551              		.loc 1 270 5 view .LVU88
 552              		.loc 1 270 14 is_stmt 0 view .LVU89
 553 0000 034A     		ldr	r2, .L47
 554 0002 D2F8003C 		ldr	r3, [r2, #3072]
 555 0006 0343     		orrs	r3, r3, r0
 556 0008 C2F8003C 		str	r3, [r2, #3072]
 271:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 15


 557              		.loc 1 271 1 view .LVU90
 558 000c 7047     		bx	lr
 559              	.L48:
 560 000e 00BF     		.align	2
 561              	.L47:
 562 0010 00600040 		.word	1073766400
 563              		.cfi_endproc
 564              	.LFE131:
 566              		.section	.text.ctc_interrupt_disable,"ax",%progbits
 567              		.align	1
 568              		.p2align 2,,3
 569              		.global	ctc_interrupt_disable
 570              		.syntax unified
 571              		.thumb
 572              		.thumb_func
 574              	ctc_interrupt_disable:
 575              	.LVL19:
 576              	.LFB132:
 272:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 273:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 274:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    disable the CTC interrupt
 275:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  interrupt: CTC interrupt enable source
 276:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 one or more parameters can be selected which are shown as below:
 277:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_CKOK: clock trim OK interrupt enable
 278:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_CKWARN: clock trim warning interrupt enable
 279:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_ERR: error interrupt enable
 280:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_EREF: expect reference interrupt enable
 281:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 282:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 283:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 284:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_interrupt_disable(uint32_t interrupt)
 285:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 577              		.loc 1 285 1 is_stmt 1 view -0
 578              		.cfi_startproc
 579              		@ args = 0, pretend = 0, frame = 0
 580              		@ frame_needed = 0, uses_anonymous_args = 0
 581              		@ link register save eliminated.
 286:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     CTC_CTL0 &= (uint32_t)(~interrupt);
 582              		.loc 1 286 5 view .LVU92
 583              		.loc 1 286 14 is_stmt 0 view .LVU93
 584 0000 034A     		ldr	r2, .L50
 585 0002 D2F8003C 		ldr	r3, [r2, #3072]
 586 0006 23EA0003 		bic	r3, r3, r0
 587 000a C2F8003C 		str	r3, [r2, #3072]
 287:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 588              		.loc 1 287 1 view .LVU94
 589 000e 7047     		bx	lr
 590              	.L51:
 591              		.align	2
 592              	.L50:
 593 0010 00600040 		.word	1073766400
 594              		.cfi_endproc
 595              	.LFE132:
 597              		.section	.text.ctc_interrupt_flag_get,"ax",%progbits
 598              		.align	1
 599              		.p2align 2,,3
 600              		.global	ctc_interrupt_flag_get
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 16


 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 605              	ctc_interrupt_flag_get:
 606              	.LVL20:
 607              	.LFB133:
 288:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 289:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 290:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    get CTC interrupt flag
 291:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  int_flag: the CTC interrupt flag
 292:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 293:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKOK: clock trim OK interrupt
 294:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKWARN: clock trim warning interrupt
 295:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_ERR: error interrupt
 296:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_EREF: expect reference interrupt
 297:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKERR: clock trim error bit interrupt
 298:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_REFMISS: reference sync pulse miss interrupt
 299:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_TRIMERR: trim value error interrupt
 300:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 301:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     FlagStatus: SET or RESET
 302:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 303:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** FlagStatus ctc_interrupt_flag_get(uint32_t int_flag)
 304:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 608              		.loc 1 304 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 0
 611              		@ frame_needed = 0, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 305:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     uint32_t interrupt_flag = 0U, intenable = 0U;
 613              		.loc 1 305 5 view .LVU96
 306:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 307:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     /* check whether the interrupt is enabled */
 308:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     if(RESET != (int_flag & CTC_FLAG_MASK)) {
 614              		.loc 1 308 5 view .LVU97
 309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & CTC_CTL0_ERRIE;
 615              		.loc 1 309 21 is_stmt 0 view .LVU98
 616 0000 084B     		ldr	r3, .L57
 617 0002 D3F8002C 		ldr	r2, [r3, #3072]
 310:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     } else {
 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & int_flag;
 312:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     }
 313:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 314:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     /* get interrupt flag status */
 315:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     interrupt_flag = CTC_STAT & int_flag;
 618              		.loc 1 315 22 view .LVU99
 619 0006 074B     		ldr	r3, .L57
 620 0008 D3F8083C 		ldr	r3, [r3, #3080]
 308:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & CTC_CTL0_ERRIE;
 621              		.loc 1 308 7 view .LVU100
 622 000c 10F4E06F 		tst	r0, #1792
 309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & CTC_CTL0_ERRIE;
 623              		.loc 1 309 9 is_stmt 1 view .LVU101
 309:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & CTC_CTL0_ERRIE;
 624              		.loc 1 309 19 is_stmt 0 view .LVU102
 625 0010 14BF     		ite	ne
 626 0012 02F00402 		andne	r2, r2, #4
 627              	.LVL21:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 17


 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     }
 628              		.loc 1 311 9 is_stmt 1 view .LVU103
 311:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     }
 629              		.loc 1 311 19 is_stmt 0 view .LVU104
 630 0016 0240     		andeq	r2, r2, r0
 631              	.LVL22:
 632              		.loc 1 315 5 is_stmt 1 view .LVU105
 316:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 317:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     if(interrupt_flag && intenable) {
 633              		.loc 1 317 5 view .LVU106
 634              		.loc 1 317 7 is_stmt 0 view .LVU107
 635 0018 1840     		ands	r0, r3, r0
 636              	.LVL23:
 637              		.loc 1 317 7 view .LVU108
 638 001a 02D0     		beq	.L55
 318:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         return SET;
 319:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     } else {
 320:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         return RESET;
 639              		.loc 1 320 16 discriminator 1 view .LVU109
 640 001c 101E     		subs	r0, r2, #0
 641              	.LVL24:
 642              		.loc 1 320 16 discriminator 1 view .LVU110
 643 001e 18BF     		it	ne
 644 0020 0120     		movne	r0, #1
 645              	.L55:
 321:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     }
 322:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 646              		.loc 1 322 1 view .LVU111
 647 0022 7047     		bx	lr
 648              	.L58:
 649              		.align	2
 650              	.L57:
 651 0024 00600040 		.word	1073766400
 652              		.cfi_endproc
 653              	.LFE133:
 655              		.section	.text.ctc_interrupt_flag_clear,"ax",%progbits
 656              		.align	1
 657              		.p2align 2,,3
 658              		.global	ctc_interrupt_flag_clear
 659              		.syntax unified
 660              		.thumb
 661              		.thumb_func
 663              	ctc_interrupt_flag_clear:
 664              	.LVL25:
 665              	.LFB134:
 323:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 324:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 325:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    clear CTC interrupt flag
 326:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  int_flag: the CTC interrupt flag
 327:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 328:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKOK: clock trim OK interrupt
 329:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKWARN: clock trim warning interrupt
 330:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_ERR: error interrupt
 331:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_EREF: expect reference interrupt
 332:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKERR: clock trim error bit interrupt
 333:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_REFMISS: reference sync pulse miss interrupt
 334:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_TRIMERR: trim value error interrupt
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 18


 335:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 336:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     none
 337:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 338:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** void ctc_interrupt_flag_clear(uint32_t int_flag)
 339:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 666              		.loc 1 339 1 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     if(RESET != (int_flag & CTC_FLAG_MASK)) {
 671              		.loc 1 340 5 view .LVU113
 341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         CTC_INTC |= CTC_INTC_ERRIC;
 672              		.loc 1 341 18 is_stmt 0 view .LVU114
 673 0000 064A     		ldr	r2, .L62
 674 0002 D2F80C3C 		ldr	r3, [r2, #3084]
 340:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     if(RESET != (int_flag & CTC_FLAG_MASK)) {
 675              		.loc 1 340 7 view .LVU115
 676 0006 10F4E06F 		tst	r0, #1792
 677              		.loc 1 341 9 is_stmt 1 view .LVU116
 678              		.loc 1 341 18 is_stmt 0 view .LVU117
 679 000a 15BF     		itete	ne
 680 000c 43F00403 		orrne	r3, r3, #4
 342:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     } else {
 343:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         CTC_INTC |= int_flag;
 681              		.loc 1 343 18 view .LVU118
 682 0010 1843     		orreq	r0, r0, r3
 683              	.LVL26:
 341:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         CTC_INTC |= CTC_INTC_ERRIC;
 684              		.loc 1 341 18 view .LVU119
 685 0012 C2F80C3C 		strne	r3, [r2, #3084]
 686              		.loc 1 343 9 is_stmt 1 view .LVU120
 687              		.loc 1 343 18 is_stmt 0 view .LVU121
 688 0016 C2F80C0C 		streq	r0, [r2, #3084]
 344:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     }
 345:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 689              		.loc 1 345 1 view .LVU122
 690 001a 7047     		bx	lr
 691              	.L63:
 692              		.align	2
 693              	.L62:
 694 001c 00600040 		.word	1073766400
 695              		.cfi_endproc
 696              	.LFE134:
 698              		.section	.text.ctc_flag_get,"ax",%progbits
 699              		.align	1
 700              		.p2align 2,,3
 701              		.global	ctc_flag_get
 702              		.syntax unified
 703              		.thumb
 704              		.thumb_func
 706              	ctc_flag_get:
 707              	.LVL27:
 708              	.LFB135:
 346:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** 
 347:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** /*!
 348:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \brief    get CTC flag
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 19


 349:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[in]  flag: the CTC flag
 350:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 351:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_CKOK: clock trim OK flag
 352:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_CKWARN: clock trim warning flag
 353:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_ERR: error flag
 354:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_EREF: expect reference flag
 355:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_CKERR: clock trim error bit
 356:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_REFMISS: reference sync pulse miss
 357:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_TRIMERR: trim value error bit
 358:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \param[out] none
 359:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     \retval     FlagStatus: SET or RESET
 360:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** */
 361:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** FlagStatus ctc_flag_get(uint32_t flag)
 362:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** {
 709              		.loc 1 362 1 is_stmt 1 view -0
 710              		.cfi_startproc
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713              		@ link register save eliminated.
 363:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     if(RESET != (CTC_STAT & flag)) {
 714              		.loc 1 363 5 view .LVU124
 715              		.loc 1 363 18 is_stmt 0 view .LVU125
 716 0000 034B     		ldr	r3, .L65
 717 0002 D3F8083C 		ldr	r3, [r3, #3080]
 718              		.loc 1 363 7 view .LVU126
 719 0006 0342     		tst	r3, r0
 364:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         return SET;
 365:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     } else {
 366:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****         return RESET;
 367:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c ****     }
 368:../../../support/device/gd32f4xx/peripherals/src/gd32f4xx_ctc.c **** }
 720              		.loc 1 368 1 view .LVU127
 721 0008 14BF     		ite	ne
 722 000a 0120     		movne	r0, #1
 723              	.LVL28:
 724              		.loc 1 368 1 view .LVU128
 725 000c 0020     		moveq	r0, #0
 726 000e 7047     		bx	lr
 727              	.L66:
 728              		.align	2
 729              	.L65:
 730 0010 00600040 		.word	1073766400
 731              		.cfi_endproc
 732              	.LFE135:
 734              		.section	.text.ctc_flag_clear,"ax",%progbits
 735              		.align	1
 736              		.p2align 2,,3
 737              		.global	ctc_flag_clear
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 742              	ctc_flag_clear:
 743              	.LFB138:
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 20


 748 0000 10F4E06F 		tst	r0, #1792
 749 0004 07D0     		beq	.L68
 750 0006 074A     		ldr	r2, .L70
 751 0008 D2F80C3C 		ldr	r3, [r2, #3084]
 752 000c 43F00403 		orr	r3, r3, #4
 753 0010 C2F80C3C 		str	r3, [r2, #3084]
 754 0014 7047     		bx	lr
 755              	.L68:
 756 0016 034B     		ldr	r3, .L70
 757 0018 D3F80C2C 		ldr	r2, [r3, #3084]
 758 001c 1043     		orrs	r0, r0, r2
 759 001e C3F80C0C 		str	r0, [r3, #3084]
 760 0022 7047     		bx	lr
 761              	.L71:
 762              		.align	2
 763              	.L70:
 764 0024 00600040 		.word	1073766400
 765              		.cfi_endproc
 766              	.LFE138:
 768              		.text
 769              	.Letext0:
 770              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 771              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 772              		.file 4 "../../../support/device/gd32f4xx/inc/gd32f4xx.h"
 773              		.file 5 "../../../support/device/gd32f4xx/peripherals/inc/gd32f4xx_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_ctc.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:18     .text.ctc_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:25     .text.ctc_deinit:0000000000000000 ctc_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:58     .text.ctc_counter_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:65     .text.ctc_counter_enable:0000000000000000 ctc_counter_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:83     .text.ctc_counter_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:88     .text.ctc_counter_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:95     .text.ctc_counter_disable:0000000000000000 ctc_counter_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:113    .text.ctc_counter_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:118    .text.ctc_irc48m_trim_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:125    .text.ctc_irc48m_trim_value_config:0000000000000000 ctc_irc48m_trim_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:149    .text.ctc_irc48m_trim_value_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:154    .text.ctc_software_refsource_pulse_generate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:161    .text.ctc_software_refsource_pulse_generate:0000000000000000 ctc_software_refsource_pulse_generate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:179    .text.ctc_software_refsource_pulse_generate:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:184    .text.ctc_hardware_trim_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:191    .text.ctc_hardware_trim_mode_config:0000000000000000 ctc_hardware_trim_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:215    .text.ctc_hardware_trim_mode_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:220    .text.ctc_refsource_polarity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:227    .text.ctc_refsource_polarity_config:0000000000000000 ctc_refsource_polarity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:251    .text.ctc_refsource_polarity_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:256    .text.ctc_refsource_signal_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:263    .text.ctc_refsource_signal_select:0000000000000000 ctc_refsource_signal_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:287    .text.ctc_refsource_signal_select:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:292    .text.ctc_refsource_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:299    .text.ctc_refsource_prescaler_config:0000000000000000 ctc_refsource_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:323    .text.ctc_refsource_prescaler_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:328    .text.ctc_clock_limit_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:335    .text.ctc_clock_limit_value_config:0000000000000000 ctc_clock_limit_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:359    .text.ctc_clock_limit_value_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:364    .text.ctc_counter_reload_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:371    .text.ctc_counter_reload_value_config:0000000000000000 ctc_counter_reload_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:398    .text.ctc_counter_reload_value_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:403    .text.ctc_counter_capture_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:410    .text.ctc_counter_capture_value_read:0000000000000000 ctc_counter_capture_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:433    .text.ctc_counter_capture_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:438    .text.ctc_counter_direction_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:445    .text.ctc_counter_direction_read:0000000000000000 ctc_counter_direction_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:462    .text.ctc_counter_direction_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:467    .text.ctc_counter_reload_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:474    .text.ctc_counter_reload_value_read:0000000000000000 ctc_counter_reload_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:496    .text.ctc_counter_reload_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:501    .text.ctc_irc48m_trim_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:508    .text.ctc_irc48m_trim_value_read:0000000000000000 ctc_irc48m_trim_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:531    .text.ctc_irc48m_trim_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:536    .text.ctc_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:543    .text.ctc_interrupt_enable:0000000000000000 ctc_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:562    .text.ctc_interrupt_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:567    .text.ctc_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:574    .text.ctc_interrupt_disable:0000000000000000 ctc_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:593    .text.ctc_interrupt_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:598    .text.ctc_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:605    .text.ctc_interrupt_flag_get:0000000000000000 ctc_interrupt_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:651    .text.ctc_interrupt_flag_get:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:656    .text.ctc_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:663    .text.ctc_interrupt_flag_clear:0000000000000000 ctc_interrupt_flag_clear
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s 			page 22


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:694    .text.ctc_interrupt_flag_clear:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:699    .text.ctc_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:706    .text.ctc_flag_get:0000000000000000 ctc_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:730    .text.ctc_flag_get:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:735    .text.ctc_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:742    .text.ctc_flag_clear:0000000000000000 ctc_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//cc3LoN5L.s:764    .text.ctc_flag_clear:0000000000000024 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
