<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/CodeGen/VirtRegMap.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L403'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- llvm/CodeGen/VirtRegMap.cpp - Virtual Register Map -----------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements the VirtRegMap class.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// It also contains implementations of the Spiller interface, which, given a</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// virtual register map and a machine function, eliminates all virtual</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// references by replacing them with physical register references - adding spill</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// code as necessary.</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/VirtRegMap.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/SmallVector.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/ADT/Statistic.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveDebugVariables.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveInterval.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveIntervals.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/LiveStacks.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineBasicBlock.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFrameInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunction.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineFunctionPass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineInstr.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineOperand.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/SlotIndexes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetFrameLowering.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetInstrInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetOpcodes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetRegisterInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/TargetSubtargetInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Config/llvm-config.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/MC/LaneBitmask.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Pass.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Compiler.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/Debug.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/Support/raw_ostream.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;cassert&gt;</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;iterator&gt;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &lt;utility&gt;</pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;regalloc&quot;</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumSpillSlots, &quot;Number of spill slots allocated&quot;);</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>STATISTIC(NumIdCopies,   &quot;Number of identity moves eliminated after rewriting&quot;);</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//  VirtRegMap implementation</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char VirtRegMap::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>INITIALIZE_PASS(VirtRegMap, &quot;virtregmap&quot;, &quot;Virtual Register Map&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>bool VirtRegMap::runOnMachineFunction(MachineFunction &amp;mf) {</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  MRI = &amp;mf.getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  TII = mf.getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  TRI = mf.getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  MF = &amp;mf;</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  Virt2PhysMap.clear();</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  Virt2StackSlotMap.clear();</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  Virt2SplitMap.clear();</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  Virt2ShapeMap.clear();</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  grow();</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>832k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>1.70M</pre></td><td class='code'><pre>void VirtRegMap::grow() {</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>1.70M</pre></td><td class='code'><pre>  unsigned NumRegs = MF-&gt;getRegInfo().getNumVirtRegs();</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>1.70M</pre></td><td class='code'><pre>  Virt2PhysMap.resize(NumRegs);</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>1.70M</pre></td><td class='code'><pre>  Virt2StackSlotMap.resize(NumRegs);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>1.70M</pre></td><td class='code'><pre>  Virt2SplitMap.resize(NumRegs);</pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>1.70M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>void VirtRegMap::assignVirt2Phys(Register virtReg, MCPhysReg physReg) {</pre></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>  assert(virtReg.isVirtual() &amp;&amp; Register::isPhysicalRegister(physReg));</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>  assert(Virt2PhysMap[virtReg.id()] == NO_PHYS_REG &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>         &quot;attempt to assign physical register to already mapped &quot;</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>         &quot;virtual register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>  assert(!getRegInfo().isReserved(physReg) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>         &quot;Attempt to map virtReg to a reserved physReg&quot;);</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>  Virt2PhysMap[virtReg.id()] = physReg;</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>5.44M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>unsigned VirtRegMap::createSpillSlot(const TargetRegisterClass *RC) {</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  unsigned Size = TRI-&gt;getSpillSize(*RC);</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  Align Alignment = TRI-&gt;getSpillAlign(*RC);</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Set preferred alignment if we are still able to realign the stack</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  auto &amp;ST = MF-&gt;getSubtarget();</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  Align CurrentAlign = ST.getFrameLowering()-&gt;getStackAlign();</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  if (Alignment &gt; CurrentAlign &amp;&amp; <div class='tooltip'>!ST.getRegisterInfo()-&gt;canRealignStack(*MF)<span class='tooltip-content'>33.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.5k</span>, <span class='None'>False</span>: <span class='covered-line'>42.5k</span>]
  Branch (<span class='line-number'><a name='L101' href='#L101'><span>101:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.1k</span>, <span class='None'>False</span>: <span class='covered-line'>1.37k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L101'><span>101:7</span></a></span>) to (<span class='line-number'><a href='#L101'><span>101:78</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (101:7)
     Condition C2 --> (101:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>32.1k</pre></td><td class='code'><pre>    Alignment = CurrentAlign;</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>32.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  int SS = MF-&gt;getFrameInfo().CreateSpillStackObject(Size, Alignment);</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  ++NumSpillSlots;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  return SS;</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>10.1M</pre></td><td class='code'><pre>bool VirtRegMap::hasPreferredPhys(Register VirtReg) const {</pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>10.1M</pre></td><td class='code'><pre>  Register Hint = MRI-&gt;getSimpleHint(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>10.1M</pre></td><td class='code'><pre>  if (!Hint.isValid())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L111' href='#L111'><span>111:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.16M</span>, <span class='None'>False</span>: <span class='covered-line'>3.98M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>6.16M</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>3.98M</pre></td><td class='code'><pre>  if (Hint.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L113' href='#L113'><span>113:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.69M</span>, <span class='None'>False</span>: <span class='covered-line'>292k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>3.69M</pre></td><td class='code'><pre>    Hint = getPhys(Hint);</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='covered-line'><pre>3.98M</pre></td><td class='code'><pre>  return Register(getPhys(VirtReg)) == Hint;</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>10.1M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>5.02M</pre></td><td class='code'><pre>bool VirtRegMap::hasKnownPreference(Register VirtReg) const {</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>5.02M</pre></td><td class='code'><pre>  std::pair&lt;unsigned, Register&gt; Hint = MRI-&gt;getRegAllocationHint(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>5.02M</pre></td><td class='code'><pre>  if (Hint.second.isPhysical())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L120' href='#L120'><span>120:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.78M</span>, <span class='None'>False</span>: <span class='covered-line'>3.24M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>1.78M</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>  if (Hint.second.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L122' href='#L122'><span>122:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>568k</span>, <span class='None'>False</span>: <span class='covered-line'>2.67M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='covered-line'><pre>568k</pre></td><td class='code'><pre>    return hasPhys(Hint.second);</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>2.67M</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>3.24M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>int VirtRegMap::assignVirt2StackSlot(Register virtReg) {</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  assert(virtReg.isVirtual());</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  assert(Virt2StackSlotMap[virtReg.id()] == NO_STACK_SLOT &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>         &quot;attempt to assign stack slot to already spilled register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  const TargetRegisterClass* RC = MF-&gt;getRegInfo().getRegClass(virtReg);</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>  return Virt2StackSlotMap[virtReg.id()] = createSpillSlot(RC);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>76.1k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>void VirtRegMap::assignVirt2StackSlot(Register virtReg, int SS) {</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  assert(virtReg.isVirtual());</pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  assert(Virt2StackSlotMap[virtReg.id()] == NO_STACK_SLOT &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>         &quot;attempt to assign stack slot to already spilled register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  assert((SS &gt;= 0 ||</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>          (SS &gt;= MF-&gt;getFrameInfo().getObjectIndexBegin())) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>         &quot;illegal fixed frame index&quot;);</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>  Virt2StackSlotMap[virtReg.id()] = SS;</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='covered-line'><pre>53.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>void VirtRegMap::print(raw_ostream &amp;OS, const Module*) const {</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  OS &lt;&lt; &quot;********** REGISTER MAP **********\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = MRI-&gt;getNumVirtRegs(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>1.04k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L147' href='#L147'><span>147:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    Register Reg = Register::index2VirtReg(i);</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    if (Virt2PhysMap[Reg] != (unsigned)VirtRegMap::NO_PHYS_REG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L149' href='#L149'><span>149:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>460</span>, <span class='None'>False</span>: <span class='covered-line'>582</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>      OS &lt;&lt; &apos;[&apos; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; -&gt; &quot;</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>         &lt;&lt; printReg(Virt2PhysMap[Reg], TRI) &lt;&lt; &quot;] &quot;</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>         &lt;&lt; TRI-&gt;getRegClassName(MRI-&gt;getRegClass(Reg)) &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>460</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>1.12k</pre></td><td class='code'><pre>  for (unsigned i = 0, e = MRI-&gt;getNumVirtRegs(); i != e; <div class='tooltip'>++i<span class='tooltip-content'>1.04k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L156' href='#L156'><span>156:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.04k</span>, <span class='None'>False</span>: <span class='covered-line'>81</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    Register Reg = Register::index2VirtReg(i);</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>    if (Virt2StackSlotMap[Reg] != VirtRegMap::NO_STACK_SLOT) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6</span>, <span class='None'>False</span>: <span class='covered-line'>1.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>      OS &lt;&lt; &apos;[&apos; &lt;&lt; printReg(Reg, TRI) &lt;&lt; &quot; -&gt; fi#&quot; &lt;&lt; Virt2StackSlotMap[Reg]</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>         &lt;&lt; &quot;] &quot; &lt;&lt; TRI-&gt;getRegClassName(MRI-&gt;getRegClass(Reg)) &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='covered-line'><pre>1.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  OS &lt;&lt; &apos;\n&apos;;</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>LLVM_DUMP_METHOD void VirtRegMap::dump() const {</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>  print(dbgs());</pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>81</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#endif</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//                              VirtRegRewriter</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// The VirtRegRewriter is the last of the register allocator passes.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// It rewrites virtual registers to physical registers as specified in the</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// VirtRegMap analysis. It also updates live-in information on basic blocks</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// according to LiveIntervals.</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class VirtRegRewriter : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineFunction *MF = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetRegisterInfo *TRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const TargetInstrInfo *TII = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  MachineRegisterInfo *MRI = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  SlotIndexes *Indexes = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveIntervals *LIS = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VirtRegMap *VRM = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  LiveDebugVariables *DebugVars = nullptr;</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseSet&lt;Register&gt; RewriteRegs;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool ClearVirtRegs;</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void rewrite();</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addMBBLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool readsUndefSubreg(const MachineOperand &amp;MO) const;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void addLiveInsForSubRanges(const LiveInterval &amp;LI, MCRegister PhysReg) const;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void handleIdentityCopy(MachineInstr &amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void expandCopyBundle(MachineInstr &amp;MI) const;</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool subRegLiveThrough(const MachineInstr &amp;MI, MCRegister SuperPhysReg) const;</pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  VirtRegRewriter(bool ClearVirtRegs_ = true) :</pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='covered-line'><pre>52.5k</pre></td><td class='code'><pre>    MachineFunctionPass(ID),</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>52.5k</pre></td><td class='code'><pre>    ClearVirtRegs(ClearVirtRegs_) {}</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override;</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction&amp;) override;</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  MachineFunctionProperties getSetProperties() const override {</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>    if (ClearVirtRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L214' href='#L214'><span>214:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.7k</span>, <span class='None'>False</span>: <span class='covered-line'>9.92k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>40.7k</pre></td><td class='code'><pre>      return MachineFunctionProperties().set(</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>40.7k</pre></td><td class='code'><pre>        MachineFunctionProperties::Property::NoVRegs);</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>40.7k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>9.92k</pre></td><td class='code'><pre>    return MachineFunctionProperties();</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char VirtRegRewriter::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::VirtRegRewriterID = VirtRegRewriter::ID;</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(VirtRegRewriter, &quot;virtregrewriter&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>                      &quot;Virtual Register Rewriter&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(SlotIndexes)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveIntervals)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveDebugVariables)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(LiveStacks)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_DEPENDENCY</span>(VirtRegMap)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>#define INITIALIZE_PASS_DEPENDENCY(depName) initialize##depName##Pass(Registry);</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(VirtRegRewriter, &quot;virtregrewriter&quot;,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    &quot;Virtual Register Rewriter&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>void VirtRegRewriter::getAnalysisUsage(AnalysisUsage &amp;AU) const {</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.addRequired&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.addPreserved&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.addRequired&lt;SlotIndexes&gt;();</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.addPreserved&lt;SlotIndexes&gt;();</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.addRequired&lt;LiveDebugVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.addRequired&lt;LiveStacks&gt;();</pre></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.addPreserved&lt;LiveStacks&gt;();</pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  AU.addRequired&lt;VirtRegMap&gt;();</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  if (!ClearVirtRegs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L250' href='#L250'><span>250:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.92k</span>, <span class='None'>False</span>: <span class='covered-line'>40.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>9.92k</pre></td><td class='code'><pre>    AU.addPreserved&lt;LiveDebugVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>  MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>50.7k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>bool VirtRegRewriter::runOnMachineFunction(MachineFunction &amp;fn) {</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  MF = &amp;fn;</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  TRI = MF-&gt;getSubtarget().getRegisterInfo();</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  TII = MF-&gt;getSubtarget().getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  MRI = &amp;MF-&gt;getRegInfo();</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  Indexes = &amp;getAnalysis&lt;SlotIndexes&gt;();</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  LIS = &amp;getAnalysis&lt;LiveIntervals&gt;();</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  VRM = &amp;getAnalysis&lt;VirtRegMap&gt;();</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  DebugVars = &amp;getAnalysis&lt;LiveDebugVariables&gt;();</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;********** REWRITE VIRTUAL REGISTERS **********\n&quot;</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>651</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>81</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>651</span>, <span class='None'>False</span>: <span class='covered-line'>813k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>                    &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF-&gt;getName() &lt;&lt; &apos;\n&apos;);</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(VRM-&gt;dump());</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>651</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>81</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>651</span>, <span class='None'>False</span>: <span class='covered-line'>813k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>81</span>, <span class='None'>False</span>: <span class='covered-line'>570</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Add kill flags while we still have virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  LIS-&gt;addKillFlags(VRM);</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Live-in lists on basic blocks are required for physregs.</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  addMBBLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rewrite virtual registers.</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  rewrite();</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  if (ClearVirtRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L278' href='#L278'><span>278:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>592k</span>, <span class='None'>False</span>: <span class='covered-line'>221k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Write out new DBG_VALUE instructions.</pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We only do this if ClearVirtRegs is specified since this should be the</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // final run of the pass and we don&apos;t want to emit them multiple times.</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>592k</pre></td><td class='code'><pre>    DebugVars-&gt;emitDebugValues(VRM);</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // All machine operands and other references to virtual registers have been</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // replaced. Remove the virtual registers and release all the transient data.</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>592k</pre></td><td class='code'><pre>    VRM-&gt;clearAllVirt();</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>592k</pre></td><td class='code'><pre>    MRI-&gt;clearVirtRegs();</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>592k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void VirtRegRewriter::addLiveInsForSubRanges(const LiveInterval &amp;LI,</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>                                             MCRegister PhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  assert(!LI.empty());</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  assert(LI.hasSubRanges());</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  using SubRangeIteratorPair =</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>      std::pair&lt;const LiveInterval::SubRange *, LiveInterval::const_iterator&gt;;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  SmallVector&lt;SubRangeIteratorPair, 4&gt; SubRanges;</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  SlotIndex First;</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  SlotIndex Last;</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>  for (const LiveInterval::SubRange &amp;SR : LI.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L305' href='#L305'><span>305:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.7k</span>, <span class='None'>False</span>: <span class='covered-line'>8.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>    SubRanges.push_back(std::make_pair(&amp;SR, SR.begin()));</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>    if (!First.isValid() || <div class='tooltip'>SR.segments.front().start &lt; First<span class='tooltip-content'>17.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.98k</span>, <span class='None'>False</span>: <span class='covered-line'>17.7k</span>]
  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:29</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.36k</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L307'><span>307:9</span></a></span>) to (<span class='line-number'><a href='#L307'><span>307:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (307:9)
     Condition C2 --> (307:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>14.3k</pre></td><td class='code'><pre>      First = SR.segments.front().start;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>    if (!Last.isValid() || <div class='tooltip'>SR.segments.back().end &gt; Last<span class='tooltip-content'>17.7k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.98k</span>, <span class='None'>False</span>: <span class='covered-line'>17.7k</span>]
  Branch (<span class='line-number'><a name='L309' href='#L309'><span>309:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.80k</span>, <span class='None'>False</span>: <span class='covered-line'>14.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L309'><span>309:9</span></a></span>) to (<span class='line-number'><a href='#L309'><span>309:57</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (309:9)
     Condition C2 --> (309:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>      Last = SR.segments.back().end;</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>26.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check all mbb start positions between First and Last while</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // simultaneously advancing an iterator for each subrange.</pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>  for (SlotIndexes::MBBIndexIterator MBBI = Indexes-&gt;getMBBLowerBound(First);</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>41.0k</pre></td><td class='code'><pre>       MBBI != Indexes-&gt;MBBIndexEnd() &amp;&amp; <div class='tooltip'>MBBI-&gt;first &lt;= Last<span class='tooltip-content'>34.6k</span></div>; <div class='tooltip'>++MBBI<span class='tooltip-content'>32.0k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.6k</span>, <span class='None'>False</span>: <span class='covered-line'>6.40k</span>]
  Branch (<span class='line-number'><a name='L316' href='#L316'><span>316:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>32.0k</span>, <span class='None'>False</span>: <span class='covered-line'>2.57k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L316'><span>316:8</span></a></span>) to (<span class='line-number'><a href='#L316'><span>316:61</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (316:8)
     Condition C2 --> (316:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>32.0k</pre></td><td class='code'><pre>    SlotIndex MBBBegin = MBBI-&gt;first;</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Advance all subrange iterators so that their end position is just</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // behind MBBBegin (or the iterator is at the end).</pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>32.0k</pre></td><td class='code'><pre>    LaneBitmask LaneMask;</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>87.2k</pre></td><td class='code'><pre>    for (auto &amp;RangeIterPair : SubRanges) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L321' href='#L321'><span>321:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>87.2k</span>, <span class='None'>False</span>: <span class='covered-line'>32.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>87.2k</pre></td><td class='code'><pre>      const LiveInterval::SubRange *SR = RangeIterPair.first;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='covered-line'><pre>87.2k</pre></td><td class='code'><pre>      LiveInterval::const_iterator &amp;SRI = RangeIterPair.second;</pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>126k</pre></td><td class='code'><pre>      while (SRI != SR-&gt;end() &amp;&amp; <div class='tooltip'>SRI-&gt;end &lt;= MBBBegin<span class='tooltip-content'>110k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>110k</span>, <span class='None'>False</span>: <span class='covered-line'>16.2k</span>]
  Branch (<span class='line-number'><a name='L324' href='#L324'><span>324:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.3k</span>, <span class='None'>False</span>: <span class='covered-line'>70.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L324'><span>324:14</span></a></span>) to (<span class='line-number'><a href='#L324'><span>324:54</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (324:14)
     Condition C2 --> (324:34)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>39.3k</pre></td><td class='code'><pre>        ++SRI;</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>87.2k</pre></td><td class='code'><pre>      if (SRI == SR-&gt;end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L326' href='#L326'><span>326:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.2k</span>, <span class='None'>False</span>: <span class='covered-line'>70.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>16.2k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>70.9k</pre></td><td class='code'><pre>      if (SRI-&gt;start &lt;= MBBBegin)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>51.3k</span>, <span class='None'>False</span>: <span class='covered-line'>19.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='covered-line'><pre>51.3k</pre></td><td class='code'><pre>        LaneMask |= SR-&gt;LaneMask;</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>70.9k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>32.0k</pre></td><td class='code'><pre>    if (LaneMask.none())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L331' href='#L331'><span>331:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.1k</span>, <span class='None'>False</span>: <span class='covered-line'>21.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>10.1k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>    MachineBasicBlock *MBB = MBBI-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>    MBB-&gt;addLiveIn(PhysReg, LaneMask);</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='covered-line'><pre>21.8k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Compute MBB live-in lists from virtual register live ranges and their</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// assignments.</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>void VirtRegRewriter::addMBBLiveIns() {</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='covered-line'><pre>11.5M</pre></td><td class='code'><pre>  for (unsigned Idx = 0, IdxE = MRI-&gt;getNumVirtRegs(); Idx != IdxE; <div class='tooltip'>++Idx<span class='tooltip-content'>10.7M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L341' href='#L341'><span>341:56</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.7M</span>, <span class='None'>False</span>: <span class='covered-line'>813k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>10.7M</pre></td><td class='code'><pre>    Register VirtReg = Register::index2VirtReg(Idx);</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='covered-line'><pre>10.7M</pre></td><td class='code'><pre>    if (MRI-&gt;reg_nodbg_empty(VirtReg))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L343' href='#L343'><span>343:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.87M</span>, <span class='None'>False</span>: <span class='covered-line'>4.87M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>5.87M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>4.87M</pre></td><td class='code'><pre>    LiveInterval &amp;LI = LIS-&gt;getInterval(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>4.87M</pre></td><td class='code'><pre>    if (LI.empty() || <div class='tooltip'>LIS-&gt;intervalIsInOneMBB(LI)<span class='tooltip-content'>4.83M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.7k</span>, <span class='None'>False</span>: <span class='covered-line'>4.83M</span>]
  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.66M</span>, <span class='None'>False</span>: <span class='covered-line'>177k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L346'><span>346:9</span></a></span>) to (<span class='line-number'><a href='#L346'><span>346:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (346:9)
     Condition C2 --> (346:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>4.69M</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // This is a virtual register that is live across basic blocks. Its</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // assigned PhysReg must be marked as live-in to those blocks.</pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>    Register PhysReg = VRM-&gt;getPhys(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>177k</pre></td><td class='code'><pre>    if (PhysReg == VirtRegMap::NO_PHYS_REG) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L351' href='#L351'><span>351:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35.5k</span>, <span class='None'>False</span>: <span class='covered-line'>141k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // There may be no physical register assigned if only some register</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // classes were already allocated.</pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>      assert(!ClearVirtRegs &amp;&amp; &quot;Unmapped virtual register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>35.5k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>    if (LI.hasSubRanges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L358' href='#L358'><span>358:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.98k</span>, <span class='None'>False</span>: <span class='covered-line'>132k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>8.98k</pre></td><td class='code'><pre>      addLiveInsForSubRanges(LI, PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>    } else {</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Go over MBB begin positions and see if we have segments covering them.</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The following works because segments and the MBBIndex list are both</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // sorted by slot indexes.</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>      SlotIndexes::MBBIndexIterator I = Indexes-&gt;MBBIndexBegin();</pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>      for (const auto &amp;Seg : LI) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>281k</span>, <span class='None'>False</span>: <span class='covered-line'>132k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>        I = Indexes-&gt;getMBBLowerBound(I, Seg.start);</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>641k</pre></td><td class='code'><pre>        for (; I != Indexes-&gt;MBBIndexEnd() &amp;&amp; <div class='tooltip'>I-&gt;first &lt; Seg.end<span class='tooltip-content'>586k</span></div>; <div class='tooltip'>++I<span class='tooltip-content'>359k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>586k</span>, <span class='None'>False</span>: <span class='covered-line'>54.9k</span>]
  Branch (<span class='line-number'><a name='L367' href='#L367'><span>367:47</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>359k</span>, <span class='None'>False</span>: <span class='covered-line'>226k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L367'><span>367:16</span></a></span>) to (<span class='line-number'><a href='#L367'><span>367:65</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (367:16)
     Condition C2 --> (367:47)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>359k</pre></td><td class='code'><pre>          MachineBasicBlock *MBB = I-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='covered-line'><pre>359k</pre></td><td class='code'><pre>          MBB-&gt;addLiveIn(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='covered-line'><pre>359k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>281k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='covered-line'><pre>132k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='covered-line'><pre>141k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Sort and unique MBB LiveIns as we&apos;ve not checked if SubReg/PhysReg were in</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // each MBB&apos;s LiveIns set before calling addLiveIn on them.</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : *MF)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>991k</span>, <span class='None'>False</span>: <span class='covered-line'>813k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>991k</pre></td><td class='code'><pre>    MBB.sortUniqueLiveIns();</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Returns true if the given machine operand \p MO only reads undefined lanes.</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The function only works for use operands with a subregister set.</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>297k</pre></td><td class='code'><pre>bool VirtRegRewriter::readsUndefSubreg(const MachineOperand &amp;MO) const {</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Shortcut if the operand is already marked undef.</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>297k</pre></td><td class='code'><pre>  if (MO.isUndef())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L385' href='#L385'><span>385:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>296k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  Register Reg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  const LiveInterval &amp;LI = LIS-&gt;getInterval(Reg);</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  const MachineInstr &amp;MI = *MO.getParent();</pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  SlotIndex BaseIndex = LIS-&gt;getInstructionIndex(MI);</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This code is only meant to handle reading undefined subregisters which</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // we couldn&apos;t properly detect before.</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  assert(LI.liveAt(BaseIndex) &amp;&amp;</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>         &quot;Reads of completely dead register should be marked undef already&quot;);</pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  unsigned SubRegIdx = MO.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  assert(SubRegIdx != 0 &amp;&amp; LI.hasSubRanges());</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>  LaneBitmask UseMask = TRI-&gt;getSubRegIndexLaneMask(SubRegIdx);</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // See if any of the relevant subregister liveranges is defined at this point.</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='covered-line'><pre>719k</pre></td><td class='code'><pre>  for (const LiveInterval::SubRange &amp;SR : LI.subranges()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L400' href='#L400'><span>400:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>719k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>719k</pre></td><td class='code'><pre>    if ((SR.LaneMask &amp; UseMask).any() &amp;&amp; <div class='tooltip'>SR.liveAt(BaseIndex)<span class='tooltip-content'>296k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296k</span>, <span class='None'>False</span>: <span class='covered-line'>423k</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296k</span>, <span class='None'>False</span>: <span class='covered-line'>423k</span>]
  Branch (<span class='line-number'><a name='L401' href='#L401'><span>401:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296k</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L401'><span>401:9</span></a></span>) to (<span class='line-number'><a href='#L401'><span>401:62</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (401:9)
     Condition C2 --> (401:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>719k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>296k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>void VirtRegRewriter::handleIdentityCopy(MachineInstr &amp;MI) {</pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>  if (!MI.isIdentityCopy())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L408' href='#L408'><span>408:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>7.37M</span>, <span class='None'>False</span>: <span class='covered-line'>1.88M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='covered-line'><pre>7.37M</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;Identity copy: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1.33k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>194</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.33k</span>, <span class='None'>False</span>: <span class='covered-line'>1.88M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194</span>, <span class='None'>False</span>: <span class='covered-line'>1.14k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  ++NumIdCopies;</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  Register DstReg = MI.getOperand(0).getReg();</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We may have deferred allocation of the virtual register, and the rewrite</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // regs code doesn&apos;t handle the liveness update.</pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  if (DstReg.isVirtual())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L417' href='#L417'><span>417:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.88M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  RewriteRegs.insert(DstReg);</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Copies like:</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    %r0 = COPY undef %r0</pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //    %al = COPY %al, implicit-def %eax</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // give us additional liveness information: The target (super-)register</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // must not be valid before this point. Replace the COPY with a KILL</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // instruction to maintain this information.</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>1.88M</pre></td><td class='code'><pre>  if (MI.getOperand(1).isUndef() || <div class='tooltip'>MI.getNumOperands() &gt; 2<span class='tooltip-content'>1.88M</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L428' href='#L428'><span>428:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3</span>, <span class='None'>False</span>: <span class='covered-line'>1.88M</span>]
  Branch (<span class='line-number'><a name='L428' href='#L428'><span>428:37</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.84M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L428'><span>428:7</span></a></span>) to (<span class='line-number'><a href='#L428'><span>428:60</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (428:7)
     Condition C2 --> (428:37)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>    MI.setDesc(TII-&gt;get(TargetOpcode::KILL));</pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;  replace by: &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>17</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>38.6k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>17</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='covered-line'><pre>38.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>  if (Indexes)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L434' href='#L434'><span>434:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.84M</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>    Indexes-&gt;removeSingleMachineInstrFromMaps(MI);</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>  MI.eraseFromBundle();</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>  <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;  deleted.\n&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1.32k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>194</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.32k</span>, <span class='None'>False</span>: <span class='covered-line'>1.84M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>194</span>, <span class='None'>False</span>: <span class='covered-line'>1.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>1.84M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// The liverange splitting logic sometimes produces bundles of copies when</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// subregisters are involved. Expand these into a sequence of copy instructions</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// after processing the last in the bundle. Does not update LiveIntervals</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// which we shouldn&apos;t need for this instruction anymore.</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>void VirtRegRewriter::expandCopyBundle(MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>  if (!MI.isCopy() &amp;&amp; <div class='tooltip'>!MI.isKill()<span class='tooltip-content'>6.32M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.32M</span>, <span class='None'>False</span>: <span class='covered-line'>2.94M</span>]
  Branch (<span class='line-number'><a name='L445' href='#L445'><span>445:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.31M</span>, <span class='None'>False</span>: <span class='covered-line'>12.0k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L445'><span>445:7</span></a></span>) to (<span class='line-number'><a href='#L445'><span>445:35</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (445:7)
     Condition C2 --> (445:23)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='covered-line'><pre>6.31M</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>  if (MI.isBundledWithPred() &amp;&amp; <div class='tooltip'>!MI.isBundledWithSucc()<span class='tooltip-content'>82</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>2.95M</span>]
  Branch (<span class='line-number'><a name='L448' href='#L448'><span>448:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>77</span>, <span class='None'>False</span>: <span class='covered-line'>5</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L448'><span>448:7</span></a></span>) to (<span class='line-number'><a href='#L448'><span>448:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (448:7)
     Condition C2 --> (448:33)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    SmallVector&lt;MachineInstr *, 2&gt; MIs({&amp;MI});</pre></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Only do this when the complete bundle is made out of COPYs and KILLs.</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    MachineBasicBlock &amp;MBB = *MI.getParent();</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    for (MachineBasicBlock::reverse_instr_iterator I =</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>         std::next(MI.getReverseIterator()), E = MBB.instr_rend();</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>         I != E &amp;&amp; I-&gt;isBundledWithSucc(); <div class='tooltip'>++I<span class='tooltip-content'>82</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L455' href='#L455'><span>455:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L455'><span>455:10</span></a></span>) to (<span class='line-number'><a href='#L455'><span>455:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (455:10)
     Condition C2 --> (455:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      if (!I-&gt;isCopy() &amp;&amp; <div class='tooltip'><span class='red'>!I-&gt;isKill()</span><span class='tooltip-content'>0</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>82</span>]
  Branch (<span class='line-number'><a name='L456' href='#L456'><span>456:27</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L456'><span>456:11</span></a></span>) to (<span class='line-number'><a href='#L456'><span>456:39</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (456:11)
     Condition C2 --> (456:27)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>        <span class='red'>return</span>;</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>      MIs.push_back(&amp;*I);</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    MachineInstr *FirstMI = MIs.back();</pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    auto anyRegsAlias = [](const MachineInstr *Dst,</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>                           ArrayRef&lt;MachineInstr *&gt; Srcs,</pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>                           const TargetRegisterInfo *TRI) {</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>      for (const MachineInstr *Src : Srcs)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L465' href='#L465'><span>465:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>258</span>, <span class='None'>False</span>: <span class='covered-line'>153</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='covered-line'><pre>258</pre></td><td class='code'><pre>        if (Src != Dst)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L466' href='#L466'><span>466:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103</span>, <span class='None'>False</span>: <span class='covered-line'>155</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>          if (TRI-&gt;regsOverlap(Dst-&gt;getOperand(0).getReg(),</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L467' href='#L467'><span>467:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>95</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>103</pre></td><td class='code'><pre>                               Src-&gt;getOperand(1).getReg()))</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            return true;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If any of the destination registers in the bundle of copies alias any of</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // the source registers, try to schedule the instructions to avoid any</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // clobbering.</pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='covered-line'><pre>154</pre></td><td class='code'><pre>    for (int E = MIs.size(), PrevE = E; E &gt; 1; <div class='tooltip'>PrevE = E<span class='tooltip-content'>77</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L476' href='#L476'><span>476:41</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>76</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='covered-line'><pre>239</pre></td><td class='code'><pre>      for (int I = E; I--; )</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L477' href='#L477'><span>477:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>161</span>, <span class='None'>False</span>: <span class='covered-line'>78</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>161</pre></td><td class='code'><pre>        if (!anyRegsAlias(MIs[I], ArrayRef(MIs).take_front(E), TRI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>153</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>          if (I + 1 != E)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L479' href='#L479'><span>479:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>145</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            std::swap(MIs[I], MIs[E - 1]);</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>          --E;</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='covered-line'><pre>153</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      if (PrevE == E) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L483' href='#L483'><span>483:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        MF-&gt;getFunction().getContext().emitError(</pre></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>            &quot;register rewriting failed: cycle in copy bundle&quot;);</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>    MachineInstr *BundleStart = FirstMI;</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    for (MachineInstr *BundledMI : llvm::reverse(MIs)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L491' href='#L491'><span>491:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // If instruction is in the middle of the bundle, move it before the</pre></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // bundle starts, otherwise, just unbundle it. When we get to the last</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction, the bundle will have been completely undone.</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      if (BundledMI != BundleStart) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L495' href='#L495'><span>495:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>151</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        BundledMI-&gt;removeFromBundle();</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>        MBB.insert(BundleStart, BundledMI);</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>151</pre></td><td class='code'><pre>      } else if (BundledMI-&gt;isBundledWithSucc()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L498' href='#L498'><span>498:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>74</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>        BundledMI-&gt;unbundleFromSucc();</pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>        BundleStart = &amp;*std::next(BundledMI-&gt;getIterator());</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>74</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>      if (Indexes &amp;&amp; BundledMI != FirstMI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>159</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82</span>, <span class='None'>False</span>: <span class='covered-line'>77</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L503'><span>503:11</span></a></span>) to (<span class='line-number'><a href='#L503'><span>503:42</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (503:11)
     Condition C2 --> (503:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>82</pre></td><td class='code'><pre>        Indexes-&gt;insertMachineInstrInMaps(*BundledMI);</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='covered-line'><pre>159</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='covered-line'><pre>77</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='covered-line'><pre>2.95M</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check whether (part of) \p SuperPhysReg is live through \p MI.</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \pre \p MI defines a subregister of a virtual register that</pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// has been assigned to \p SuperPhysReg.</pre></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>bool VirtRegRewriter::subRegLiveThrough(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>                                        MCRegister SuperPhysReg) const {</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>  SlotIndex MIIndex = LIS-&gt;getInstructionIndex(MI);</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>  SlotIndex BeforeMIUses = MIIndex.getBaseIndex();</pre></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>  SlotIndex AfterMIDefs = MIIndex.getBoundaryIndex();</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>  for (MCRegUnit Unit : TRI-&gt;regunits(SuperPhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L517' href='#L517'><span>517:23</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>146k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>    const LiveRange &amp;UnitRange = LIS-&gt;getRegUnit(Unit);</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If the regunit is live both before and after MI,</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // we assume it is live through.</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Generally speaking, this is not true, because something like</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // &quot;RU = op RU&quot; would match that description.</pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // However, we know that we are trying to assess whether</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // a def of a virtual reg, vreg, is live at the same time of RU.</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // If we are in the &quot;RU = op RU&quot; situation, that means that vreg</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // is defined at the same time as RU (i.e., &quot;vreg, RU = op RU&quot;).</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Thus, vreg and RU interferes and vreg cannot be assigned to</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // SuperPhysReg. Therefore, this situation cannot happen.</pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>    if (UnitRange.liveAt(AfterMIDefs) &amp;&amp; <div class='tooltip'>UnitRange.liveAt(BeforeMIUses)<span class='tooltip-content'>2.01k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>144k</span>]
  Branch (<span class='line-number'><a name='L529' href='#L529'><span>529:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L529'><span>529:9</span></a></span>) to (<span class='line-number'><a href='#L529'><span>529:72</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (529:9)
     Condition C2 --> (529:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='covered-line'><pre>2.01k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>146k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>103k</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>105k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>void VirtRegRewriter::rewrite() {</pre></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  bool NoSubRegLiveness = !MRI-&gt;subRegLivenessEnabled();</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; SuperDeads;</pre></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; SuperDefs;</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  SmallVector&lt;Register, 8&gt; SuperKills;</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  for (MachineFunction::iterator MBBI = MF-&gt;begin(), MBBE = MF-&gt;end();</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>1.80M</pre></td><td class='code'><pre>       MBBI != MBBE; <div class='tooltip'>++MBBI<span class='tooltip-content'>991k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>991k</span>, <span class='None'>False</span>: <span class='covered-line'>813k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>991k</pre></td><td class='code'><pre>    <span class='cyan'>LLVM_DEBUG</span>(MBBI-&gt;print(dbgs(), Indexes));</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>991k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>991k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>1.76k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>181</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.76k</span>, <span class='None'>False</span>: <span class='covered-line'>989k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>181</span>, <span class='None'>False</span>: <span class='covered-line'>1.58k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>991k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>    for (MachineInstr &amp;MI : llvm::make_early_inc_range(MBBI-&gt;instrs())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L544' href='#L544'><span>544:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.26M</span>, <span class='None'>False</span>: <span class='covered-line'>991k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>34.3M</pre></td><td class='code'><pre>      for (MachineOperand &amp;MO : MI.operands()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L545' href='#L545'><span>545:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34.3M</span>, <span class='None'>False</span>: <span class='covered-line'>9.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Make sure MRI knows about registers clobbered by regmasks.</pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='covered-line'><pre>34.3M</pre></td><td class='code'><pre>        if (MO.isRegMask())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L547' href='#L547'><span>547:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>82.0k</span>, <span class='None'>False</span>: <span class='covered-line'>34.2M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>82.0k</pre></td><td class='code'><pre>          MRI-&gt;addPhysRegsUsedFromRegMask(MO.getRegMask());</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>34.3M</pre></td><td class='code'><pre>        if (!MO.isReg() || <div class='tooltip'>!MO.getReg().isVirtual()<span class='tooltip-content'>25.1M</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>21.5M</span>, <span class='None'>False</span>: <span class='covered-line'>12.8M</span>]
  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.16M</span>, <span class='None'>False</span>: <span class='covered-line'>25.1M</span>]
  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.3M</span>, <span class='None'>False</span>: <span class='covered-line'>12.8M</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L550'><span>550:13</span></a></span>) to (<span class='line-number'><a href='#L550'><span>550:52</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (550:13)
     Condition C2 --> (550:28)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>21.5M</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>12.8M</pre></td><td class='code'><pre>        Register VirtReg = MO.getReg();</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>12.8M</pre></td><td class='code'><pre>        MCRegister PhysReg = VRM-&gt;getPhys(VirtReg);</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>12.8M</pre></td><td class='code'><pre>        if (PhysReg == VirtRegMap::NO_PHYS_REG)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L554' href='#L554'><span>554:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.25M</span>, <span class='None'>False</span>: <span class='covered-line'>10.5M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='covered-line'><pre>2.25M</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>        assert(Register(PhysReg).isPhysical());</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>        RewriteRegs.insert(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>        assert(!MRI-&gt;isReserved(PhysReg) &amp;&amp; &quot;Reserved register assignment&quot;);</pre></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Preserve semantics of sub-register operands.</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>        unsigned SubReg = MO.getSubReg();</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>        if (SubReg != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L564' href='#L564'><span>564:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>918k</span>, <span class='None'>False</span>: <span class='covered-line'>9.64M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>          if (NoSubRegLiveness || <div class='tooltip'>!MRI-&gt;shouldTrackSubRegLiveness(VirtReg)<span class='tooltip-content'>660k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>257k</span>, <span class='None'>False</span>: <span class='covered-line'>660k</span>]
  Branch (<span class='line-number'><a name='L565' href='#L565'><span>565:35</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.5k</span>, <span class='None'>False</span>: <span class='covered-line'>636k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L565'><span>565:15</span></a></span>) to (<span class='line-number'><a href='#L565'><span>565:75</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (565:15)
     Condition C2 --> (565:35)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // A virtual register kill refers to the whole register, so we may</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // have to add implicit killed operands for the super-register.  A</pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>            // partial redef always kills and redefines the super-register.</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='covered-line'><pre>282k</pre></td><td class='code'><pre>            if ((MO.readsReg() &amp;&amp; <div class='tooltip'>(<span class='tooltip-content'>175k</span></div><div class='tooltip'>MO.isDef()<span class='tooltip-content'>175k</span></div> || <div class='tooltip'>MO.isKill()<span class='tooltip-content'>152k</span></div>)) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>175k</span>, <span class='None'>False</span>: <span class='covered-line'>106k</span>]
  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:36</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23.2k</span>, <span class='None'>False</span>: <span class='covered-line'>152k</span>]
  Branch (<span class='line-number'><a name='L569' href='#L569'><span>569:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>103k</span>, <span class='None'>False</span>: <span class='covered-line'>49.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='covered-line'><pre>282k</pre></td><td class='code'><pre>                <div class='tooltip'>(<span class='tooltip-content'>155k</span></div><div class='tooltip'>MO.isDef()<span class='tooltip-content'>155k</span></div> &amp;&amp; <div class='tooltip'>subRegLiveThrough(MI, PhysReg)<span class='tooltip-content'>105k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L570' href='#L570'><span>570:18</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>105k</span>, <span class='None'>False</span>: <span class='covered-line'>49.8k</span>]
  Branch (<span class='line-number'><a name='L570' href='#L570'><span>570:32</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.01k</span>, <span class='None'>False</span>: <span class='covered-line'>103k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L569'><span>569:17</span></a></span>) to (<span class='line-number'><a href='#L569'><span>570:63</span></a></span>)

  Number of Conditions: 5
     Condition C1 --> (569:18)
     Condition C2 --> (569:36)
     Condition C3 --> (569:50)
     Condition C4 --> (570:18)
     Condition C5 --> (570:32)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4, C5    Result
  1 { F,  -,  -,  F,  -  = F      }
  2 { T,  F,  F,  F,  -  = F      }
  3 { F,  -,  -,  T,  F  = F      }
  4 { T,  T,  -,  -,  -  = T      }
  5 { T,  F,  T,  -,  -  = T      }
  6 { F,  -,  -,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (2,5)
  C4-Pair: covered: (1,6)
  C5-Pair: covered: (3,6)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>              SuperKills.push_back(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='covered-line'><pre>282k</pre></td><td class='code'><pre>            if (MO.isDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L573' href='#L573'><span>573:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>129k</span>, <span class='None'>False</span>: <span class='covered-line'>152k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              // Also add implicit defs for the super-register.</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>              if (MO.isDead())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L575' href='#L575'><span>575:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296</span>, <span class='None'>False</span>: <span class='covered-line'>128k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>296</pre></td><td class='code'><pre>                SuperDeads.push_back(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>              else</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>                SuperDefs.push_back(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>129k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>636k</pre></td><td class='code'><pre>          } else {</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>636k</pre></td><td class='code'><pre>            if (MO.isUse()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L581' href='#L581'><span>581:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>297k</span>, <span class='None'>False</span>: <span class='covered-line'>338k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>297k</pre></td><td class='code'><pre>              if (readsUndefSubreg(MO))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L582' href='#L582'><span>582:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.42k</span>, <span class='None'>False</span>: <span class='covered-line'>296k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // We need to add an &lt;undef&gt; flag if the subregister is</pre></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // completely undefined (and we are not adding super-register</pre></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                // defs).</pre></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='covered-line'><pre>1.42k</pre></td><td class='code'><pre>                MO.setIsUndef(true);</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>338k</pre></td><td class='code'><pre>            } else if (!MO.isDead()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L587' href='#L587'><span>587:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>338k</span>, <span class='None'>False</span>: <span class='covered-line'>26</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='covered-line'><pre>338k</pre></td><td class='code'><pre>              assert(MO.isDef());</pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='covered-line'><pre>338k</pre></td><td class='code'><pre>            }</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>636k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // The def undef and def internal flags only make sense for</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // sub-register defs, and we are substituting a full physreg.  An</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // implicit killed operand from the SuperKills list will represent the</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // partial read of the super-register.</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>          if (MO.isDef()) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L596' href='#L596'><span>596:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467k</span>, <span class='None'>False</span>: <span class='covered-line'>450k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>            MO.setIsUndef(false);</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>            MO.setIsInternalRead(false);</pre></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>467k</pre></td><td class='code'><pre>          }</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>          // PhysReg operands cannot have subregister indexes.</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>          PhysReg = TRI-&gt;getSubReg(PhysReg, SubReg);</pre></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>          assert(PhysReg.isValid() &amp;&amp; &quot;Invalid SubReg for physical register&quot;);</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>          MO.setSubReg(0);</pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='covered-line'><pre>918k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // Rewrite. Note we could have used MachineOperand::substPhysReg(), but</pre></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>        // we need the inlining here.</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>        MO.setReg(PhysReg);</pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>        MO.setIsRenamable(true);</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='covered-line'><pre>10.5M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Add any missing super-register kills after rewriting the whole</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction.</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='covered-line'><pre>9.39M</pre></td><td class='code'><pre>      <div class='tooltip'>while (<span class='tooltip-content'>9.26M</span></div>!SuperKills.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L614' href='#L614'><span>614:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128k</span>, <span class='None'>False</span>: <span class='covered-line'>9.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>        MI.addRegisterKilled(SuperKills.pop_back_val(), TRI, true);</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>      while (!SuperDeads.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>296</span>, <span class='None'>False</span>: <span class='covered-line'>9.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>296</pre></td><td class='code'><pre>        MI.addRegisterDead(SuperDeads.pop_back_val(), TRI, true);</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>9.39M</pre></td><td class='code'><pre>      while (!SuperDefs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L620' href='#L620'><span>620:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>128k</span>, <span class='None'>False</span>: <span class='covered-line'>9.26M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='covered-line'><pre>128k</pre></td><td class='code'><pre>        MI.addRegisterDefined(SuperDefs.pop_back_val(), TRI);</pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>(dbgs() &lt;&lt; &quot;&gt; &quot; &lt;&lt; MI);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>10.8k</span></div>) <div class='tooltip'>{ X; }<span class='tooltip-content'>1.13k</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10.8k</span>, <span class='None'>False</span>: <span class='covered-line'>9.25M</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.13k</span>, <span class='None'>False</span>: <span class='covered-line'>9.69k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>      expandCopyBundle(MI);</pre></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // We can remove identity copies right now.</pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>      handleIdentityCopy(MI);</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='covered-line'><pre>9.26M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='covered-line'><pre>991k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  <div class='tooltip'>if (<span class='tooltip-content'>813k</span></div><div class='tooltip'>LIS<span class='tooltip-content'>813k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L632' href='#L632'><span>632:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>813k</span>, <span class='None'>False</span>: <span class='covered-line'>18.4E</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Don&apos;t bother maintaining accurate LiveIntervals for registers which were</pre></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // already allocated.</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='covered-line'><pre>2.45M</pre></td><td class='code'><pre>    for (Register PhysReg : RewriteRegs) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L635' href='#L635'><span>635:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.45M</span>, <span class='None'>False</span>: <span class='covered-line'>813k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='covered-line'><pre>4.67M</pre></td><td class='code'><pre>      for (MCRegUnit Unit : TRI-&gt;regunits(PhysReg)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L636' href='#L636'><span>636:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.67M</span>, <span class='None'>False</span>: <span class='covered-line'>2.45M</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='covered-line'><pre>4.67M</pre></td><td class='code'><pre>        LIS-&gt;removeRegUnit(Unit);</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>4.67M</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>2.45M</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L640' href='#L640'><pre>640</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L641' href='#L641'><pre>641</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L642' href='#L642'><pre>642</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>  RewriteRegs.clear();</pre></td></tr><tr><td class='line-number'><a name='L643' href='#L643'><pre>643</pre></a></td><td class='covered-line'><pre>813k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L644' href='#L644'><pre>644</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L645' href='#L645'><pre>645</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>FunctionPass *llvm::createVirtRegRewriter(bool ClearVirtRegs) {</pre></td></tr><tr><td class='line-number'><a name='L646' href='#L646'><pre>646</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>  return new VirtRegRewriter(ClearVirtRegs);</pre></td></tr><tr><td class='line-number'><a name='L647' href='#L647'><pre>647</pre></a></td><td class='covered-line'><pre>10.4k</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>