-- | A parser and simulator for the Verilog hardware description language.
module Language.Verilog
  ( module Language.Verilog.AST
  , module Language.Verilog.Parser
  , module Language.Verilog.Simulator
  ) where

import Language.Verilog.AST
import Language.Verilog.Parser
import Language.Verilog.Simulator

