###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Aug 16 11:27:37 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.717
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.046 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.320 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.656 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | RN ^       | SDFFRQX2M | 0.523 | 0.016 |   0.717 |    0.671 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.046 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.062 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.080 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.133 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.233 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.315 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.389 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.525 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.581 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.658 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][4] | CK ^       | SDFFRQX2M  | 0.119 | 0.020 |   0.632 |    0.678 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.631
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.717
  Slack Time                    0.046
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.046 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.319 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.655 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | RN ^       | SDFFRQX2M | 0.523 | 0.016 |   0.717 |    0.671 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.046 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.063 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.081 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.134 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.233 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.316 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.390 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.526 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.582 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.659 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][4] | CK ^       | SDFFRQX2M  | 0.119 | 0.019 |   0.631 |    0.678 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.708
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.052 | 
     | U5_mux2X1/FE_PHC4_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.313 | 
     | U5_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.649 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] | RN ^       | SDFFRQX2M | 0.522 | 0.007 |   0.708 |    0.656 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.052 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.069 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.087 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.140 | 
     | scan_clk__L4_I0                           | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.240 | 
     | scan_clk__L5_I0                           | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.322 | 
     | scan_clk__L6_I0                           | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.396 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.532 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.588 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.665 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[3] | CK ^       | SDFFRQX2M  | 0.104 | 0.004 |   0.617 |    0.669 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.713
  Slack Time                    0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.057 | 
     | U5_mux2X1/FE_PHC4_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.308 | 
     | U5_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.644 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] | RN ^       | SDFFRQX2M | 0.523 | 0.012 |   0.713 |    0.656 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.057 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.074 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.092 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.144 | 
     | scan_clk__L4_I0                           | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.244 | 
     | scan_clk__L5_I0                           | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.327 | 
     | scan_clk__L6_I0                           | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.401 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.537 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.593 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.669 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.105 | 0.004 |   0.617 |    0.674 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.627
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.667
  Arrival Time                  0.726
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.059 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.307 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.642 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | RN ^       | SDFFRQX2M | 0.533 | 0.025 |   0.726 |    0.667 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.059 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.076 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.094 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.146 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.246 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.329 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.402 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.539 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.595 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.671 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][4] | CK ^       | SDFFRQX2M  | 0.117 | 0.015 |   0.627 |    0.686 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.627
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.726
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.059 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.306 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.642 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | RN ^       | SDFFRQX2M | 0.533 | 0.025 |   0.726 |    0.666 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.059 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.076 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.094 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.147 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.247 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.329 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.403 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.539 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.595 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.672 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][3] | CK ^       | SDFFRQX2M  | 0.117 | 0.014 |   0.627 |    0.686 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.725
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.060 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.306 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.641 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | RN ^       | SDFFRQX2M | 0.533 | 0.024 |   0.725 |    0.666 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.060 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.077 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.095 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.147 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.247 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.330 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.403 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.540 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.596 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.672 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][3] | CK ^       | SDFFRQX2M  | 0.116 | 0.014 |   0.626 |    0.686 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.615
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  0.717
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.063 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.303 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.638 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | RN ^       | SDFFRQX2M | 0.523 | 0.016 |   0.717 |    0.654 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.063 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.080 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.098 | 
     | scan_clk__L3_I0                      | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.150 | 
     | scan_clk__L4_I0                      | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.250 | 
     | scan_clk__L5_I0                      | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.333 | 
     | scan_clk__L6_I0                      | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.406 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.543 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.598 | 
     | REF_SCAN_CLK__L2_I1                  | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.675 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.104 | 0.002 |   0.615 |    0.677 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.615
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.654
  Arrival Time                  0.717
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.063 | 
     | U5_mux2X1/FE_PHC4_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.303 | 
     | U5_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.638 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | RN ^       | SDFFRQX2M | 0.523 | 0.016 |   0.717 |    0.654 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.063 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.080 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.098 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.150 | 
     | scan_clk__L4_I0                           | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.250 | 
     | scan_clk__L5_I0                           | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.333 | 
     | scan_clk__L6_I0                           | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.406 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.543 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.599 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.675 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.104 | 0.002 |   0.615 |    0.678 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.725
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.064 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.302 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.637 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | RN ^       | SDFFRQX2M | 0.533 | 0.024 |   0.725 |    0.661 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.064 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.081 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.099 | 
     | scan_clk__L3_I0                      | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.151 | 
     | scan_clk__L4_I0                      | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.251 | 
     | scan_clk__L5_I0                      | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.334 | 
     | scan_clk__L6_I0                      | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.407 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.544 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.600 | 
     | REF_SCAN_CLK__L2_I1                  | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.676 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.113 | 0.009 |   0.622 |    0.686 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                      (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.721
  Slack Time                    0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |           |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                           | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.064 | 
     | U5_mux2X1/FE_PHC4_scan_rst                | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.301 | 
     | U5_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.637 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] | RN ^       | SDFFRQX2M | 0.528 | 0.020 |   0.721 |    0.657 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.064 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.081 | 
     | scan_clk__L2_I0                           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.099 | 
     | scan_clk__L3_I0                           | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.151 | 
     | scan_clk__L4_I0                           | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.251 | 
     | scan_clk__L5_I0                           | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.334 | 
     | scan_clk__L6_I0                           | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.408 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.544 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.600 | 
     | REF_SCAN_CLK__L2_I1                       | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.676 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.618 |    0.682 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.725
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.068 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.298 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.633 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] | RN ^       | SDFFRQX2M | 0.532 | 0.024 |   0.725 |    0.657 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.068 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.085 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.103 | 
     | scan_clk__L3_I0                      | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.155 | 
     | scan_clk__L4_I0                      | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.255 | 
     | scan_clk__L5_I0                      | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.338 | 
     | scan_clk__L6_I0                      | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.411 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.548 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.603 | 
     | REF_SCAN_CLK__L2_I1                  | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.680 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[1] | CK ^       | SDFFRQX2M  | 0.107 | 0.005 |   0.618 |    0.685 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.725
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.068 | 
     | U5_mux2X1/FE_PHC4_scan_rst           | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.298 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.633 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] | RN ^       | SDFFRQX2M | 0.532 | 0.024 |   0.725 |    0.657 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.068 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.085 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.103 | 
     | scan_clk__L3_I0                      | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.155 | 
     | scan_clk__L4_I0                      | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.255 | 
     | scan_clk__L5_I0                      | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.338 | 
     | scan_clk__L6_I0                      | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.411 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.548 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.603 | 
     | REF_SCAN_CLK__L2_I1                  | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.680 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[3] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.618 |    0.685 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_RegFile/\regArr_reg[3][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[3][0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.735
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.069 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.296 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.632 | 
     | U0_RegFile/\regArr_reg[3][0] | RN ^       | SDFFRQX2M | 0.540 | 0.034 |   0.735 |    0.666 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.069 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.086 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.104 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.156 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.256 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.339 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.413 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.549 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.605 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.681 | 
     | U0_RegFile/\regArr_reg[3][0] | CK ^       | SDFFRQX2M  | 0.115 | 0.014 |   0.626 |    0.695 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.727
  Slack Time                    0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.069 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.296 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.632 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | RN ^       | SDFFRQX2M | 0.534 | 0.025 |   0.727 |    0.657 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.069 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.086 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.104 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.157 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.257 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.339 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.413 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.549 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.605 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.682 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.618 |    0.687 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_RegFile/RdData_VLD_reg/CK 
Endpoint:   U0_RegFile/RdData_VLD_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.733
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.070 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.296 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.631 | 
     | U0_RegFile/RdData_VLD_reg  | RN ^       | SDFFRQX2M | 0.539 | 0.032 |   0.733 |    0.663 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.070 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.087 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.105 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.157 | 
     | scan_clk__L4_I0           | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.257 | 
     | scan_clk__L5_I0           | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.340 | 
     | scan_clk__L6_I0           | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.413 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.550 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.605 | 
     | REF_SCAN_CLK__L2_I1       | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.682 | 
     | U0_RegFile/RdData_VLD_reg | CK ^       | SDFFRQX2M  | 0.114 | 0.011 |   0.624 |    0.693 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.728
  Slack Time                    0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.070 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.295 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.631 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | RN ^       | SDFFRQX2M | 0.535 | 0.027 |   0.728 |    0.658 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.070 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.087 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.105 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.158 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.257 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.340 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.414 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.550 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.606 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.683 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.106 | 0.006 |   0.618 |    0.688 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.728
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.071 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.295 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.630 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | RN ^       | SDFFRQX2M | 0.535 | 0.027 |   0.728 |    0.657 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.088 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.106 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.158 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.258 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.341 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.414 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.551 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.606 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.683 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.618 |    0.689 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.730
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.071 | 
     | U5_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.294 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.630 | 
     | U0_SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 0.536 | 0.029 |   0.730 |    0.659 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.088 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.106 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.158 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.258 | 
     | scan_clk__L5_I0                   | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.341 | 
     | scan_clk__L6_I0                   | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.415 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.551 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.607 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.683 | 
     | U0_SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.107 | 0.007 |   0.619 |    0.690 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[3] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.729
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.071 | 
     | U5_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.294 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.630 | 
     | U0_SYS_CTRL/\current_state_reg[3] | RN ^       | SDFFRQX2M | 0.536 | 0.028 |   0.729 |    0.658 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.088 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.106 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.159 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.258 | 
     | scan_clk__L5_I0                   | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.341 | 
     | scan_clk__L6_I0                   | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.415 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.551 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.607 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.683 | 
     | U0_SYS_CTRL/\current_state_reg[3] | CK ^       | SDFFRQX2M  | 0.107 | 0.006 |   0.619 |    0.690 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[2] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.730
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.072 | 
     | U5_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.294 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.629 | 
     | U0_SYS_CTRL/\current_state_reg[2] | RN ^       | SDFFRQX2M | 0.537 | 0.029 |   0.730 |    0.658 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.072 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.089 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.107 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.159 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.259 | 
     | scan_clk__L5_I0                   | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.342 | 
     | scan_clk__L6_I0                   | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.415 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.552 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.607 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.684 | 
     | U0_SYS_CTRL/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.107 | 0.006 |   0.619 |    0.690 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.730
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.073 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.293 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.629 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | RN ^       | SDFFRQX2M | 0.537 | 0.029 |   0.730 |    0.657 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.073 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.089 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.107 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.160 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.260 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.342 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.416 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.552 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.608 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.685 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.618 |    0.690 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.731
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.073 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.292 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.628 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | RN ^       | SDFFRQX2M | 0.537 | 0.030 |   0.731 |    0.658 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.073 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.108 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.160 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.260 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.343 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.417 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.553 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.609 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.685 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.106 | 0.006 |   0.618 |    0.691 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.732
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.073 | 
     | U5_mux2X1/FE_PHC4_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.292 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.628 | 
     | U0_ref_sync/enable_flop_reg | RN ^       | SDFFRQX2M | 0.538 | 0.031 |   0.732 |    0.659 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.073 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.090 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.108 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.161 | 
     | scan_clk__L4_I0             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.261 | 
     | scan_clk__L5_I0             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.343 | 
     | scan_clk__L6_I0             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.417 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.553 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.609 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.686 | 
     | U0_ref_sync/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.107 | 0.007 |   0.619 |    0.692 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[0] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.732
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.073 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.292 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.628 | 
     | U0_ref_sync/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.539 | 0.031 |   0.732 |    0.659 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.073 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.090 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.108 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.161 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.261 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.343 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.417 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.553 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.609 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.686 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.693 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.733
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.073 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.292 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.628 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | RN ^       | SDFFRQX2M | 0.539 | 0.032 |   0.733 |    0.659 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.073 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.108 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.161 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.261 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.343 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.417 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.553 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.609 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.686 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.620 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.733
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.074 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.292 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.627 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | RN ^       | SDFFRQX2M | 0.539 | 0.031 |   0.733 |    0.659 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.074 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.091 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.109 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.161 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.261 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.344 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.417 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.554 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.609 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.686 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.733
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.074 | 
     | U5_mux2X1/FE_PHC4_scan_rst                  | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.292 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.627 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | RN ^       | SDFFRQX2M | 0.539 | 0.031 |   0.733 |    0.659 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.074 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.091 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.109 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.161 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.261 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.344 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.417 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.554 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.609 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.686 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[0] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.734
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.074 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.291 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.627 | 
     | U0_ref_sync/\sync_bus_reg[0] | RN ^       | SDFFRQX2M | 0.540 | 0.033 |   0.734 |    0.659 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.074 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.091 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.109 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.162 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.262 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.344 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.418 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.554 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.610 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.687 | 
     | U0_ref_sync/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.620 |    0.694 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.734
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.075 | 
     | U5_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.291 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.626 | 
     | U0_ref_sync/enable_pulse_d_reg | RN ^       | SDFFRQX2M | 0.540 | 0.033 |   0.734 |    0.659 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.075 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.092 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.110 | 
     | scan_clk__L3_I0                | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.162 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.262 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.345 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.418 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.555 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.610 | 
     | REF_SCAN_CLK__L2_I1            | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.687 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.620 |    0.694 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[7] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.735
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.076 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.290 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.625 | 
     | U0_ref_sync/\sync_bus_reg[7] | RN ^       | SDFFRQX2M | 0.541 | 0.034 |   0.735 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.076 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.093 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.111 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.163 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.263 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.346 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.419 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.556 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.611 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.688 | 
     | U0_ref_sync/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.620 |    0.696 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[2] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.736
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.076 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.290 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.625 | 
     | U0_ref_sync/\sync_bus_reg[2] | RN ^       | SDFFRQX2M | 0.541 | 0.035 |   0.736 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.076 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.093 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.111 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.163 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.263 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.346 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.419 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.556 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.612 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.688 | 
     | U0_ref_sync/\sync_bus_reg[2] | CK ^       | SDFFRQX2M  | 0.108 | 0.008 |   0.620 |    0.696 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[6] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.736
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.076 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.289 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.625 | 
     | U0_ref_sync/\sync_bus_reg[6] | RN ^       | SDFFRQX2M | 0.541 | 0.035 |   0.736 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.076 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.093 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.111 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.164 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.264 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.346 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.420 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.556 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.612 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.689 | 
     | U0_ref_sync/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.108 | 0.008 |   0.620 |    0.696 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[5] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.736
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.077 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.289 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.624 | 
     | U0_ref_sync/\sync_bus_reg[5] | RN ^       | SDFFRQX2M | 0.541 | 0.035 |   0.736 |    0.660 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.077 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.094 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.112 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.164 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.264 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.347 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.420 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.557 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.612 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.689 | 
     | U0_ref_sync/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.108 | 0.008 |   0.620 |    0.697 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.735
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.077 | 
     | U5_mux2X1/FE_PHC4_scan_rst       | A ^ -> Y ^ | DLY4X1M  | 0.083 | 0.366 |   0.366 |    0.288 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.522 | 0.336 |   0.701 |    0.624 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | RN ^       | SDFFRX1M | 0.540 | 0.034 |   0.735 |    0.658 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.077 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.094 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.112 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.165 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.264 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.347 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.421 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.557 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.613 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.689 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | CK ^       | SDFFRX1M   | 0.115 | 0.013 |   0.626 |    0.703 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.655
  Arrival Time                  0.732
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.077 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.288 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.624 | 
     | U0_ref_sync/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.539 | 0.031 |   0.732 |    0.655 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.077 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.094 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.112 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.165 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.265 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.347 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.421 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.557 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.613 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.690 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.107 | 0.007 |   0.619 |    0.696 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[4] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.737
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.077 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.288 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.624 | 
     | U0_ref_sync/\sync_bus_reg[4] | RN ^       | SDFFRQX2M | 0.541 | 0.036 |   0.737 |    0.659 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.077 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.094 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.112 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.165 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.265 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.347 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.421 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.557 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.613 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.690 | 
     | U0_ref_sync/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.697 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[13] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.734
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.077 | 
     | U5_mux2X1/FE_PHC4_scan_rst       | A ^ -> Y ^ | DLY4X1M  | 0.083 | 0.366 |   0.366 |    0.288 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.522 | 0.336 |   0.701 |    0.624 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[13] | RN ^       | SDFFRX1M | 0.540 | 0.033 |   0.734 |    0.657 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.077 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.094 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.112 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.165 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.265 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.347 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.421 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.557 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.613 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.690 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[13] | CK ^       | SDFFRX1M   | 0.114 | 0.012 |   0.625 |    0.702 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[3] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.737
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.078 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.288 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.623 | 
     | U0_ref_sync/\sync_bus_reg[3] | RN ^       | SDFFRQX2M | 0.541 | 0.036 |   0.737 |    0.659 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.078 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.095 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.113 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.165 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.265 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.348 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.421 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.558 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.613 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.690 | 
     | U0_ref_sync/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.697 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[14] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.735
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.078 | 
     | U5_mux2X1/FE_PHC4_scan_rst       | A ^ -> Y ^ | DLY4X1M  | 0.083 | 0.366 |   0.366 |    0.288 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.522 | 0.336 |   0.701 |    0.623 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[14] | RN ^       | SDFFRX1M | 0.540 | 0.034 |   0.735 |    0.657 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.078 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.095 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.113 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.165 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.265 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.348 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.421 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.558 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.613 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.690 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[14] | CK ^       | SDFFRX1M   | 0.114 | 0.013 |   0.625 |    0.703 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[12] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.735
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.078 | 
     | U5_mux2X1/FE_PHC4_scan_rst       | A ^ -> Y ^ | DLY4X1M  | 0.083 | 0.366 |   0.366 |    0.287 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.522 | 0.336 |   0.701 |    0.623 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[12] | RN ^       | SDFFRX1M | 0.540 | 0.034 |   0.735 |    0.657 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.078 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.095 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.113 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.166 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.265 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.348 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.422 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.558 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.614 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.690 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[12] | CK ^       | SDFFRX1M   | 0.114 | 0.012 |   0.624 |    0.703 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.737
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.078 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.287 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.623 | 
     | U0_ref_sync/\sync_bus_reg[1] | RN ^       | SDFFRQX2M | 0.542 | 0.036 |   0.737 |    0.659 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.078 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.095 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.113 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.166 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.265 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.348 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.422 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.558 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.614 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.691 | 
     | U0_ref_sync/\sync_bus_reg[1] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.698 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_SYS_CTRL/\current_state_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\current_state_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.659
  Arrival Time                  0.738
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.078 | 
     | U5_mux2X1/FE_PHC4_scan_rst        | A ^ -> Y ^ | DLY4X1M   | 0.083 | 0.366 |   0.366 |    0.287 | 
     | U5_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M    | 0.522 | 0.336 |   0.701 |    0.623 | 
     | U0_SYS_CTRL/\current_state_reg[0] | RN ^       | SDFFRQX2M | 0.542 | 0.036 |   0.738 |    0.659 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.078 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.095 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.113 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.166 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.266 | 
     | scan_clk__L5_I0                   | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.348 | 
     | scan_clk__L6_I0                   | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.422 | 
     | U0_mux2X1/U1                      | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.558 | 
     | REF_SCAN_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.614 | 
     | REF_SCAN_CLK__L2_I1               | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.691 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.698 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.624
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.735
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.078 | 
     | U5_mux2X1/FE_PHC4_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.083 | 0.366 |   0.366 |    0.287 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.522 | 0.336 |   0.701 |    0.623 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | RN ^       | SDFFRX1M | 0.540 | 0.034 |   0.735 |    0.656 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.078 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.095 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.113 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.166 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.266 | 
     | scan_clk__L5_I0                 | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.348 | 
     | scan_clk__L6_I0                 | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.422 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.558 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.614 | 
     | REF_SCAN_CLK__L2_I1             | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.691 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | CK ^       | SDFFRX1M   | 0.114 | 0.012 |   0.624 |    0.703 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.068
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.655
  Arrival Time                  0.734
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.079 | 
     | U5_mux2X1/FE_PHC4_scan_rst       | A ^ -> Y ^ | DLY4X1M  | 0.083 | 0.366 |   0.366 |    0.287 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 0.522 | 0.336 |   0.701 |    0.622 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | RN ^       | SDFFRX1M | 0.539 | 0.033 |   0.734 |    0.655 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.079 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.096 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.114 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.166 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.266 | 
     | scan_clk__L5_I0                  | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.349 | 
     | scan_clk__L6_I0                  | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.422 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.559 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.615 | 
     | REF_SCAN_CLK__L2_I1              | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.691 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.113 | 0.010 |   0.623 |    0.702 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.864
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.194 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.079 | 0.362 |   0.362 |    0.168 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.079 | 0.368 |   0.730 |    0.536 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.153 | 0.132 |   0.862 |    0.668 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.153 | 0.001 |   0.864 |    0.670 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.194 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.212 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.034 |    0.228 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.190 | 0.142 |   0.176 |    0.370 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.071 |   0.247 |    0.441 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.293 |    0.487 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.346 |    0.540 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.372 |    0.566 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.420 |    0.614 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.467 |    0.661 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.516 |    0.710 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.563 |    0.757 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.614 |    0.808 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.027 |   0.640 |    0.834 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.029 | 0.003 |   0.643 |    0.837 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  0.864
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |   -0.194 | 
     | U4_mux2X1/FE_PHC0_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.079 | 0.362 |   0.362 |    0.168 | 
     | U4_mux2X1/FE_PHC1_RST_N      | A ^ -> Y ^ | DLY4X1M   | 0.079 | 0.368 |   0.730 |    0.536 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.153 | 0.132 |   0.862 |    0.668 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX2M | 0.153 | 0.002 |   0.864 |    0.670 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.195 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.212 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.034 |    0.228 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.190 | 0.142 |   0.176 |    0.371 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.071 |   0.247 |    0.442 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.293 |    0.488 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.346 |    0.540 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.372 |    0.566 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.420 |    0.614 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.467 |    0.662 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.516 |    0.710 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.563 |    0.757 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.614 |    0.808 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.027 |   0.640 |    0.835 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.029 | 0.003 |   0.643 |    0.837 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.645
  Arrival Time                  0.887
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.242 | 
     | U4_mux2X1/FE_PHC2_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.092 | 0.371 |   0.371 |    0.129 | 
     | U4_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.085 | 0.373 |   0.744 |    0.502 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.153 | 0.141 |   0.885 |    0.643 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.153 | 0.002 |   0.887 |    0.645 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.242 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.259 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.277 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.329 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.429 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.512 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.585 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.722 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.777 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.854 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.104 | 0.004 |   0.617 |    0.858 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.641
  Arrival Time                  0.887
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.245 | 
     | U4_mux2X1/FE_PHC2_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.092 | 0.371 |   0.371 |    0.126 | 
     | U4_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M   | 0.085 | 0.373 |   0.744 |    0.498 | 
     | U4_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M    | 0.153 | 0.141 |   0.885 |    0.640 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.153 | 0.002 |   0.887 |    0.641 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.245 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.262 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.280 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.333 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.432 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.515 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.589 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.725 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.781 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.858 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.104 | 0.004 |   0.617 |    0.862 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.649
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.806
  Arrival Time                  1.134
  Slack Time                    0.328
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.328 | 
     | U6_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.094 | 0.373 |   0.373 |    0.045 | 
     | U6_mux2X1/FE_PHC6_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.088 | 0.375 |   0.747 |    0.419 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 0.596 | 0.378 |   1.125 |    0.797 | 
     | U0_ClkDiv/odd_edge_tog_reg | SN ^       | SDFFSQX2M | 0.596 | 0.009 |   1.134 |    0.806 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.328 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.345 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.363 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.191 | 0.149 |   0.184 |    0.512 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.071 |   0.255 |    0.583 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.301 |    0.629 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.354 |    0.682 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.379 |    0.707 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.427 |    0.755 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.475 |    0.803 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.523 |    0.851 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.570 |    0.898 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.621 |    0.949 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.029 | 0.027 |   0.648 |    0.976 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.029 | 0.001 |   0.649 |    0.977 | 
     +-------------------------------------------------------------------------------------------+ 

