Info: [VCS_SAVE_RESTORE_INFO] ASLR (Address Space Layout Randomization) is detected on the machine. To enable $save functionality, ASLR will be switched off and simv re-executed.
Please use '-no_save' simv switch to avoid this.

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version V-2023.12-SP5 for linux64 - Jul 16, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
Current time:       Sun Apr 27 14:37:54 2025
Hostname:           tux-124
CPU Model:          11th Gen Intel(R) Core(TM) i5-11600 @ 2.80GHz
CPU Details:        Cores = 12 : Sockets = 1 : Cache Size = 12288 KB : Freq = 4.58 GHz
OS:                 Linux 5.10.0-34-amd64
RAM:                 31 GB (Free  15 GB)
Swap:                 1 GB (Free   0 GB)
Work Filesystem:    /filespace/h mounted to files.cae.wisc.edu:/h
Tmp Filesystem:     / mounted to /dev/mapper/tux--124--vg-root
Work Disk:           27 GB (Free  26 GB)
Tmp Disk:           820 GB (Free 818 GB)

CPU Load: 16%, Ram Free: 15 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
# optimize ff to multibit ff, allow retiming
set_app_var compile_enable_multibit true    
Error: Variable 'compile_enable_multibit' is not an application variable. Using Tcl global variable. (CMD-104)
true
set_app_var compile_register_retiming true    
Error: Variable 'compile_register_retiming' is not an application variable. Using Tcl global variable. (CMD-104)
true
set_app_var hdlin_sv_enable_rtl_sa true  
Error: Variable 'hdlin_sv_enable_rtl_sa' is not an application variable. Using Tcl global variable. (CMD-104)
true
# read files and set top level design 
read_file -format sverilog { PB_intf.sv telemetry.sv UART_tx.sv A2D_intf.sv brushless.sv cadence_filt.sv cadence_LU.sv cadence_meas.sv inert_intf.sv inertial_integrator.sv mtr_drv.sv nonoverlap.sv PB_release.sv PID.sv PWM.sv reset_synch.sv sensorCondition.sv SPI_mnrch.sv desiredDrive.sv incline_sat.sv eBike.sv }
Loading db file '/cae/apps/data/saed32_edk-2022/lib/stdcell_lvt/db_nldm/saed32lvt_tt0p85v25c.db'
Loading db file '/cae/apps/data/saed32_edk-2022/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/gtech.db'
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt0p85v25c'
  Loading link library 'saed32io_wb_tt1p05v25c_2p5v'
  Loading link library 'gtech'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PB_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/telemetry.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/UART_tx.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/brushless.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_LU.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/inert_intf.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:34: The value 0098 is too large for the numeric data type being used (VER-1)
Compiling source file /filespace/h/hchan54/ece551/ECE551_/mtr_drv.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PB_release.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PID.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/PWM.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/reset_synch.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:37: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /filespace/h/hchan54/ece551/ECE551_/incline_sat.sv
Compiling source file /filespace/h/hchan54/ece551/ECE551_/eBike.sv

Inferred memory devices in process
	in routine PB_intf line 12 in file
		'/filespace/h/hchan54/ece551/ECE551_/PB_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     setting_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     setting_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 46 in file
	'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine telemetry line 23 in file
		'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     counter_reg     | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine telemetry line 40 in file
		'/filespace/h/hchan54/ece551/ECE551_/telemetry.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 80 in file
	'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            89            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine UART_tx line 28 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n001_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 38 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n004_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n005_reg       | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
|      n005_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 60 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      n003_reg       | Flip-flop |   9   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine UART_tx line 71 in file
		'/filespace/h/hchan54/ece551/ECE551_/UART_tx.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     tx_done_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 39 in file
	'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            49            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine A2D_intf line 33 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     channel_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 102 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 112 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      batt_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 120 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      curr_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 128 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      brake_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine A2D_intf line 136 in file
		'/filespace/h/hchan54/ece551/ECE551_/A2D_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     torque_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 46 in file
	'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            55            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine brushless line 18 in file
		'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     green1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     green2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     yellow1_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     yellow2_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      blue1_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      blue2_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine brushless line 28 in file
		'/filespace/h/hchan54/ece551/ECE551_/brushless.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    synchBlu_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    synchGrn_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    synchYlw_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 25 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flop3_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stbl_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cadence_filt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 14 in file
	'/filespace/h/hchan54/ece551/ECE551_/cadence_LU.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            15            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine cadence_meas line 34 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_meas line 51 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cadence_filt_ff_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_meas line 69 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_meas.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   cadence_per_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 181 in file
	'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           198            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine inert_intf line 45 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     int_ff1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 56 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      timer_reg      | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 66 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    H_Roll_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 74 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    L_Roll_ff_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 82 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    H_Yaw_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 90 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    L_Yaw_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 98 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     H_AY_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 106 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     L_AY_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 114 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     H_AZ_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 122 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     L_AZ_ff_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 132 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    prev_done_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 142 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cmd_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|       snd_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 160 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    spi2_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    spi1_vld_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inert_intf line 172 in file
		'/filespace/h/hchan54/ece551/ECE551_/inert_intf.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:46: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:73: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:81: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:82: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:83: signed to unsigned assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:84: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:96: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:97: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:104: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv:105: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine inertial_integrator line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     vld_ff2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     vld_ff_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 51 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   incline_int_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 65 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    roll_int_reg     | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine inertial_integrator line 91 in file
		'/filespace/h/hchan54/ece551/ECE551_/inertial_integrator.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| incline_acc_product_reg | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
|  roll_acc_product_reg   | Flip-flop |  13   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine nonoverlap line 20 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ff_low_2_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_high_1_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_high_2_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    ff_low_1_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine nonoverlap line 37 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     highOut_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     lowOut_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine nonoverlap line 56 in file
		'/filespace/h/hchan54/ece551/ECE551_/nonoverlap.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    dead_time_reg    | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PB_release line 9 in file
		'/filespace/h/hchan54/ece551/ECE551_/PB_release.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      ff_3_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ff_1_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ff_2_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:45: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:69: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:112: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:117: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:126: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:127: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:131: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine PID line 17 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 73 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    error_d3_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|    error_d1_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|    error_d2_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PWM line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/PWM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PWM_sig_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PWM line 22 in file
		'/filespace/h/hchan54/ece551/ECE551_/PWM.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  11   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine reset_synch line 9 in file
		'/filespace/h/hchan54/ece551/ECE551_/reset_synch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      rst_n_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     rst_ff_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 65 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pedalingflop2out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pedalingflop1out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sensorCondition line 76 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accum_curr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 86 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_torque_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition line 103 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 26 in file
	'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            33            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine SPI_mnrch line 20 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 55 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    shft_reg_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 62 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_cntr_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 82 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    SCLK_div_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 89 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      SS_n_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine SPI_mnrch line 96 in file
		'/filespace/h/hchan54/ece551/ECE551_/SPI_mnrch.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      done_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:22: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/desiredDrive.sv:26: signed to unsigned conversion occurs. (VER-318)
Presto compilation completed successfully.
Loaded 21 designs.
Current design is 'PB_intf'.
PB_intf telemetry UART_tx A2D_intf brushless cadence_filt cadence_LU cadence_meas inert_intf inertial_integrator mtr_drv nonoverlap PB_release PID PWM reset_synch sensorCondition SPI_mnrch desiredDrive incline_sat eBike
# build a generic netlist and bind to top level design 
elaborate eBike
Running PRESTO HDLC
Presto compilation completed successfully. (eBike)
Warning: Overwriting design file '/filespace/h/hchan54/ece551/ECE551_/eBike.db'. (DDB-24)
Elaborated 1 design.
Current design is now 'eBike'.
Information: Building the design 'sensorCondition' instantiated from design 'eBike' with
	the parameters "FAST_SIM=1". (HDL-193)

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 65 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| pedalingflop2out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pedalingflop1out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 76 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   accum_curr_reg    | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 86 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  accum_torque_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine sensorCondition_FAST_SIM1 line 103 in file
		'/filespace/h/hchan54/ece551/ECE551_/sensorCondition.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (sensorCondition_FAST_SIM1)
Information: Building the design 'PID' instantiated from design 'eBike' with
	the parameters "FAST_SIM=1". (HDL-193)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:43: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:45: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:59: signed to unsigned conversion occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:69: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:112: signed to unsigned part selection occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:117: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:126: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:127: unsigned to signed assignment occurs. (VER-318)
Warning:  /filespace/h/hchan54/ece551/ECE551_/PID.sv:131: signed to unsigned part selection occurs. (VER-318)

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 17 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 73 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   integrator_reg    | Flip-flop |  18   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine PID_FAST_SIM1 line 84 in file
		'/filespace/h/hchan54/ece551/ECE551_/PID.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    error_d3_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|    error_d1_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|    error_d2_reg     | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (PID_FAST_SIM1)
Information: Building the design 'cadence_filt' instantiated from design 'sensorCondition_FAST_SIM1' with
	the parameters "FAST_SIM=1". (HDL-193)

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 13 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      meta2_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      meta1_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 25 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    flop3_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 49 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    stbl_cnt_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine cadence_filt_FAST_SIM1 line 59 in file
		'/filespace/h/hchan54/ece551/ECE551_/cadence_filt.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cadence_filt_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (cadence_filt_FAST_SIM1)
1
link

  Linking design 'eBike'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  eBike                       /filespace/h/hchan54/ece551/ECE551_/eBike.db
  saed32lvt_tt0p85v25c (library) /cae/apps/data/saed32_edk-2022/lib/stdcell_lvt/db_nldm/saed32lvt_tt0p85v25c.db
  saed32io_wb_tt1p05v25c_2p5v (library) /cae/apps/data/saed32_edk-2022/lib/io_std/db_nldm/saed32io_wb_tt1p05v25c_2p5v.db
  * (23 designs)              /filespace/h/hchan54/ece551/ECE551_/PB_intf.db, etc

1
current_design eBike
{eBike}
# enable design-specific helpers 
set_structure true
1
set_fix_multiple_port_nets -all -buffer_constants
1
# clock contraints: freq 400 Mhz
create_clock  -name clk -period 2.5  [get_ports clk]        
1
set_clock_uncertainty 0.15  [get_clocks clk]
1
# input and output delay constraints
set nonclk_inps [remove_from_collection [all_inputs] [get_ports clk]]
{RST_n A2D_MISO hallGrn hallYlw hallBlu inertMISO inertINT cadence tgglMd}
set_input_delay  0.30 -clock clk $nonclk_inps
1
set_driving_cell -lib_cell NAND2X2_LVT -library saed32lvt_tt0p85v25c $nonclk_inps
Warning: Design rule attributes from the driving cell will be set on the port 'RST_n'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'A2D_MISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallGrn'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallYlw'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'hallBlu'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'inertMISO'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'inertINT'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'cadence'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'tgglMd'. (UID-401)
1
set_output_delay 0.50 -clock clk [all_outputs]
1
set_load 50 [all_outputs] ;# 50 fF
1
set_max_transition 0.20 [current_design]
1
set_wire_load_model -name 16000 -library saed32lvt_tt0p85v25c
1
compile -map_effort high -area_effort medium -gate_clock
CPU Load: 16%, Ram Free: 14 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | -gate_clock                                                                       |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 2432                                   |
| Number of User Hierarchies                              | 22                                     |
| Sequential Cell Count                                   | 603                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 811                                    |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 0                                      |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 77 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)

Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'PB_release'
  Processing 'PB_intf'
  Processing 'SNPS_CLOCK_GATE_HIGH_inert_intf_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_inertial_integrator'
  Mapping integrated clock gating circuitry
  Processing 'inertial_integrator'
  Processing 'SNPS_CLOCK_GATE_HIGH_SPI_mnrch_0'
  Mapping integrated clock gating circuitry
  Processing 'SPI_mnrch_0'
  Processing 'inert_intf'
Information: The register 'cmd_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_reg[2]' is a constant and will be removed. (OPT-1206)
  Processing 'SNPS_CLOCK_GATE_HIGH_nonoverlap_0'
  Mapping integrated clock gating circuitry
  Processing 'nonoverlap_0'
  Processing 'PWM'
  Processing 'mtr_drv'
  Processing 'SNPS_CLOCK_GATE_HIGH_brushless'
  Mapping integrated clock gating circuitry
  Processing 'brushless'
  Processing 'SNPS_CLOCK_GATE_HIGH_PID_FAST_SIM1'
  Mapping integrated clock gating circuitry
  Processing 'PID_FAST_SIM1'
  Processing 'SNPS_CLOCK_GATE_HIGH_sensorCondition_FAST_SIM1_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_telemetry'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_UART_tx_0'
  Mapping integrated clock gating circuitry
  Processing 'UART_tx'
  Processing 'telemetry'
  Processing 'desiredDrive'
  Processing 'cadence_LU'
  Processing 'SNPS_CLOCK_GATE_HIGH_cadence_meas_0'
  Mapping integrated clock gating circuitry
  Processing 'cadence_meas'
  Processing 'cadence_filt_FAST_SIM1'
  Processing 'sensorCondition_FAST_SIM1'
  Processing 'SNPS_CLOCK_GATE_HIGH_A2D_intf_0'
  Mapping integrated clock gating circuitry
  Processing 'A2D_intf'
  Processing 'reset_synch'
  Processing 'eBike'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'inert_intf_DW01_inc_0_DW01_inc_2'
  Processing 'inertial_integrator_DW01_cmp2_0'
  Processing 'inertial_integrator_DW01_sub_0'
  Processing 'inertial_integrator_DW01_cmp2_1'
  Processing 'inertial_integrator_DW01_cmp2_2'
  Processing 'inertial_integrator_DW01_sub_1'
  Processing 'SPI_mnrch_1_DW01_inc_0_DW01_inc_3'
  Processing 'SPI_mnrch_1_DW01_inc_1_DW01_inc_4'
  Processing 'nonoverlap_1_DW01_inc_0_DW01_inc_5'
  Processing 'nonoverlap_2_DW01_inc_0_DW01_inc_6'
  Processing 'nonoverlap_0_DW01_inc_0_DW01_inc_7'
  Processing 'PWM_DW01_inc_0_DW01_inc_8'
  Processing 'PWM_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'brushless_DW01_add_0'
  Processing 'PID_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_4'
  Processing 'PID_FAST_SIM1_DW01_cmp2_1_DW01_cmp2_5'
  Processing 'PID_FAST_SIM1_DW01_sub_0_DW01_sub_2'
  Processing 'PID_FAST_SIM1_DW01_cmp2_2_DW01_cmp2_6'
  Processing 'PID_FAST_SIM1_DW01_cmp2_3_DW01_cmp2_7'
  Processing 'PID_FAST_SIM1_DW01_add_0_DW01_add_1'
  Processing 'PID_FAST_SIM1_DW01_inc_0_DW01_inc_9'
  Processing 'sensorCondition_FAST_SIM1_DW01_inc_0_DW01_inc_10'
  Processing 'sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3'
  Processing 'sensorCondition_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_8'
  Processing 'telemetry_DW01_inc_0_DW01_inc_11'
  Processing 'UART_tx_DW01_dec_0'
  Processing 'desiredDrive_DW01_sub_0_DW01_sub_4'
  Processing 'desiredDrive_DW01_add_0_DW01_add_2'
  Processing 'desiredDrive_DW01_cmp2_0_DW01_cmp2_9'
  Processing 'desiredDrive_DW01_cmp2_1_DW01_cmp2_10'
  Processing 'desiredDrive_DW01_add_1_DW01_add_3'
  Processing 'cadence_meas_DW01_inc_0_DW01_inc_12'
  Processing 'cadence_filt_FAST_SIM1_DW01_inc_0_DW01_inc_13'
  Processing 'A2D_intf_DW01_inc_0_DW01_inc_14'
  Processing 'SPI_mnrch_0_DW01_inc_0_DW01_inc_15'
  Processing 'SPI_mnrch_0_DW01_inc_1_DW01_inc_16'
  Allocating blocks in 'DW02_mult_A_width16_B_width10'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width24' (cla)
  Processing 'DW01_add_width24'
  Building model 'DW02_mult_A_width16_B_width10' (csa)
  Processing 'DW02_mult_A_width16_B_width10'
  Allocating blocks in 'DW02_mult_A_width10_B_width16'
  Building model 'DW02_mult_A_width10_B_width16' (csa)
  Processing 'DW02_mult_A_width10_B_width16'
  Building model 'DW01_add_width17' (rpl)
  Processing 'DW01_add_width17'
  Building model 'DW01_add_width17' (cla)
  Processing 'DW01_add_width17'
  Allocating blocks in 'DW02_mult_A_width17_B_width5'
  Building model 'DW01_add_width20' (cla)
  Processing 'DW01_add_width20'
  Building model 'DW02_mult_A_width17_B_width5' (csa)
  Processing 'DW02_mult_A_width17_B_width5'
  Allocating blocks in 'DW02_mult_A_width5_B_width17'
  Building model 'DW02_mult_A_width5_B_width17' (csa)
  Processing 'DW02_mult_A_width5_B_width17'
  Building model 'DW01_add_width14' (rpl)
  Processing 'DW01_add_width14'
  Building model 'DW01_add_width14' (cla)
  Processing 'DW01_add_width14'
  Allocating blocks in 'DW02_mult_A_width14_B_width2'
  Allocating blocks in 'DW01_absval_width14'
  Building model 'DW01_inc_width14' (cla)
  Processing 'DW01_inc_width14'
  Building model 'DW01_absval_width14' (cla)
  Processing 'DW01_absval_width14'
  Allocating blocks in 'DW01_absval_width2'
  Building model 'DW01_inc_width2' (cla)
  Processing 'DW01_inc_width2'
  Building model 'DW01_absval_width2' (cla)
  Processing 'DW01_absval_width2'
  Building model 'DW01_inc_width16' (cla)
  Processing 'DW01_inc_width16'
  Building model 'DW02_mult_A_width14_B_width2' (csa)
  Processing 'DW02_mult_A_width14_B_width2'
  Building model 'DW01_add_width24' (rpl)
  Processing 'DW01_add_width24'
  Allocating blocks in 'DW02_mult_A_width12_B_width9'
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Building model 'DW02_mult_A_width12_B_width9' (csa)
  Processing 'DW02_mult_A_width12_B_width9'
  Allocating blocks in 'DW02_mult_A_width21_B_width6'
  Building model 'DW01_add_width25' (cla)
  Processing 'DW01_add_width25'
  Building model 'DW02_mult_A_width21_B_width6' (csa)
  Processing 'DW02_mult_A_width21_B_width6'
  Allocating blocks in 'DW02_mult_A_width27_B_width3'
  Building model 'DW01_add_width28' (cla)
  Processing 'DW01_add_width28'
  Building model 'DW02_mult_A_width27_B_width3' (csa)
  Processing 'DW02_mult_A_width27_B_width3'
  Allocating blocks in 'DW02_mult_A_width9_B_width12'
  Building model 'DW02_mult_A_width9_B_width12' (csa)
  Processing 'DW02_mult_A_width9_B_width12'
  Allocating blocks in 'DW02_mult_A_width6_B_width21'
  Building model 'DW02_mult_A_width6_B_width21' (csa)
  Processing 'DW02_mult_A_width6_B_width21'
  Allocating blocks in 'DW02_mult_A_width3_B_width27'
  Building model 'DW01_add_width29' (cla)
  Processing 'DW01_add_width29'
  Allocating blocks in 'DW01_absval_width3'
  Building model 'DW01_inc_width3' (cla)
  Processing 'DW01_inc_width3'
  Building model 'DW01_absval_width3' (cla)
  Processing 'DW01_absval_width3'
  Allocating blocks in 'DW01_absval_width27'
  Building model 'DW01_inc_width27' (cla)
  Processing 'DW01_inc_width27'
  Building model 'DW01_absval_width27' (cla)
  Processing 'DW01_absval_width27'
  Building model 'DW01_inc_width30' (cla)
  Processing 'DW01_inc_width30'
  Building model 'DW02_mult_A_width3_B_width27' (csa)
  Processing 'DW02_mult_A_width3_B_width27'
  Processing 'inertial_integrator_DW02_mult_0'
  Processing 'inertial_integrator_DW01_add_0_DW01_add_4'
  Processing 'inertial_integrator_DW02_mult_1'
  Processing 'inertial_integrator_DW01_add_1_DW01_add_5'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_6'
  Processing 'sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_2'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_1_DW01_add_7'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_8'
  Processing 'sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_3'
  Processing 'sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_9'
  Processing 'inertial_integrator_DW01_add_2_DW01_add_10'
  Processing 'inertial_integrator_DW01_add_3_DW01_add_11'
  Processing 'inertial_integrator_DW01_add_4_DW01_add_12'
  Processing 'inertial_integrator_DW01_add_5_DW01_add_13'
  Processing 'desiredDrive_DW02_mult_0_DW02_mult_4'
  Processing 'desiredDrive_DW01_add_2_DW01_add_14'
  Processing 'desiredDrive_DW02_mult_1_DW02_mult_5'
  Processing 'desiredDrive_DW01_add_3_DW01_add_15'
  Processing 'desiredDrive_DW02_mult_2_DW02_mult_6'
  Processing 'desiredDrive_DW01_add_4_DW01_add_16'
  Processing 'PID_FAST_SIM1_DW01_add_1_DW01_add_17'
  Processing 'PID_FAST_SIM1_DW01_add_2_DW01_add_18'
Information: Skipping clock gating on design eBike, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mtr_drv, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_A2D_intf_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cadence_LU, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_sensorCondition_FAST_SIM1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_PID_FAST_SIM1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_brushless, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SPI_mnrch_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cadence_meas_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_telemetry, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_nonoverlap_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inertial_integrator, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_UART_tx_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inert_intf_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_SPI_mnrch_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_nonoverlap_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_nonoverlap_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_sensorCondition_FAST_SIM1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_UART_tx_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cadence_meas_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_A2D_intf_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_A2D_intf_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_A2D_intf_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_A2D_intf_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inert_intf_DW01_inc_0_DW01_inc_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_cmp2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_sub_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_cmp2_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_cmp2_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_sub_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SPI_mnrch_1_DW01_inc_0_DW01_inc_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SPI_mnrch_1_DW01_inc_1_DW01_inc_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design nonoverlap_1_DW01_inc_0_DW01_inc_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design nonoverlap_2_DW01_inc_0_DW01_inc_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design nonoverlap_0_DW01_inc_0_DW01_inc_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PWM_DW01_inc_0_DW01_inc_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PWM_DW01_cmp2_0_DW01_cmp2_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design brushless_DW01_add_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_cmp2_1_DW01_cmp2_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_sub_0_DW01_sub_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_cmp2_2_DW01_cmp2_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_cmp2_3_DW01_cmp2_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_add_0_DW01_add_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_inc_0_DW01_inc_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW01_inc_0_DW01_inc_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW01_sub_0_DW01_sub_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW01_cmp2_0_DW01_cmp2_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design telemetry_DW01_inc_0_DW01_inc_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design UART_tx_DW01_dec_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW01_sub_0_DW01_sub_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW01_add_0_DW01_add_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW01_cmp2_0_DW01_cmp2_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW01_cmp2_1_DW01_cmp2_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW01_add_1_DW01_add_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cadence_meas_DW01_inc_0_DW01_inc_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cadence_filt_FAST_SIM1_DW01_inc_0_DW01_inc_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design A2D_intf_DW01_inc_0_DW01_inc_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SPI_mnrch_0_DW01_inc_0_DW01_inc_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SPI_mnrch_0_DW01_inc_1_DW01_inc_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW02_mult_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_add_0_DW01_add_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW02_mult_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_add_1_DW01_add_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW01_add_0_DW01_add_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW02_mult_0_DW02_mult_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW01_add_1_DW01_add_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW01_add_2_DW01_add_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW02_mult_1_DW02_mult_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sensorCondition_FAST_SIM1_DW01_add_3_DW01_add_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_add_2_DW01_add_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_add_3_DW01_add_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_add_4_DW01_add_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design inertial_integrator_DW01_add_5_DW01_add_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW02_mult_0_DW02_mult_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW01_add_2_DW01_add_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW02_mult_1_DW02_mult_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW01_add_3_DW01_add_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW02_mult_2_DW02_mult_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design desiredDrive_DW01_add_4_DW01_add_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_add_1_DW01_add_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design PID_FAST_SIM1_DW01_add_2_DW01_add_18, since there are no registers. (PWR-806)
Information: Performing clock-gating on design reset_synch. (PWR-730)
Information: Performing clock-gating on design A2D_intf. (PWR-730)
Information: Performing clock-gating on design sensorCondition_FAST_SIM1. (PWR-730)
Information: Performing clock-gating on design PID_FAST_SIM1. (PWR-730)
Information: Performing clock-gating on design brushless. (PWR-730)
Information: Performing clock-gating on design inert_intf. (PWR-730)
Information: Performing clock-gating on design PB_intf. (PWR-730)
Information: Performing clock-gating on design SPI_mnrch_0. (PWR-730)
Information: Performing clock-gating on design cadence_filt_FAST_SIM1. (PWR-730)
Information: Performing clock-gating on design cadence_meas. (PWR-730)
Information: Performing clock-gating on design telemetry. (PWR-730)
Information: Performing clock-gating on design PWM. (PWR-730)
Information: Performing clock-gating on design nonoverlap_0. (PWR-730)
Information: Performing clock-gating on design inertial_integrator. (PWR-730)
Information: Performing clock-gating on design PB_release. (PWR-730)
Information: Performing clock-gating on design UART_tx. (PWR-730)
Information: Performing clock-gating on design nonoverlap_1. (PWR-730)
Information: Performing clock-gating on design nonoverlap_2. (PWR-730)
Information: Performing clock-gating on design SPI_mnrch_1. (PWR-730)

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:15   14579.0      3.79     121.3    3058.3                          
    0:00:15   14550.5      3.79     122.0    3058.3                          
    0:00:15   14550.5      3.79     122.0    3058.3                          
    0:00:15   14550.8      3.79     121.9    3058.3                          
    0:00:15   14550.8      3.79     121.9    3058.3                          
    0:00:16   13013.4      3.71      88.3    2967.2                          
    0:00:16   12940.3      3.71      86.7    2958.1                          
    0:00:16   12939.0      3.71      86.3    2953.9                          
    0:00:16   12939.0      3.71      86.3    2953.9                          
    0:00:16   12939.0      3.71      86.3    2953.9                          
    0:00:16   12939.0      3.71      86.3    2953.9                          
    0:00:16   12939.0      3.71      86.3    2953.9                          
    0:00:16   13000.2      3.70      86.3     316.4                          
    0:00:16   13023.1      3.70      86.3     213.3                          
    0:00:16   13026.7      3.70      86.3     176.7                          
    0:00:16   13029.7      3.70      86.3     149.1                          
    0:00:16   13030.2      3.70      86.3     148.0                          
    0:00:16   13030.2      3.70      86.3     148.0                          
    0:00:16   13030.2      3.70      86.3     148.0                          
    0:00:16   13030.2      3.70      86.3     148.0                          
    0:00:16   13035.3      3.64      84.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:16   13058.4      3.62      83.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:17   13142.5      3.59      83.2     148.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:17   13142.5      3.59      83.2     148.0                          
    0:00:17   13142.5      3.59      83.2     148.0                          
    0:00:17   13142.5      3.59      83.2     148.0                          
    0:00:17   13142.3      3.59      83.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:17   13144.8      3.58      83.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:17   13144.3      3.58      83.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:17   13155.8      3.57      82.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:17   13165.2      3.56      82.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:17   13169.0      3.54      82.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:17   13184.2      3.53      82.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:17   13184.2      3.53      82.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13179.7      3.52      82.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13181.4      3.51      82.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13183.2      3.51      82.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13185.2      3.51      82.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13185.0      3.51      82.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13188.3      3.50      82.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13188.3      3.50      82.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13187.8      3.50      82.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13190.3      3.50      82.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:18   13190.6      3.50      82.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13189.3      3.50      82.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13190.3      3.50      82.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13191.1      3.50      82.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13195.9      3.47      82.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13193.4      3.46      82.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13193.6      3.46      82.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13198.5      3.46      82.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13198.5      3.45      81.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:19   13199.0      3.45      81.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13203.0      3.43      81.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13214.7      3.42      81.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13223.6      3.40      80.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13241.2      3.38      82.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13248.5      3.37      82.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13252.6      3.37      82.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13268.6      3.37      82.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13288.2      3.36      84.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13303.4      3.36      84.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13306.5      3.35      84.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13296.6      3.35      84.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13294.5      3.35      84.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:20   13297.8      3.34      84.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:21   13296.1      3.33      83.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:21   13297.3      3.33      83.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:21   13297.6      3.33      83.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:21   13297.3      3.33      83.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:21   13297.1      3.32      83.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:22   13318.2      3.32      83.6     148.0                          
    0:00:22   13317.7      3.32      83.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:22   13317.9      3.32      83.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:22   13316.9      3.31      83.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:26   13319.4      3.31      83.3     148.0                          
    0:00:26   13319.2      3.31      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:26   13318.9      3.31      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:27   13323.8      3.31      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:27   13327.6      3.31      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:27   13338.7      3.30      83.3     148.0                          
    0:00:28   13342.8      3.30      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:28   13343.1      3.30      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:28   13342.3      3.30      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:28   13342.1      3.30      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:28   13353.7      3.30      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:28   13357.3      3.29      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:28   13355.0      3.29      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:28   13355.0      3.29      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:28   13354.3      3.29      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:29   13354.3      3.29      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:29   13355.5      3.28      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:29   13355.5      3.28      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:29   13365.2      3.28      83.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:32   13485.1      3.28      83.2     148.0                          
    0:00:33   13485.4      3.28      83.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:33   13484.1      3.28      83.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:33   13481.8      3.28      83.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:33   13481.8      3.28      83.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:33   13482.1      3.28      83.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:33   13483.6      3.27      82.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:33   13483.6      3.27      82.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:34   13486.4      3.27      82.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:34   13486.2      3.27      82.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:34   13497.1      3.27      82.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:37   13642.7      3.26      82.6     148.0                          
    0:00:37   13650.8      3.26      82.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:37   13650.8      3.26      82.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:37   13661.0      3.25      82.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:37   13663.3      3.25      82.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:37   13663.3      3.25      82.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:38   13737.2      3.22      81.4     148.0                          
    0:00:38   13747.2      3.22      81.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:38   13750.0      3.22      81.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:38   13750.2      3.22      81.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:38   13752.7      3.22      81.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:38   13752.5      3.22      81.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13752.5      3.21      81.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13779.7      3.21      81.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13806.9      3.21      81.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13808.7      3.21      81.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13808.9      3.21      81.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13816.0      3.21      80.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13817.0      3.20      80.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13823.9      3.20      80.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:39   13827.2      3.19      80.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:40   13829.2      3.19      80.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:40   13827.7      3.19      80.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:40   13827.7      3.19      80.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:40   13828.5      3.19      80.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:41   13832.5      3.19      80.3     148.0                          
    0:00:41   13834.6      3.19      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:42   13834.3      3.19      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:42   13842.7      3.19      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:42   13842.7      3.19      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:42   13842.7      3.18      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:43   13855.7      3.18      80.0     148.0                          
    0:00:43   13858.0      3.18      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13858.0      3.18      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13859.0      3.18      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13861.0      3.18      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13863.0      3.18      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13863.0      3.18      80.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13866.9      3.18      79.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13868.6      3.17      79.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13868.9      3.17      79.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:44   13871.4      3.17      79.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:45   13870.7      3.16      79.5     148.0                          
    0:00:45   13870.4      3.16      79.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:49   13879.6      3.16      79.5     148.0                          
    0:00:49   13879.3      3.16      79.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:50   13878.5      3.16      79.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:50   13879.8      3.16      79.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:50   13887.7      3.16      79.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:50   13888.0      3.16      79.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:50   13890.5      3.15      79.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:51   13893.0      3.15      79.1     148.0                          
    0:00:51   13893.0      3.15      79.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:51   13896.8      3.15      79.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13904.0      3.15      79.0     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13904.0      3.14      78.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13904.0      3.14      78.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13904.0      3.14      78.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13908.0      3.14      78.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13911.3      3.14      78.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13915.4      3.14      78.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13917.4      3.14      78.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:52   13917.4      3.14      78.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:57   13920.5      3.14      78.7     148.0                          
    0:00:57   13920.5      3.14      78.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:57   13929.4      3.14      78.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:01   13950.7      3.14      78.7     148.0                          
    0:01:01   13957.8      3.14      78.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:01   13956.8      3.14      78.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:01   13955.8      3.14      78.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:01   13955.8      3.13      78.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:02   13963.2      3.13      78.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:02   13969.5      3.13      78.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:02   13969.3      3.13      78.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:02   13972.3      3.13      78.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:02   13974.9      3.13      78.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:02   13972.6      3.12      78.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:02   13972.6      3.12      78.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:02   13975.1      3.12      78.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:03   13975.1      3.12      78.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:03   13974.4      3.12      78.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:04   13975.4      3.12      78.1     148.0                          
    0:01:04   13975.9      3.12      78.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:09   14131.2      3.12      78.0     148.0                          
    0:01:09   14130.4      3.11      77.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:09   14130.4      3.11      77.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:09   14132.7      3.11      77.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:10   14132.9      3.11      77.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:16   14134.5      3.11      77.9     148.0                          
    0:01:16   14134.2      3.11      77.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:16   14134.2      3.11      77.9     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:23   14170.8      3.11      77.8     148.0                          
    0:01:23   14160.4      3.11      77.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:23   14159.1      3.11      77.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:23   14163.4      3.10      77.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:25   14163.7      3.10      77.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:25   14163.7      3.10      77.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:25   14165.7      3.10      77.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:25   14170.1      3.10      77.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:25   14173.6      3.10      77.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:32   14174.9      3.10      77.4     148.0                          
    0:01:32   14174.9      3.09      77.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:32   14185.3      3.09      77.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:32   14187.3      3.09      77.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:32   14186.1      3.09      77.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:32   14184.0      3.09      77.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:33   14200.6      3.08      76.8     148.0                          
    0:01:33   14199.8      3.08      76.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:33   14198.5      3.08      76.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:33   14195.7      3.07      76.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:34   14195.2      3.07      76.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:34   14196.7      3.07      76.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:35   14198.8      3.07      76.6     148.0                          
    0:01:35   14199.0      3.07      76.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:35   14207.9      3.07      76.6     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:35   14208.7      3.07      76.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:44   14217.8      3.07      76.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:45   14218.8      3.07      76.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:53   14219.9      3.07      76.5     148.0                          
    0:01:53   14230.5      3.07      76.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:53   14230.8      3.07      76.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:53   14229.0      3.06      76.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:53   14230.0      3.06      76.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:01:53   14229.5      3.06      76.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:04   14230.5      3.06      76.4     148.0                          
    0:02:04   14239.2      3.06      76.4     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:04   14242.5      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:04   14245.0      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:04   14243.0      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:04   14242.7      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:04   14242.7      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:04   14242.7      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14242.7      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14242.7      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14251.9      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14251.6      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14252.9      3.06      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14251.6      3.05      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14263.3      3.05      76.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14262.8      3.05      76.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:05   14262.8      3.05      76.2     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:06   14377.9      3.05      76.2     148.0                          
    0:02:07   14368.0      3.04      76.1     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:07   14357.4      3.03      75.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:07   14374.4      3.02      75.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:07   14383.8      3.01      74.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:08   14381.5      3.00      74.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:08   14381.5      3.00      74.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:08   14383.0      3.00      74.3     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:09   14386.6      3.00      74.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:09   14388.4      3.00      74.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:09   14388.6      3.00      74.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:09   14386.6      3.00      74.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:10   14389.1      3.00      74.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:10   14389.4      3.00      74.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:10   14389.6      3.00      74.8     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:11   14392.9      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:12   14411.0      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:13   14412.5      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:13   14414.5      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:14   14417.1      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:16   14419.4      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:16   14408.2      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:16   14410.0      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:16   14411.2      3.00      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:17   14412.5      2.99      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:17   14414.3      2.99      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:17   14414.5      2.99      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:18   14415.8      2.99      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:18   14416.1      2.99      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:18   14415.8      2.99      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:20   14414.0      2.99      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:20   14412.0      2.99      74.7     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:21   14414.0      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:21   14413.8      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:21   14415.0      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:21   14403.9      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:22   14405.9      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:24   14406.4      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:24   14408.4      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:24   14408.7      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:24   14410.7      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:26   14413.3      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:26   14413.5      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:26   14415.6      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:26   14419.9      2.99      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:27   14422.4      2.98      74.5     148.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:27   14422.4      2.98      74.5     148.0                          
    0:02:28   14380.2      2.98      74.4    2120.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:28   14380.2      2.98      74.4    2120.5                          
    0:02:28   14445.3      2.98      74.4       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:28   14443.0      2.98      74.4       0.0                          
    0:02:28   14467.7      2.98      74.4       0.0                          
    0:02:28   14467.7      2.98      74.4       0.0                          
    0:02:28   14466.6      2.98      74.4       0.0                          
    0:02:28   14464.6      2.98      74.3       0.0                          
    0:02:28   14467.9      2.98      73.9       0.0                          
    0:02:28   14464.4      2.98      73.1       0.0                          
    0:02:28   14456.5      2.98      71.8       0.0                          
    0:02:28   14454.4      2.98      71.7       0.0                          
    0:02:28   14463.8      2.98      71.6       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:28   14463.8      2.98      71.6       0.0                          
    0:02:28   14463.8      2.98      71.6       0.0                          
    0:02:29   14233.6      3.00      72.0       0.0                          
    0:02:29   14213.0      3.00      72.0       0.0                          
    0:02:29   14194.7      3.00      71.9       0.0                          
    0:02:29   14191.1      3.00      71.9       0.0                          
    0:02:29   14187.3      3.00      71.9       0.0                          
    0:02:29   14187.3      3.00      71.9       0.0                          
    0:02:29   14184.8      3.00      71.9       0.0                          
    0:02:29   14142.1      3.00      71.9       0.0                          
    0:02:29   14128.6      3.00      71.9       0.0                          
    0:02:29   14097.1      3.00      71.9       0.0                          
    0:02:29   14092.3      3.00      71.9       0.0                          
    0:02:29   14092.3      3.00      71.9       0.0                          
    0:02:29   14092.3      3.00      71.9       0.0                          
    0:02:29   14092.3      3.00      71.9       0.0                          
    0:02:29   14092.3      3.00      71.9       0.0                          
    0:02:29   14092.5      2.99      71.8       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:29   14090.8      2.99      71.8       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:29   14093.3      2.99      71.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:29   14093.0      2.99      71.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:29   14104.0      2.98      71.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:29   14116.9      2.98      71.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:29   14118.0      2.98      71.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:29   14120.0      2.98      71.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:30   14099.4      2.98      71.7       0.0                          
    0:02:30   14077.8      2.98      71.7       0.0                          
    0:02:30   14070.4      2.98      71.7       0.0                          
    0:02:30   14069.7      2.98      71.7       0.0                          
    0:02:30   14082.4      2.98      71.7       0.0                          
    0:02:30   14082.6      2.98      71.6       0.0                          
    0:02:30   14084.7      2.97      71.5       0.0                          
    0:02:30   14085.4      2.97      71.5       0.0                          
    0:02:30   14085.4      2.97      71.4       0.0                          
    0:02:30   14080.1      2.96      71.3       0.0                          
    0:02:30   14082.1      2.96      71.3       0.0                          
    0:02:30   14082.4      2.96      71.2       0.0                          
    0:02:30   14083.1      2.96      71.2       0.0                          
    0:02:30   14079.3      2.96      70.7       0.0                          
    0:02:30   14079.6      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14079.6      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14079.3      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14078.8      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14081.4      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14081.6      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14082.1      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14082.1      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14085.9      2.96      70.8       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14093.0      2.96      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:31   14093.0      2.95      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:32   14095.1      2.95      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:32   14092.0      2.95      70.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:32   14095.6      2.95      70.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:32   14095.6      2.95      70.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:32   14095.6      2.95      70.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:02:32   14095.6      2.95      70.6       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 16%, Ram Free: 14 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# flatten and recompile design
ungroup -all -flatten
Information: Updating graph... (UID-83)
1
set_optimize_registers true
1
compile -incremental -area_effort high
CPU Load: 16%, Ram Free: 14 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | -gate_clock                                                                       |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 4269                                   |
| Number of User Hierarchies                              | 29                                     |
| Sequential Cell Count                                   | 628                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 29                                     |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 101 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: The register 'u_inert/spi2_vld_reg' will be removed. (OPT-1207)
Information: The register 'u_inert/spi1_vld_reg' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[10]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[9]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[8]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[7]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[6]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[5]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[4]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[3]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[2]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[1]' will be removed. (OPT-1207)
Information: The register 'A2D/brake_reg[0]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_PID/cnt_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[21]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[20]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[19]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[18]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[17]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cnt_reg[16]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[15]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[14]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[13]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[12]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[11]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[10]' will be removed. (OPT-1207)
Information: The register 'u_sensorCondition/cadence1/stbl_cnt_reg[9]' will be removed. (OPT-1207)
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   13757.6      2.81      66.0       2.9                          
    0:00:01   13757.1      2.80      65.8       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:01   13755.0      2.79      65.8       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:01   13754.5      2.79      65.7       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:01   13754.8      2.79      65.6       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:01   13761.6      2.79      65.6       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:01   13761.9      2.79      65.6       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13761.9      2.79      65.6       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13777.9      2.79      65.6       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13780.2      2.78      65.4       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13790.4      2.78      65.4       2.9 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13805.4      2.78      65.3       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13803.6      2.78      65.3       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13803.8      2.78      65.3       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13800.5      2.77      65.2       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13798.2      2.77      65.1       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13798.2      2.77      65.1       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13799.5      2.77      65.1       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13800.5      2.77      65.1       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:02   13806.4      2.77      65.0       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:03   13807.6      2.76      64.9       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:03   13807.6      2.76      64.9       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:03   13808.2      2.76      64.9       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:03   13810.7      2.76      64.9       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:03   13812.7      2.76      64.9       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:03   13812.5      2.76      64.9       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:03   13812.5      2.76      64.9       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:03   13812.7      2.76      64.9       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:04   13814.3      2.76      64.8       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:04   13814.5      2.76      64.8       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:04   13814.5      2.76      64.8       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:04   13812.7      2.76      64.8       2.8 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:05   13822.9      2.75      64.6       2.1 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:05   13842.2      2.74      64.4       2.1 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:05   13832.5      2.72      64.4       2.1 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:06   13832.0      2.72      64.3       2.1 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:06   13835.6      2.71      64.4       2.1                          
    0:00:06   13796.0      2.71      64.4    2376.5                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   13796.0      2.71      64.4    2376.5                          
    0:00:06   13852.9      2.71      64.4       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:06   13864.3      2.71      64.4       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:07   13865.6      2.71      64.4       0.0                          
    0:00:07   13868.9      2.71      64.3       0.0                          
    0:00:07   13868.9      2.71      64.3       0.0                          
    0:00:07   13866.4      2.71      64.2       0.0                          
    0:00:07   13865.3      2.71      64.0       0.0                          
    0:00:07   13863.0      2.71      63.9       0.0                          
    0:00:07   13864.8      2.71      63.7       0.0                          
    0:00:07   13861.3      2.70      63.7       0.0                          
    0:00:07   13861.3      2.70      63.7       0.0                          
    0:00:07   13861.0      2.70      63.7       0.0                          
    0:00:07   13860.5      2.70      63.7       0.0                          
    0:00:08   13861.5      2.70      63.7       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:08   13864.1      2.70      63.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:08   13867.6      2.70      63.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:08   13866.9      2.70      63.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:08   13863.0      2.70      63.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D
    0:00:08   13863.0      2.69      63.6       0.0 u_mtr_drv/pwm0/PWM_sig_reg/D


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 16%, Ram Free: 14 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# optimize netlist area
optimize_netlist -area
Loading db file '/cae/apps/data/synopsys-2024/syn/V-2023.12-SP5/libraries/syn/dw_foundation.sldb'
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 16%, Ram Free: 14 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
Alib files are up-to-date.
Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | V-2023.12-DWBB_202312.5 |     *     |
| Licensed DW Building Blocks        | V-2023.12-DWBB_202312.5 |     *     |
============================================================================


Information: There are 29 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/saed32lvt_tt0p85v25c.db.alib'
Loaded alib file './alib-52/saed32io_wb_tt1p05v25c_2p5v.db.alib' (placeholder)
Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)

  Updating timing information
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)


  Beginning Area Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01   13863.0      2.69      63.6       0.0                           7889884160.0000
    0:00:04   13420.1      2.69      63.2       0.0                           7625462272.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 16%, Ram Free: 14 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# fix any hold time violations
set_fix_hold [get_clocks clk]
1
compile -incremental -only_hold_time
Information: Performing leakage power optimization. (PWR-850)
CPU Load: 16%, Ram Free: 14 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
Alib files are up-to-date.
Warning: Ignoring compile_fix_multiple_port_nets = TRUE. (UIO-60)
Information: Failed to find dw_foundation.sldb in the user defined search_path, load it from 'Synopsys Root'. (UISN-70)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
| Command Line | compile_ultra -no_autoungroup -incremental                                        |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 4044                                   |
| Number of User Hierarchies                              | 29                                     |
| Sequential Cell Count                                   | 597                                    |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 2                                      |
| Number of VT Class                                      | 2                                      |
| Number of Clocks                                        | 1                                      |
| Number of Dont Touch Cells                              | 0                                      |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 29                                     |
| Design with UPF Data                                    | false                                  |
----------------------------------------------------------------------------------------------------
| Variables                                               | Value                                  |
----------------------------------------------------------------------------------------------------
| set_fix_multiple_port_nets                              | -all -buffer_constants                 |
====================================================================================================

Information: There are 29 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition tt0p85v25c set on design eBike has different process,
voltage and temperatures parameters than the parameters at which target library 
saed32io_wb_tt1p05v25c_2p5v is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_LVT' in the library 'saed32lvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

Threshold voltage group cell usage:
>> saed32cell_lvt 100.00%, saed32cell_svt 0.00%

  Beginning Mapping Optimizations  (Incremental)
  -------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:00   13420.1      2.69      63.2       0.0                           7624143872.0000      0.00  
    0:00:00   13420.1      2.69      63.2       0.0                           7624143872.0000      0.00  
    0:00:00   13388.1      2.69      63.2    1405.5                           7617161728.0000      0.00  


  Beginning Design Rule Fixing  (min_path)  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                            
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE   MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER      COST    
  --------- --------- --------- --------- --------- ------------------------- --------- -----------
    0:00:00   13388.1      2.69      63.2    1405.5                           7617161728.0000     -5.64  
    0:00:00   13388.1      2.69      63.2    1405.5                           7617161728.0000     -5.64  
    0:00:05   13427.7      2.69      63.1    1405.5                           7634451456.0000     -5.64  
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
    0:00:06   13842.5      2.69      63.1    1405.5                           6828050432.0000      0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
CPU Load: 16%, Ram Free: 14 GB, Swap Free: 0 GB, Work Disk Free: 26 GB, Tmp Disk Free: 818 GB
Information: Total number of MV cells in the design.
----------------------------------------------------------------------------------------------------
 MV Cells                                           Total Number                                   
----------------------------------------------------------------------------------------------------
 Level Shifter:                                     0                                             
 Enable Level Shifter:                              0                                             
 Isolation Cell:                                    0                                             
 Retention Cell:                                    0                                             
 Retention Clamp Cell:                              0                                             
 Switch Cell:                                       0                                             
 Always-On Cell:                                    0                                             
 Repeater Cell:                                     0                                             

----------------------------------------------------------------------------------------------------
Unmapped MV Cells 
----------------------------------------------------------------------------------------------------
0 Isolation Cells are unmapped 
0 Retention Clamp Cells are unmapped 
----------------------------------------------------------------------------------------------------
1
# area and timing reports
report_timing -delay max -nworst 5
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
Design : eBike
Version: V-2023.12-SP5
Date   : Sun Apr 27 14:40:51 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: u_inert/integrator/roll_int_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_mtr_drv/pwm0/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_inert/integrator/roll_int_reg[22]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_inert/integrator/roll_int_reg[22]/Q (DFFARX1_LVT)     0.09       0.09 f
  u_inert/integrator/U35/Y (NAND2X0_LVT)                  0.03       0.12 r
  u_inert/integrator/U23/Y (NAND3X0_LVT)                  0.03       0.15 f
  u_inert/integrator/U33/Y (AND2X1_LVT)                   0.05       0.21 f
  u_inert/integrator/U15/Y (AND2X1_LVT)                   0.05       0.25 f
  u_inert/integrator/U11/Y (AND4X1_LVT)                   0.05       0.31 f
  u_inert/integrator/U10/Y (AND2X1_LVT)                   0.05       0.35 f
  U660/Y (NOR2X0_LVT)                                     0.06       0.41 r
  U659/Y (AO21X1_LVT)                                     0.05       0.47 r
  U658/Y (AOI22X1_LVT)                                    0.06       0.53 f
  U661/Y (AND2X1_LVT)                                     0.05       0.58 f
  U123/Y (XOR2X2_LVT)                                     0.07       0.66 f
  u_sensorCondition/drive1/mult_52/S2_2_3/S (FADDX1_LVT)
                                                          0.11       0.77 r
  u_sensorCondition/drive1/mult_52/S2_3_2/CO (FADDX1_LVT)
                                                          0.08       0.85 r
  u_sensorCondition/drive1/mult_52/S2_4_2/S (FADDX1_LVT)
                                                          0.12       0.98 f
  U174/Y (NAND2X0_LVT)                                    0.05       1.02 r
  U175/Y (NAND3X0_LVT)                                    0.04       1.07 f
  u_sensorCondition/drive1/mult_52/U35/Y (AND2X1_LVT)     0.05       1.12 f
  u_sensorCondition/drive1/mult_52/U115/Y (OA21X1_LVT)
                                                          0.05       1.17 f
  u_sensorCondition/drive1/mult_52/S2_7_1/S (FADDX1_LVT)
                                                          0.12       1.29 r
  u_sensorCondition/drive1/mult_52/S4_0/S (FADDX1_LVT)
                                                          0.12       1.41 f
  u_sensorCondition/drive1/mult_52_2/U217/Y (AND2X1_LVT)
                                                          0.06       1.47 f
  u_sensorCondition/drive1/mult_52_2/U103/Y (XOR3X2_LVT)
                                                          0.11       1.58 r
  u_sensorCondition/drive1/mult_52_2/S2_9_2/CO (FADDX1_LVT)
                                                          0.08       1.67 r
  u_sensorCondition/drive1/mult_52_2/S2_10_2/CO (FADDX1_LVT)
                                                          0.10       1.77 r
  u_sensorCondition/drive1/mult_52_2/U30/Y (XOR3X2_LVT)
                                                          0.12       1.88 f
  u_sensorCondition/drive1/mult_52_2/U241/Y (NAND2X0_LVT)
                                                          0.05       1.93 r
  u_sensorCondition/drive1/mult_52_2/U234/Y (NAND3X0_LVT)
                                                          0.05       1.98 f
  u_sensorCondition/drive1/mult_52_2/U211/Y (XOR3X2_LVT)
                                                          0.12       2.09 r
  u_sensorCondition/drive1/mult_52_2/S1_14_0/CO (FADDX1_LVT)
                                                          0.08       2.18 r
  u_sensorCondition/drive1/mult_52_2/U206/Y (AND2X1_LVT)
                                                          0.04       2.22 r
  u_sensorCondition/drive1/mult_52_2/U205/Y (OA22X1_LVT)
                                                          0.05       2.27 r
  u_sensorCondition/drive1/mult_52_2/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       2.35 r
  u_sensorCondition/drive1/mult_52_2/S1_17_0/S (FADDX1_LVT)
                                                          0.11       2.46 f
  u_sensorCondition/drive1/mult_52_3/U210/Y (AND2X1_LVT)
                                                          0.05       2.51 f
  u_sensorCondition/drive1/mult_52_3/U130/Y (XOR3X2_LVT)
                                                          0.11       2.62 r
  u_sensorCondition/drive1/mult_52_3/S1_18_0/CO (FADDX1_LVT)
                                                          0.09       2.71 r
  u_sensorCondition/drive1/mult_52_3/S1_19_0/CO (FADDX1_LVT)
                                                          0.08       2.79 r
  u_sensorCondition/drive1/mult_52_3/U198/CO (FADDX1_LVT)
                                                          0.09       2.88 r
  U669/Y (OR2X1_LVT)                                      0.05       2.93 r
  u_sensorCondition/drive1/mult_52_3/U159/Y (AO22X1_LVT)
                                                          0.05       2.98 r
  u_sensorCondition/drive1/mult_52_3/U132/Y (AO22X1_LVT)
                                                          0.05       3.03 r
  u_sensorCondition/drive1/mult_52_3/U118/Y (NBUFFX2_LVT)
                                                          0.04       3.07 r
  u_sensorCondition/drive1/mult_52_3/U117/Y (AO21X1_LVT)
                                                          0.05       3.12 r
  u_sensorCondition/drive1/mult_52_3/U42/Y (OA22X1_LVT)
                                                          0.05       3.17 r
  u_sensorCondition/drive1/mult_52_3/S1_25_0/CO (FADDX1_LVT)
                                                          0.08       3.25 r
  u_sensorCondition/drive1/mult_52_3/U116/Y (NAND2X0_LVT)
                                                          0.03       3.28 f
  u_sensorCondition/drive1/mult_52_3/U113/Y (AND2X1_LVT)
                                                          0.04       3.32 f
  u_sensorCondition/drive1/mult_52_3/U173/Y (OR3X1_LVT)
                                                          0.05       3.38 f
  u_sensorCondition/drive1/mult_52_3/U209/Y (XOR2X2_LVT)
                                                          0.09       3.46 r
  u_sensorCondition/drive1/U20/Y (NAND2X0_LVT)            0.04       3.50 f
  U35/Y (NAND3X0_LVT)                                     0.04       3.55 r
  u_sensorCondition/sub_59/U12/Y (OR2X2_LVT)              0.05       3.59 r
  u_sensorCondition/sub_59/U65/Y (AND2X1_LVT)             0.05       3.65 r
  u_sensorCondition/sub_59/U13/Y (AND3X1_LVT)             0.05       3.70 r
  u_sensorCondition/sub_59/U83/Y (NAND2X0_LVT)            0.03       3.72 f
  u_sensorCondition/sub_59/U21/Y (AND3X1_LVT)             0.05       3.78 f
  u_sensorCondition/sub_59/U15/Y (XOR2X2_LVT)             0.08       3.86 r
  u_sensorCondition/U31/Y (AND2X1_LVT)                    0.05       3.91 r
  u_PID/sub_98/U49/Y (AOI22X1_LVT)                        0.07       3.98 f
  U99/Y (OAI22X1_LVT)                                     0.06       4.04 r
  u_PID/sub_98/U47/Y (AO21X1_LVT)                         0.04       4.08 r
  U12/Y (XNOR3X2_LVT)                                     0.06       4.14 f
  u_PID/U27/Y (NOR3X0_LVT)                                0.08       4.23 r
  u_PID/U20/Y (NAND4X0_LVT)                               0.04       4.27 f
  U655/Y (AND2X1_LVT)                                     0.06       4.33 f
  u_PID/U77/Y (OA21X1_LVT)                                0.06       4.38 f
  u_PID/add_0_root_add_0_root_add_128_2/U30/Y (OR2X2_LVT)
                                                          0.05       4.43 f
  u_PID/add_0_root_add_0_root_add_128_2/U28/Y (AND3X1_LVT)
                                                          0.05       4.48 f
  u_PID/add_0_root_add_0_root_add_128_2/U29/Y (NAND2X0_LVT)
                                                          0.04       4.52 r
  u_PID/add_0_root_add_0_root_add_128_2/U64/Y (AO21X1_LVT)
                                                          0.05       4.57 r
  u_PID/add_0_root_add_0_root_add_128_2/U63/Y (NAND2X0_LVT)
                                                          0.03       4.60 f
  U148/Y (XOR3X2_LVT)                                     0.07       4.67 r
  u_PID/U37/Y (INVX0_LVT)                                 0.03       4.70 f
  u_PID/U65/Y (AND2X1_LVT)                                0.05       4.75 f
  u_PID/U16/Y (AO21X1_LVT)                                0.04       4.79 f
  u_brushless/U21/Y (AND2X1_LVT)                          0.05       4.84 f
  u_mtr_drv/pwm0/U3/Y (OAI22X1_LVT)                       0.06       4.90 r
  u_mtr_drv/pwm0/U39/Y (NAND4X0_LVT)                      0.04       4.93 f
  u_mtr_drv/pwm0/U49/Y (NAND3X0_LVT)                      0.04       4.97 r
  u_mtr_drv/pwm0/U17/Y (NAND2X0_LVT)                      0.03       5.00 f
  u_mtr_drv/pwm0/PWM_sig_reg/D (DFFARX1_LVT)              0.01       5.01 f
  data arrival time                                                  5.01

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_mtr_drv/pwm0/PWM_sig_reg/CLK (DFFARX1_LVT)            0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_inert/integrator/roll_int_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_mtr_drv/pwm0/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_inert/integrator/roll_int_reg[22]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_inert/integrator/roll_int_reg[22]/Q (DFFARX1_LVT)     0.09       0.09 f
  u_inert/integrator/U35/Y (NAND2X0_LVT)                  0.03       0.12 r
  u_inert/integrator/U23/Y (NAND3X0_LVT)                  0.03       0.15 f
  u_inert/integrator/U33/Y (AND2X1_LVT)                   0.05       0.21 f
  u_inert/integrator/U15/Y (AND2X1_LVT)                   0.05       0.25 f
  u_inert/integrator/U11/Y (AND4X1_LVT)                   0.05       0.31 f
  u_inert/integrator/U10/Y (AND2X1_LVT)                   0.05       0.35 f
  U660/Y (NOR2X0_LVT)                                     0.06       0.41 r
  U659/Y (AO21X1_LVT)                                     0.05       0.47 r
  U658/Y (AOI22X1_LVT)                                    0.06       0.53 f
  U661/Y (AND2X1_LVT)                                     0.05       0.58 f
  U123/Y (XOR2X2_LVT)                                     0.07       0.66 f
  u_sensorCondition/drive1/mult_52/S2_2_3/S (FADDX1_LVT)
                                                          0.11       0.77 r
  u_sensorCondition/drive1/mult_52/S2_3_2/CO (FADDX1_LVT)
                                                          0.08       0.85 r
  u_sensorCondition/drive1/mult_52/S2_4_2/S (FADDX1_LVT)
                                                          0.12       0.98 f
  U174/Y (NAND2X0_LVT)                                    0.05       1.02 r
  U175/Y (NAND3X0_LVT)                                    0.04       1.07 f
  u_sensorCondition/drive1/mult_52/U35/Y (AND2X1_LVT)     0.05       1.12 f
  u_sensorCondition/drive1/mult_52/U115/Y (OA21X1_LVT)
                                                          0.05       1.17 f
  u_sensorCondition/drive1/mult_52/S2_7_1/S (FADDX1_LVT)
                                                          0.12       1.29 r
  u_sensorCondition/drive1/mult_52/S4_0/S (FADDX1_LVT)
                                                          0.12       1.41 f
  u_sensorCondition/drive1/mult_52_2/U217/Y (AND2X1_LVT)
                                                          0.06       1.47 f
  u_sensorCondition/drive1/mult_52_2/U103/Y (XOR3X2_LVT)
                                                          0.11       1.58 r
  u_sensorCondition/drive1/mult_52_2/S2_9_2/CO (FADDX1_LVT)
                                                          0.08       1.67 r
  u_sensorCondition/drive1/mult_52_2/S2_10_2/CO (FADDX1_LVT)
                                                          0.10       1.77 r
  u_sensorCondition/drive1/mult_52_2/U30/Y (XOR3X2_LVT)
                                                          0.12       1.88 f
  u_sensorCondition/drive1/mult_52_2/U241/Y (NAND2X0_LVT)
                                                          0.05       1.93 r
  u_sensorCondition/drive1/mult_52_2/U234/Y (NAND3X0_LVT)
                                                          0.05       1.98 f
  u_sensorCondition/drive1/mult_52_2/U211/Y (XOR3X2_LVT)
                                                          0.12       2.09 r
  u_sensorCondition/drive1/mult_52_2/S1_14_0/CO (FADDX1_LVT)
                                                          0.08       2.18 r
  u_sensorCondition/drive1/mult_52_2/U206/Y (AND2X1_LVT)
                                                          0.04       2.22 r
  u_sensorCondition/drive1/mult_52_2/U205/Y (OA22X1_LVT)
                                                          0.05       2.27 r
  u_sensorCondition/drive1/mult_52_2/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       2.35 r
  u_sensorCondition/drive1/mult_52_2/S1_17_0/S (FADDX1_LVT)
                                                          0.11       2.46 f
  u_sensorCondition/drive1/mult_52_3/U210/Y (AND2X1_LVT)
                                                          0.05       2.51 f
  u_sensorCondition/drive1/mult_52_3/U130/Y (XOR3X2_LVT)
                                                          0.11       2.62 r
  u_sensorCondition/drive1/mult_52_3/S1_18_0/CO (FADDX1_LVT)
                                                          0.09       2.71 r
  u_sensorCondition/drive1/mult_52_3/S1_19_0/CO (FADDX1_LVT)
                                                          0.08       2.79 r
  u_sensorCondition/drive1/mult_52_3/U198/CO (FADDX1_LVT)
                                                          0.09       2.88 r
  U669/Y (OR2X1_LVT)                                      0.05       2.93 r
  u_sensorCondition/drive1/mult_52_3/U159/Y (AO22X1_LVT)
                                                          0.05       2.98 r
  u_sensorCondition/drive1/mult_52_3/U132/Y (AO22X1_LVT)
                                                          0.05       3.03 r
  u_sensorCondition/drive1/mult_52_3/U118/Y (NBUFFX2_LVT)
                                                          0.04       3.07 r
  u_sensorCondition/drive1/mult_52_3/U117/Y (AO21X1_LVT)
                                                          0.05       3.12 r
  u_sensorCondition/drive1/mult_52_3/U42/Y (OA22X1_LVT)
                                                          0.05       3.17 r
  u_sensorCondition/drive1/mult_52_3/S1_25_0/CO (FADDX1_LVT)
                                                          0.08       3.25 r
  u_sensorCondition/drive1/mult_52_3/U116/Y (NAND2X0_LVT)
                                                          0.03       3.28 f
  u_sensorCondition/drive1/mult_52_3/U113/Y (AND2X1_LVT)
                                                          0.04       3.32 f
  u_sensorCondition/drive1/mult_52_3/U173/Y (OR3X1_LVT)
                                                          0.05       3.38 f
  u_sensorCondition/drive1/mult_52_3/U209/Y (XOR2X2_LVT)
                                                          0.09       3.46 r
  u_sensorCondition/drive1/U20/Y (NAND2X0_LVT)            0.04       3.50 f
  U35/Y (NAND3X0_LVT)                                     0.04       3.55 r
  u_sensorCondition/sub_59/U12/Y (OR2X2_LVT)              0.05       3.59 r
  u_sensorCondition/sub_59/U65/Y (AND2X1_LVT)             0.05       3.65 r
  u_sensorCondition/sub_59/U13/Y (AND3X1_LVT)             0.05       3.70 r
  u_sensorCondition/sub_59/U83/Y (NAND2X0_LVT)            0.03       3.72 f
  u_sensorCondition/sub_59/U21/Y (AND3X1_LVT)             0.05       3.78 f
  u_sensorCondition/sub_59/U15/Y (XOR2X2_LVT)             0.08       3.86 r
  u_sensorCondition/U31/Y (AND2X1_LVT)                    0.05       3.91 r
  u_PID/sub_98/U49/Y (AOI22X1_LVT)                        0.07       3.98 f
  U99/Y (OAI22X1_LVT)                                     0.06       4.04 r
  u_PID/sub_98/U43/Y (AO21X1_LVT)                         0.04       4.09 r
  u_PID/sub_98/U45/Y (AO22X1_LVT)                         0.05       4.14 r
  u_PID/sub_98/U19/Y (XOR3X2_LVT)                         0.06       4.19 f
  u_PID/U18/Y (INVX0_LVT)                                 0.04       4.23 r
  u_PID/U24/Y (NAND4X0_LVT)                               0.04       4.27 f
  u_PID/U44/Y (AND2X1_LVT)                                0.05       4.32 f
  u_PID/U51/Y (OA21X1_LVT)                                0.05       4.38 f
  u_PID/add_0_root_add_0_root_add_128_2/U83/Y (OR2X2_LVT)
                                                          0.05       4.43 f
  u_PID/add_0_root_add_0_root_add_128_2/U67/Y (NAND2X0_LVT)
                                                          0.04       4.47 r
  u_PID/add_0_root_add_0_root_add_128_2/U8/Y (AO221X1_LVT)
                                                          0.06       4.53 r
  u_PID/add_0_root_add_0_root_add_128_2/U66/Y (AND2X1_LVT)
                                                          0.04       4.57 r
  u_PID/add_0_root_add_0_root_add_128_2/U63/Y (NAND2X0_LVT)
                                                          0.03       4.60 f
  U148/Y (XOR3X2_LVT)                                     0.07       4.67 r
  u_PID/U37/Y (INVX0_LVT)                                 0.03       4.70 f
  u_PID/U65/Y (AND2X1_LVT)                                0.05       4.75 f
  u_PID/U16/Y (AO21X1_LVT)                                0.04       4.79 f
  u_brushless/U21/Y (AND2X1_LVT)                          0.05       4.84 f
  u_mtr_drv/pwm0/U3/Y (OAI22X1_LVT)                       0.06       4.90 r
  u_mtr_drv/pwm0/U39/Y (NAND4X0_LVT)                      0.04       4.93 f
  u_mtr_drv/pwm0/U49/Y (NAND3X0_LVT)                      0.04       4.97 r
  u_mtr_drv/pwm0/U17/Y (NAND2X0_LVT)                      0.03       5.00 f
  u_mtr_drv/pwm0/PWM_sig_reg/D (DFFARX1_LVT)              0.01       5.01 f
  data arrival time                                                  5.01

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_mtr_drv/pwm0/PWM_sig_reg/CLK (DFFARX1_LVT)            0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_inert/integrator/roll_int_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_mtr_drv/pwm0/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_inert/integrator/roll_int_reg[22]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_inert/integrator/roll_int_reg[22]/Q (DFFARX1_LVT)     0.09       0.09 f
  u_inert/integrator/U35/Y (NAND2X0_LVT)                  0.03       0.12 r
  u_inert/integrator/U23/Y (NAND3X0_LVT)                  0.03       0.15 f
  u_inert/integrator/U33/Y (AND2X1_LVT)                   0.05       0.21 f
  u_inert/integrator/U15/Y (AND2X1_LVT)                   0.05       0.25 f
  u_inert/integrator/U11/Y (AND4X1_LVT)                   0.05       0.31 f
  u_inert/integrator/U10/Y (AND2X1_LVT)                   0.05       0.35 f
  U660/Y (NOR2X0_LVT)                                     0.06       0.41 r
  U665/Y (AO21X1_LVT)                                     0.05       0.47 r
  U664/Y (AOI22X1_LVT)                                    0.06       0.53 f
  U666/Y (AND2X1_LVT)                                     0.05       0.58 f
  U386/SO (HADDX1_LVT)                                    0.07       0.65 f
  u_sensorCondition/drive1/mult_52/S2_2_8/S (FADDX1_LVT)
                                                          0.11       0.77 r
  u_sensorCondition/drive1/mult_52/S2_3_7/S (FADDX1_LVT)
                                                          0.11       0.87 f
  u_sensorCondition/drive1/mult_52/S2_4_6/S (FADDX1_LVT)
                                                          0.11       0.99 r
  u_sensorCondition/drive1/mult_52/S2_5_5/S (FADDX1_LVT)
                                                          0.11       1.10 f
  u_sensorCondition/drive1/mult_52/S2_6_4/S (FADDX1_LVT)
                                                          0.12       1.22 r
  u_sensorCondition/drive1/mult_52/S2_7_3/CO (FADDX1_LVT)
                                                          0.09       1.31 r
  u_sensorCondition/drive1/mult_52/S4_3/S (FADDX1_LVT)
                                                          0.12       1.43 f
  u_sensorCondition/drive1/mult_52/U101/Y (XOR2X2_LVT)
                                                          0.09       1.52 r
  u_sensorCondition/drive1/mult_52/FS_1/U8/Y (XOR3X2_LVT)
                                                          0.12       1.64 f
  u_sensorCondition/drive1/mult_52_2/U169/Y (AND2X1_LVT)
                                                          0.06       1.69 f
  u_sensorCondition/drive1/mult_52_2/U165/Y (XOR3X2_LVT)
                                                          0.11       1.80 f
  u_sensorCondition/drive1/mult_52_2/U55/Y (XOR3X2_LVT)
                                                          0.11       1.92 r
  u_sensorCondition/drive1/mult_52_2/U49/Y (INVX0_LVT)
                                                          0.03       1.95 f
  u_sensorCondition/drive1/mult_52_2/U48/Y (OA21X1_LVT)
                                                          0.05       2.00 f
  u_sensorCondition/drive1/mult_52_2/U46/Y (AO21X1_LVT)
                                                          0.04       2.04 f
  u_sensorCondition/drive1/mult_52_2/U36/Y (OA22X1_LVT)
                                                          0.06       2.10 f
  u_sensorCondition/drive1/mult_52_2/U76/Y (NAND2X0_LVT)
                                                          0.04       2.14 r
  u_sensorCondition/drive1/mult_52_2/U74/Y (NAND3X0_LVT)
                                                          0.04       2.18 f
  u_sensorCondition/drive1/mult_52_2/S2_16_2/S (FADDX1_LVT)
                                                          0.12       2.30 r
  u_sensorCondition/drive1/mult_52_2/S2_17_1/CO (FADDX1_LVT)
                                                          0.08       2.39 r
  u_sensorCondition/drive1/mult_52_2/S2_18_1/CO (FADDX1_LVT)
                                                          0.08       2.47 r
  u_sensorCondition/drive1/mult_52_2/U69/Y (XOR3X2_LVT)
                                                          0.11       2.58 r
  u_sensorCondition/drive1/mult_52_2/S4_0/CO (FADDX1_LVT)
                                                          0.09       2.67 r
  u_sensorCondition/drive1/mult_52_2/U61/Y (XOR2X2_LVT)
                                                          0.08       2.76 f
  u_sensorCondition/drive1/mult_52_3/U158/Y (NAND2X0_LVT)
                                                          0.05       2.80 r
  u_sensorCondition/drive1/mult_52_3/U155/Y (XOR3X2_LVT)
                                                          0.11       2.92 f
  u_sensorCondition/drive1/mult_52_3/U134/Y (INVX0_LVT)
                                                          0.03       2.95 r
  u_sensorCondition/drive1/mult_52_3/U133/Y (NAND2X0_LVT)
                                                          0.03       2.97 f
  u_sensorCondition/drive1/mult_52_3/U132/Y (AO22X1_LVT)
                                                          0.05       3.02 f
  u_sensorCondition/drive1/mult_52_3/U122/Y (OA21X1_LVT)
                                                          0.05       3.07 f
  u_sensorCondition/drive1/mult_52_3/U117/Y (AO21X1_LVT)
                                                          0.04       3.11 f
  u_sensorCondition/drive1/mult_52_3/U42/Y (OA22X1_LVT)
                                                          0.05       3.16 f
  u_sensorCondition/drive1/mult_52_3/S1_25_0/CO (FADDX1_LVT)
                                                          0.08       3.23 f
  u_sensorCondition/drive1/mult_52_3/U116/Y (NAND2X0_LVT)
                                                          0.04       3.28 r
  u_sensorCondition/drive1/mult_52_3/U113/Y (AND2X1_LVT)
                                                          0.04       3.31 r
  u_sensorCondition/drive1/mult_52_3/U173/Y (OR3X1_LVT)
                                                          0.05       3.37 r
  u_sensorCondition/drive1/mult_52_3/U209/Y (XOR2X2_LVT)
                                                          0.09       3.45 f
  u_sensorCondition/drive1/U13/Y (OA21X2_LVT)             0.08       3.53 f
  u_sensorCondition/sub_59/U72/Y (AND2X1_LVT)             0.05       3.58 f
  u_sensorCondition/sub_59/U70/Y (NAND2X0_LVT)            0.04       3.63 r
  U41/Y (NAND3X0_LVT)                                     0.05       3.68 f
  u_sensorCondition/sub_59/U57/Y (NAND2X0_LVT)            0.05       3.74 r
  u_sensorCondition/sub_59/U51/Y (NAND2X0_LVT)            0.03       3.76 f
  u_sensorCondition/sub_59/U33/Y (AO21X1_LVT)             0.05       3.82 f
  u_sensorCondition/sub_59/U22/Y (XOR3X2_LVT)             0.06       3.88 r
  u_sensorCondition/U19/Y (AND2X1_LVT)                    0.05       3.92 r
  u_PID/sub_98/U42/Y (OAI22X1_LVT)                        0.06       3.99 f
  U99/Y (OAI22X1_LVT)                                     0.06       4.04 r
  u_PID/sub_98/U47/Y (AO21X1_LVT)                         0.04       4.08 r
  U12/Y (XNOR3X2_LVT)                                     0.06       4.14 f
  u_PID/U27/Y (NOR3X0_LVT)                                0.08       4.23 r
  u_PID/U20/Y (NAND4X0_LVT)                               0.04       4.27 f
  U655/Y (AND2X1_LVT)                                     0.06       4.33 f
  u_PID/U77/Y (OA21X1_LVT)                                0.06       4.38 f
  u_PID/add_0_root_add_0_root_add_128_2/U30/Y (OR2X2_LVT)
                                                          0.05       4.43 f
  u_PID/add_0_root_add_0_root_add_128_2/U28/Y (AND3X1_LVT)
                                                          0.05       4.48 f
  u_PID/add_0_root_add_0_root_add_128_2/U29/Y (NAND2X0_LVT)
                                                          0.04       4.52 r
  u_PID/add_0_root_add_0_root_add_128_2/U64/Y (AO21X1_LVT)
                                                          0.05       4.57 r
  u_PID/add_0_root_add_0_root_add_128_2/U63/Y (NAND2X0_LVT)
                                                          0.03       4.60 f
  U148/Y (XOR3X2_LVT)                                     0.07       4.67 r
  u_PID/U37/Y (INVX0_LVT)                                 0.03       4.70 f
  u_PID/U65/Y (AND2X1_LVT)                                0.05       4.75 f
  u_PID/U16/Y (AO21X1_LVT)                                0.04       4.79 f
  u_brushless/U21/Y (AND2X1_LVT)                          0.05       4.84 f
  u_mtr_drv/pwm0/U3/Y (OAI22X1_LVT)                       0.06       4.90 r
  u_mtr_drv/pwm0/U39/Y (NAND4X0_LVT)                      0.04       4.93 f
  u_mtr_drv/pwm0/U49/Y (NAND3X0_LVT)                      0.04       4.97 r
  u_mtr_drv/pwm0/U17/Y (NAND2X0_LVT)                      0.03       5.00 f
  u_mtr_drv/pwm0/PWM_sig_reg/D (DFFARX1_LVT)              0.01       5.01 f
  data arrival time                                                  5.01

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_mtr_drv/pwm0/PWM_sig_reg/CLK (DFFARX1_LVT)            0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_inert/integrator/roll_int_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_mtr_drv/pwm0/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_inert/integrator/roll_int_reg[22]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_inert/integrator/roll_int_reg[22]/Q (DFFARX1_LVT)     0.09       0.09 f
  u_inert/integrator/U35/Y (NAND2X0_LVT)                  0.03       0.12 r
  u_inert/integrator/U23/Y (NAND3X0_LVT)                  0.03       0.15 f
  u_inert/integrator/U33/Y (AND2X1_LVT)                   0.05       0.21 f
  u_inert/integrator/U15/Y (AND2X1_LVT)                   0.05       0.25 f
  u_inert/integrator/U11/Y (AND4X1_LVT)                   0.05       0.31 f
  u_inert/integrator/U10/Y (AND2X1_LVT)                   0.05       0.35 f
  U660/Y (NOR2X0_LVT)                                     0.06       0.41 r
  U665/Y (AO21X1_LVT)                                     0.05       0.47 r
  U664/Y (AOI22X1_LVT)                                    0.06       0.53 f
  U666/Y (AND2X1_LVT)                                     0.05       0.58 f
  U386/SO (HADDX1_LVT)                                    0.07       0.65 f
  u_sensorCondition/drive1/mult_52/S2_2_8/S (FADDX1_LVT)
                                                          0.11       0.77 r
  u_sensorCondition/drive1/mult_52/S2_3_7/S (FADDX1_LVT)
                                                          0.11       0.87 f
  u_sensorCondition/drive1/mult_52/S2_4_6/S (FADDX1_LVT)
                                                          0.11       0.99 r
  u_sensorCondition/drive1/mult_52/S2_5_5/S (FADDX1_LVT)
                                                          0.11       1.10 f
  u_sensorCondition/drive1/mult_52/S2_6_4/S (FADDX1_LVT)
                                                          0.12       1.22 r
  u_sensorCondition/drive1/mult_52/S2_7_3/CO (FADDX1_LVT)
                                                          0.09       1.31 r
  u_sensorCondition/drive1/mult_52/S4_3/S (FADDX1_LVT)
                                                          0.12       1.43 f
  u_sensorCondition/drive1/mult_52/U101/Y (XOR2X2_LVT)
                                                          0.09       1.52 r
  u_sensorCondition/drive1/mult_52/FS_1/U8/Y (XOR3X2_LVT)
                                                          0.12       1.64 f
  u_sensorCondition/drive1/mult_52_2/U169/Y (AND2X1_LVT)
                                                          0.06       1.69 f
  u_sensorCondition/drive1/mult_52_2/U165/Y (XOR3X2_LVT)
                                                          0.11       1.80 f
  u_sensorCondition/drive1/mult_52_2/U55/Y (XOR3X2_LVT)
                                                          0.11       1.92 r
  u_sensorCondition/drive1/mult_52_2/U49/Y (INVX0_LVT)
                                                          0.03       1.95 f
  u_sensorCondition/drive1/mult_52_2/U48/Y (OA21X1_LVT)
                                                          0.05       2.00 f
  u_sensorCondition/drive1/mult_52_2/U46/Y (AO21X1_LVT)
                                                          0.04       2.04 f
  u_sensorCondition/drive1/mult_52_2/U36/Y (OA22X1_LVT)
                                                          0.06       2.10 f
  u_sensorCondition/drive1/mult_52_2/U76/Y (NAND2X0_LVT)
                                                          0.04       2.14 r
  u_sensorCondition/drive1/mult_52_2/U74/Y (NAND3X0_LVT)
                                                          0.04       2.18 f
  u_sensorCondition/drive1/mult_52_2/S2_16_2/S (FADDX1_LVT)
                                                          0.12       2.30 r
  u_sensorCondition/drive1/mult_52_2/S2_17_1/CO (FADDX1_LVT)
                                                          0.08       2.39 r
  u_sensorCondition/drive1/mult_52_2/S2_18_1/CO (FADDX1_LVT)
                                                          0.08       2.47 r
  u_sensorCondition/drive1/mult_52_2/U69/Y (XOR3X2_LVT)
                                                          0.11       2.58 r
  u_sensorCondition/drive1/mult_52_2/S4_0/CO (FADDX1_LVT)
                                                          0.09       2.67 r
  u_sensorCondition/drive1/mult_52_2/U61/Y (XOR2X2_LVT)
                                                          0.08       2.76 f
  u_sensorCondition/drive1/mult_52_3/U158/Y (NAND2X0_LVT)
                                                          0.05       2.80 r
  u_sensorCondition/drive1/mult_52_3/U155/Y (XOR3X2_LVT)
                                                          0.11       2.92 f
  u_sensorCondition/drive1/mult_52_3/U134/Y (INVX0_LVT)
                                                          0.03       2.95 r
  u_sensorCondition/drive1/mult_52_3/U133/Y (NAND2X0_LVT)
                                                          0.03       2.97 f
  u_sensorCondition/drive1/mult_52_3/U132/Y (AO22X1_LVT)
                                                          0.05       3.02 f
  u_sensorCondition/drive1/mult_52_3/U122/Y (OA21X1_LVT)
                                                          0.05       3.07 f
  u_sensorCondition/drive1/mult_52_3/U117/Y (AO21X1_LVT)
                                                          0.04       3.11 f
  u_sensorCondition/drive1/mult_52_3/U42/Y (OA22X1_LVT)
                                                          0.05       3.16 f
  u_sensorCondition/drive1/mult_52_3/S1_25_0/CO (FADDX1_LVT)
                                                          0.08       3.23 f
  u_sensorCondition/drive1/mult_52_3/U116/Y (NAND2X0_LVT)
                                                          0.04       3.28 r
  u_sensorCondition/drive1/mult_52_3/U113/Y (AND2X1_LVT)
                                                          0.04       3.31 r
  u_sensorCondition/drive1/mult_52_3/U173/Y (OR3X1_LVT)
                                                          0.05       3.37 r
  u_sensorCondition/drive1/mult_52_3/U209/Y (XOR2X2_LVT)
                                                          0.09       3.45 f
  u_sensorCondition/drive1/U13/Y (OA21X2_LVT)             0.08       3.53 f
  u_sensorCondition/sub_59/U72/Y (AND2X1_LVT)             0.05       3.58 f
  u_sensorCondition/sub_59/U70/Y (NAND2X0_LVT)            0.04       3.63 r
  U41/Y (NAND3X0_LVT)                                     0.05       3.68 f
  u_sensorCondition/sub_59/U57/Y (NAND2X0_LVT)            0.05       3.74 r
  u_sensorCondition/sub_59/U51/Y (NAND2X0_LVT)            0.03       3.76 f
  u_sensorCondition/sub_59/U33/Y (AO21X1_LVT)             0.05       3.82 f
  u_sensorCondition/sub_59/U22/Y (XOR3X2_LVT)             0.06       3.88 r
  u_sensorCondition/U19/Y (AND2X1_LVT)                    0.05       3.92 r
  u_PID/sub_98/U42/Y (OAI22X1_LVT)                        0.06       3.99 f
  U99/Y (OAI22X1_LVT)                                     0.06       4.04 r
  u_PID/sub_98/U43/Y (AO21X1_LVT)                         0.04       4.09 r
  u_PID/sub_98/U45/Y (AO22X1_LVT)                         0.05       4.14 r
  u_PID/sub_98/U19/Y (XOR3X2_LVT)                         0.06       4.19 f
  u_PID/U18/Y (INVX0_LVT)                                 0.04       4.23 r
  u_PID/U24/Y (NAND4X0_LVT)                               0.04       4.27 f
  u_PID/U44/Y (AND2X1_LVT)                                0.05       4.32 f
  u_PID/U51/Y (OA21X1_LVT)                                0.05       4.38 f
  u_PID/add_0_root_add_0_root_add_128_2/U83/Y (OR2X2_LVT)
                                                          0.05       4.43 f
  u_PID/add_0_root_add_0_root_add_128_2/U67/Y (NAND2X0_LVT)
                                                          0.04       4.47 r
  u_PID/add_0_root_add_0_root_add_128_2/U8/Y (AO221X1_LVT)
                                                          0.06       4.53 r
  u_PID/add_0_root_add_0_root_add_128_2/U66/Y (AND2X1_LVT)
                                                          0.04       4.57 r
  u_PID/add_0_root_add_0_root_add_128_2/U63/Y (NAND2X0_LVT)
                                                          0.03       4.60 f
  U148/Y (XOR3X2_LVT)                                     0.07       4.67 r
  u_PID/U37/Y (INVX0_LVT)                                 0.03       4.70 f
  u_PID/U65/Y (AND2X1_LVT)                                0.05       4.75 f
  u_PID/U16/Y (AO21X1_LVT)                                0.04       4.79 f
  u_brushless/U21/Y (AND2X1_LVT)                          0.05       4.84 f
  u_mtr_drv/pwm0/U3/Y (OAI22X1_LVT)                       0.06       4.90 r
  u_mtr_drv/pwm0/U39/Y (NAND4X0_LVT)                      0.04       4.93 f
  u_mtr_drv/pwm0/U49/Y (NAND3X0_LVT)                      0.04       4.97 r
  u_mtr_drv/pwm0/U17/Y (NAND2X0_LVT)                      0.03       5.00 f
  u_mtr_drv/pwm0/PWM_sig_reg/D (DFFARX1_LVT)              0.01       5.01 f
  data arrival time                                                  5.01

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_mtr_drv/pwm0/PWM_sig_reg/CLK (DFFARX1_LVT)            0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_inert/integrator/roll_int_reg[22]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_mtr_drv/pwm0/PWM_sig_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_inert/integrator/roll_int_reg[22]/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_inert/integrator/roll_int_reg[22]/Q (DFFARX1_LVT)     0.09       0.09 f
  u_inert/integrator/U35/Y (NAND2X0_LVT)                  0.03       0.12 r
  u_inert/integrator/U23/Y (NAND3X0_LVT)                  0.03       0.15 f
  u_inert/integrator/U33/Y (AND2X1_LVT)                   0.05       0.21 f
  u_inert/integrator/U15/Y (AND2X1_LVT)                   0.05       0.25 f
  u_inert/integrator/U11/Y (AND4X1_LVT)                   0.05       0.31 f
  u_inert/integrator/U10/Y (AND2X1_LVT)                   0.05       0.35 f
  U660/Y (NOR2X0_LVT)                                     0.06       0.41 r
  U659/Y (AO21X1_LVT)                                     0.05       0.47 r
  U658/Y (AOI22X1_LVT)                                    0.06       0.53 f
  U661/Y (AND2X1_LVT)                                     0.05       0.58 f
  U123/Y (XOR2X2_LVT)                                     0.07       0.66 f
  u_sensorCondition/drive1/mult_52/S2_2_3/S (FADDX1_LVT)
                                                          0.11       0.77 r
  u_sensorCondition/drive1/mult_52/S2_3_2/CO (FADDX1_LVT)
                                                          0.08       0.85 r
  u_sensorCondition/drive1/mult_52/S2_4_2/S (FADDX1_LVT)
                                                          0.12       0.98 f
  U174/Y (NAND2X0_LVT)                                    0.05       1.02 r
  U175/Y (NAND3X0_LVT)                                    0.04       1.07 f
  u_sensorCondition/drive1/mult_52/U35/Y (AND2X1_LVT)     0.05       1.12 f
  u_sensorCondition/drive1/mult_52/U115/Y (OA21X1_LVT)
                                                          0.05       1.17 f
  u_sensorCondition/drive1/mult_52/S2_7_1/S (FADDX1_LVT)
                                                          0.12       1.29 r
  u_sensorCondition/drive1/mult_52/S4_0/S (FADDX1_LVT)
                                                          0.12       1.41 f
  u_sensorCondition/drive1/mult_52_2/U217/Y (AND2X1_LVT)
                                                          0.06       1.47 f
  u_sensorCondition/drive1/mult_52_2/U103/Y (XOR3X2_LVT)
                                                          0.11       1.58 r
  u_sensorCondition/drive1/mult_52_2/S2_9_2/CO (FADDX1_LVT)
                                                          0.08       1.67 r
  u_sensorCondition/drive1/mult_52_2/S2_10_2/CO (FADDX1_LVT)
                                                          0.10       1.77 r
  u_sensorCondition/drive1/mult_52_2/U30/Y (XOR3X2_LVT)
                                                          0.12       1.88 f
  u_sensorCondition/drive1/mult_52_2/U241/Y (NAND2X0_LVT)
                                                          0.05       1.93 r
  u_sensorCondition/drive1/mult_52_2/U234/Y (NAND3X0_LVT)
                                                          0.05       1.98 f
  u_sensorCondition/drive1/mult_52_2/U211/Y (XOR3X2_LVT)
                                                          0.12       2.09 r
  u_sensorCondition/drive1/mult_52_2/S1_14_0/CO (FADDX1_LVT)
                                                          0.08       2.18 r
  u_sensorCondition/drive1/mult_52_2/U206/Y (AND2X1_LVT)
                                                          0.04       2.22 r
  u_sensorCondition/drive1/mult_52_2/U205/Y (OA22X1_LVT)
                                                          0.05       2.27 r
  u_sensorCondition/drive1/mult_52_2/S1_16_0/CO (FADDX1_LVT)
                                                          0.08       2.35 r
  u_sensorCondition/drive1/mult_52_2/S1_17_0/S (FADDX1_LVT)
                                                          0.11       2.46 f
  u_sensorCondition/drive1/mult_52_3/U210/Y (AND2X1_LVT)
                                                          0.05       2.51 f
  u_sensorCondition/drive1/mult_52_3/U130/Y (XOR3X2_LVT)
                                                          0.11       2.62 r
  u_sensorCondition/drive1/mult_52_3/S1_18_0/CO (FADDX1_LVT)
                                                          0.09       2.71 r
  u_sensorCondition/drive1/mult_52_3/S1_19_0/CO (FADDX1_LVT)
                                                          0.08       2.79 r
  u_sensorCondition/drive1/mult_52_3/U198/CO (FADDX1_LVT)
                                                          0.09       2.88 r
  U669/Y (OR2X1_LVT)                                      0.05       2.93 r
  u_sensorCondition/drive1/mult_52_3/U159/Y (AO22X1_LVT)
                                                          0.05       2.98 r
  u_sensorCondition/drive1/mult_52_3/U132/Y (AO22X1_LVT)
                                                          0.05       3.03 r
  u_sensorCondition/drive1/mult_52_3/U118/Y (NBUFFX2_LVT)
                                                          0.04       3.07 r
  u_sensorCondition/drive1/mult_52_3/U117/Y (AO21X1_LVT)
                                                          0.05       3.12 r
  u_sensorCondition/drive1/mult_52_3/U42/Y (OA22X1_LVT)
                                                          0.05       3.17 r
  u_sensorCondition/drive1/mult_52_3/S1_25_0/CO (FADDX1_LVT)
                                                          0.08       3.25 r
  u_sensorCondition/drive1/mult_52_3/U116/Y (NAND2X0_LVT)
                                                          0.03       3.28 f
  u_sensorCondition/drive1/mult_52_3/U113/Y (AND2X1_LVT)
                                                          0.04       3.32 f
  u_sensorCondition/drive1/mult_52_3/U173/Y (OR3X1_LVT)
                                                          0.05       3.38 f
  u_sensorCondition/drive1/mult_52_3/U209/Y (XOR2X2_LVT)
                                                          0.09       3.46 r
  u_sensorCondition/drive1/U20/Y (NAND2X0_LVT)            0.04       3.50 f
  U35/Y (NAND3X0_LVT)                                     0.04       3.55 r
  u_sensorCondition/sub_59/U12/Y (OR2X2_LVT)              0.05       3.59 r
  u_sensorCondition/sub_59/U65/Y (AND2X1_LVT)             0.05       3.65 r
  u_sensorCondition/sub_59/U13/Y (AND3X1_LVT)             0.05       3.70 r
  u_sensorCondition/sub_59/U83/Y (NAND2X0_LVT)            0.03       3.72 f
  u_sensorCondition/sub_59/U21/Y (AND3X1_LVT)             0.05       3.78 f
  u_sensorCondition/sub_59/U15/Y (XOR2X2_LVT)             0.08       3.86 r
  u_sensorCondition/U31/Y (AND2X1_LVT)                    0.05       3.91 r
  u_PID/sub_98/U49/Y (AOI22X1_LVT)                        0.07       3.98 f
  U99/Y (OAI22X1_LVT)                                     0.06       4.04 r
  u_PID/sub_98/U47/Y (AO21X1_LVT)                         0.04       4.08 r
  U12/Y (XNOR3X2_LVT)                                     0.06       4.14 f
  u_PID/U27/Y (NOR3X0_LVT)                                0.08       4.23 r
  u_PID/U20/Y (NAND4X0_LVT)                               0.04       4.27 f
  U655/Y (AND2X1_LVT)                                     0.06       4.33 f
  u_PID/U77/Y (OA21X1_LVT)                                0.06       4.38 f
  u_PID/add_0_root_add_0_root_add_128_2/U42/Y (NAND2X0_LVT)
                                                          0.05       4.43 r
  u_PID/add_0_root_add_0_root_add_128_2/U36/Y (NAND2X0_LVT)
                                                          0.04       4.47 f
  u_PID/add_0_root_add_0_root_add_128_2/U11/Y (AO221X1_LVT)
                                                          0.08       4.55 f
  u_PID/add_0_root_add_0_root_add_128_2/U15/Y (NAND3X0_LVT)
                                                          0.03       4.58 r
  u_PID/add_0_root_add_0_root_add_128_2/U13/Y (NAND3X0_LVT)
                                                          0.04       4.62 f
  u_PID/add_0_root_add_0_root_add_128_2/U14/Y (XOR3X2_LVT)
                                                          0.07       4.69 r
  u_PID/U65/Y (AND2X1_LVT)                                0.05       4.74 r
  u_PID/U16/Y (AO21X1_LVT)                                0.04       4.78 r
  u_brushless/U21/Y (AND2X1_LVT)                          0.05       4.83 r
  U49/Y (OA22X1_LVT)                                      0.05       4.88 r
  U97/Y (AND3X1_LVT)                                      0.04       4.92 r
  u_mtr_drv/pwm0/U18/Y (NAND3X0_LVT)                      0.03       4.96 f
  u_mtr_drv/pwm0/U17/Y (NAND2X0_LVT)                      0.04       4.99 r
  u_mtr_drv/pwm0/PWM_sig_reg/D (DFFARX1_LVT)              0.01       5.01 r
  data arrival time                                                  5.01

  clock clk (rise edge)                                   2.50       2.50
  clock network delay (ideal)                             0.00       2.50
  clock uncertainty                                      -0.15       2.35
  u_mtr_drv/pwm0/PWM_sig_reg/CLK (DFFARX1_LVT)            0.00       2.35 r
  library setup time                                     -0.03       2.32
  data required time                                                 2.32
  --------------------------------------------------------------------------
  data required time                                                 2.32
  data arrival time                                                 -5.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


1
report_timing -delay min -nworst 5
 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 5
        -max_paths 5
Design : eBike
Version: V-2023.12-SP5
Date   : Sun Apr 27 14:40:51 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: A2D/channel_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A2D/channel_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/channel_reg[0]/CLK (DFFARX1_LVT)                    0.00       0.00 r
  A2D/channel_reg[0]/Q (DFFARX1_LVT)                      0.09       0.09 f
  A2D/U19/Y (AND2X1_LVT)                                  0.04       0.13 f
  A2D/channel_reg[1]/D (DFFARX1_LVT)                      0.01       0.14 f
  data arrival time                                                  0.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  A2D/channel_reg[1]/CLK (DFFARX1_LVT)                    0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_inert/snd_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_inert/SPI/SCLK_div_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_inert/snd_reg/CLK (DFFARX1_LVT)                       0.00       0.00 r
  u_inert/snd_reg/QN (DFFARX1_LVT)                        0.05       0.05 f
  u_inert/SPI/U27/Y (NAND2X0_LVT)                         0.04       0.09 r
  u_inert/SPI/U23/Y (AND2X1_LVT)                          0.04       0.12 r
  u_inert/SPI/SCLK_div_reg[3]/D (DFFARX1_LVT)             0.01       0.13 r
  data arrival time                                                  0.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_inert/SPI/SCLK_div_reg[3]/CLK (DFFARX1_LVT)           0.00       0.15 r
  library hold time                                      -0.02       0.13
  data required time                                                 0.13
  --------------------------------------------------------------------------
  data required time                                                 0.13
  data arrival time                                                 -0.13
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_sensorCondition/meas1/cadence_filt_ff_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/meas1/clk_gate_cnt_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_sensorCondition/meas1/cadence_filt_ff_reg/CLK (DFFARX1_LVT)
                                                          0.00       0.00 r
  u_sensorCondition/meas1/cadence_filt_ff_reg/QN (DFFARX1_LVT)
                                                          0.07       0.07 r
  u_sensorCondition/meas1/U47/Y (AO21X1_LVT)              0.05       0.12 r
  u_sensorCondition/meas1/clk_gate_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_cadence_meas_0)
                                                          0.00       0.12 r
  u_sensorCondition/meas1/clk_gate_cnt_reg/latch/EN (CGLPPRX2_LVT)
                                                          0.01       0.12 r
  data arrival time                                                  0.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/meas1/clk_gate_cnt_reg/latch/CLK (CGLPPRX2_LVT)
                                                          0.00       0.15 r
  clock gating hold time                                 -0.03       0.12
  data required time                                                 0.12
  --------------------------------------------------------------------------
  data required time                                                 0.12
  data arrival time                                                 -0.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: A2D/torque_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_sensorCondition/accum_torque_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  A2D/torque_reg[0]/CLK (DFFARX1_LVT)                     0.00       0.00 r
  A2D/torque_reg[0]/Q (DFFARX1_LVT)                       0.09       0.09 f
  u_sensorCondition/U11/Y (AO22X1_LVT)                    0.05       0.14 f
  u_sensorCondition/accum_torque_reg[4]/D (DFFARX2_LVT)
                                                          0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_sensorCondition/accum_torque_reg[4]/CLK (DFFARX2_LVT)
                                                          0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: u_inert/SPI/shft_reg_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_inert/H_AY_ff_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_inert/SPI/shft_reg_reg[6]/CLK (DFFARX1_LVT)           0.00       0.00 r
  u_inert/SPI/shft_reg_reg[6]/Q (DFFARX1_LVT)             0.09       0.09 f
  U440/Y (NBUFFX2_LVT)                                    0.04       0.13 f
  u_inert/H_AY_ff_reg[6]/D (DFFARX2_LVT)                  0.01       0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  u_inert/H_AY_ff_reg[6]/CLK (DFFARX2_LVT)                0.00       0.15 r
  library hold time                                      -0.01       0.14
  data required time                                                 0.14
  --------------------------------------------------------------------------
  data required time                                                 0.14
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
report_area > ebike_area.txt
write -format verilog -output ebike.vg
Writing verilog file '/filespace/h/hchan54/ece551/ECE551_/ebike.vg'.
1
write_sdc ebike.sdc
1
1
Information: Term was not able to be set up using xterm . Using "xterm" by default instead. (CLE-10)
Warning: Cannot use command line editor for terminal type 'xterm'.  (UI-74)
dc_shell> '			cadence_LU-verilog.pvl
.			cadence_LU-verilog.syn
..			cadence_LU.sv
.git			cadence_filt-verilog.pvl
A2D_INTF.mr		cadence_filt-verilog.syn
A2D_intf-verilog.pvl	cadence_filt.sv
A2D_intf-verilog.syn	cadence_meas-verilog.pvl
A2D_intf.sv		cadence_meas-verilog.syn
A2D_intf.vg		cadence_meas.sv
BRUSHLESS.mr		cksum_dir
CADENCE_FILT.mr		default.svf
CADENCE_LU.mr		desiredDrive-verilog.pvl
CADENCE_MEAS.mr		desiredDrive-verilog.syn
DESIREDDRIVE.mr		desiredDrive.sv
EBIKE.mr		desiredDrive.vg
INCLINE_SAT.mr		eBike-verilog.pvl
INERTIAL_INTEGRATOR.mr	eBike-verilog.syn
INERT_INTF.mr		eBike.dc
MTR_DRV.mr		eBike.log
NONOVERLAP.mr		eBike.sv
PB_INTF.mr		eBike_results.txt
PB_RELEASE.mr		ebike.sdc
PB_intf-verilog.pvl	ebike.vg
PB_intf-verilog.syn	ebike_area.txt
PB_intf.sv		filenames.log
PB_release-verilog.pvl	incline_sat-verilog.pvl
PB_release-verilog.syn	incline_sat-verilog.syn
PB_release.sv		incline_sat.sv
PID-verilog.pvl		inert_intf-verilog.pvl
PID-verilog.syn		inert_intf-verilog.syn
PID.mr			inert_intf.sv
PID.sv			inertial_integrator-verilog.pvl
PWM-verilog.pvl		inertial_integrator-verilog.syn
PWM-verilog.syn		inertial_integrator.sv
PWM.mr			mtr_drv-verilog.pvl
PWM.sv			mtr_drv-verilog.syn
README.md		mtr_drv.sv
RESET_SYNCH.mr		nonoverlap-verilog.pvl
SENSORCONDITION.mr	nonoverlap-verilog.syn
SPI_MNRCH.mr		nonoverlap.sv
SPI_mnrch-verilog.pvl	reset_synch-verilog.pvl
SPI_mnrch-verilog.syn	reset_synch-verilog.syn
SPI_mnrch.sv		reset_synch.sv
TELEMETRY.mr		rtl
UART_TX.mr		scripts
UART_tx-verilog.pvl	sensorCondition-verilog.pvl
UART_tx-verilog.syn	sensorCondition-verilog.syn
UART_tx.sv		sensorCondition.sv
alib-52			synth
area			telemetry-verilog.pvl
brushless-verilog.pvl	telemetry-verilog.syn
brushless-verilog.syn	telemetry.sv
brushless.sv		test
dc_shell> 
