<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\git\TangPrimer25K_brushless\sample\cart\impl\gwsynthesis\tangnano25k_brushless.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\git\TangPrimer25K_brushless\sample\cart\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\git\TangPrimer25K_brushless\sample\cart\src\timing.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep 25 17:55:19 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>776</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>867</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>6</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>controlCLK_s0/Q </td>
</tr>
<tr>
<td>3</td>
<td>n2042_15</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n2042_s8/F </td>
</tr>
<tr>
<td>4</td>
<td>n2045_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n2045_s8/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>124.494(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>AD_CLK_d</td>
<td>100.000(MHz)</td>
<td>201.892(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n2042_15!</h4>
<h4>No timing paths to get frequency of n2045_13!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2042_15</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2042_15</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2045_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n2045_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.820</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_S_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2042_15:[F]</td>
<td>5.000</td>
<td>0.063</td>
<td>3.017</td>
</tr>
<tr>
<td>2</td>
<td>2.010</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_R_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2042_15:[F]</td>
<td>5.000</td>
<td>0.063</td>
<td>2.828</td>
</tr>
<tr>
<td>3</td>
<td>2.010</td>
<td>rotateState_2_s1/Q</td>
<td>HIN_T_s2/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2042_15:[F]</td>
<td>5.000</td>
<td>0.063</td>
<td>2.828</td>
</tr>
<tr>
<td>4</td>
<td>3.408</td>
<td>rotateState_2_s1/Q</td>
<td>_LT_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2045_13:[F]</td>
<td>5.000</td>
<td>0.212</td>
<td>1.281</td>
</tr>
<tr>
<td>5</td>
<td>3.594</td>
<td>rotateState_1_s1/Q</td>
<td>_LS_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2045_13:[F]</td>
<td>5.000</td>
<td>0.222</td>
<td>1.085</td>
</tr>
<tr>
<td>6</td>
<td>3.594</td>
<td>rotateState_1_s1/Q</td>
<td>_LR_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>n2045_13:[F]</td>
<td>5.000</td>
<td>0.222</td>
<td>1.085</td>
</tr>
<tr>
<td>7</td>
<td>5.047</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_7_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>4.550</td>
</tr>
<tr>
<td>8</td>
<td>5.047</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_8_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>4.550</td>
</tr>
<tr>
<td>9</td>
<td>5.047</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_9_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>4.550</td>
</tr>
<tr>
<td>10</td>
<td>5.047</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_10_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.031</td>
<td>4.550</td>
</tr>
<tr>
<td>11</td>
<td>5.124</td>
<td>n191_s0/DOUT[9]</td>
<td>engine_rev_9_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.030</td>
<td>4.842</td>
</tr>
<tr>
<td>12</td>
<td>5.190</td>
<td>n191_s0/DOUT[8]</td>
<td>engine_rev_8_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.030</td>
<td>4.776</td>
</tr>
<tr>
<td>13</td>
<td>5.203</td>
<td>processCounter_9_s0/Q</td>
<td>dutyPara_1_s0/SET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>4.407</td>
</tr>
<tr>
<td>14</td>
<td>5.215</td>
<td>n191_s0/DOUT[3]</td>
<td>engine_rev_3_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>4.742</td>
</tr>
<tr>
<td>15</td>
<td>5.233</td>
<td>n191_s0/DOUT[11]</td>
<td>engine_rev_11_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>4.723</td>
</tr>
<tr>
<td>16</td>
<td>5.249</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_1_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>4.358</td>
</tr>
<tr>
<td>17</td>
<td>5.249</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_2_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>4.358</td>
</tr>
<tr>
<td>18</td>
<td>5.249</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_3_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>4.358</td>
</tr>
<tr>
<td>19</td>
<td>5.249</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_4_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>4.358</td>
</tr>
<tr>
<td>20</td>
<td>5.249</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_5_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>4.358</td>
</tr>
<tr>
<td>21</td>
<td>5.249</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_6_s0/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.021</td>
<td>4.358</td>
</tr>
<tr>
<td>22</td>
<td>5.270</td>
<td>n191_s0/DOUT[2]</td>
<td>engine_rev_2_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>4.687</td>
</tr>
<tr>
<td>23</td>
<td>5.280</td>
<td>processCounter_9_s0/Q</td>
<td>forcedRotationCounter_0_s2/RESET</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>0.017</td>
<td>4.330</td>
</tr>
<tr>
<td>24</td>
<td>5.305</td>
<td>n191_s0/DOUT[10]</td>
<td>engine_rev_10_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.030</td>
<td>4.662</td>
</tr>
<tr>
<td>25</td>
<td>5.333</td>
<td>n191_s0/DOUT[0]</td>
<td>engine_rev_0_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>4.623</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.072</td>
<td>engine_rev_11_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.407</td>
<td>0.383</td>
</tr>
<tr>
<td>2</td>
<td>0.009</td>
<td>engine_rev_3_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.407</td>
<td>0.464</td>
</tr>
<tr>
<td>3</td>
<td>0.020</td>
<td>vehicle_speed_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.411</td>
<td>0.479</td>
</tr>
<tr>
<td>4</td>
<td>0.028</td>
<td>engine_rev_10_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.404</td>
<td>0.479</td>
</tr>
<tr>
<td>5</td>
<td>0.036</td>
<td>vehicle_speed_2_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.399</td>
<td>0.495</td>
</tr>
<tr>
<td>6</td>
<td>0.083</td>
<td>vehicle_speed_5_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.407</td>
<td>0.538</td>
</tr>
<tr>
<td>7</td>
<td>0.088</td>
<td>vehicle_speed_6_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.402</td>
<td>0.538</td>
</tr>
<tr>
<td>8</td>
<td>0.090</td>
<td>engine_rev_9_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.400</td>
<td>0.538</td>
</tr>
<tr>
<td>9</td>
<td>0.094</td>
<td>vehicle_speed_7_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.402</td>
<td>0.544</td>
</tr>
<tr>
<td>10</td>
<td>0.094</td>
<td>vehicle_speed_8_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.402</td>
<td>0.544</td>
</tr>
<tr>
<td>11</td>
<td>0.096</td>
<td>engine_rev_8_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.400</td>
<td>0.544</td>
</tr>
<tr>
<td>12</td>
<td>0.097</td>
<td>vehicle_speed_3_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.411</td>
<td>0.556</td>
</tr>
<tr>
<td>13</td>
<td>0.099</td>
<td>engine_rev_0_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.407</td>
<td>0.554</td>
</tr>
<tr>
<td>14</td>
<td>0.099</td>
<td>engine_rev_2_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.407</td>
<td>0.554</td>
</tr>
<tr>
<td>15</td>
<td>0.127</td>
<td>engine_rev_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.404</td>
<td>0.579</td>
</tr>
<tr>
<td>16</td>
<td>0.144</td>
<td>engine_rev_6_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.400</td>
<td>0.592</td>
</tr>
<tr>
<td>17</td>
<td>0.145</td>
<td>vehicle_speed_1_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.399</td>
<td>0.592</td>
</tr>
<tr>
<td>18</td>
<td>0.146</td>
<td>engine_rev_4_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.404</td>
<td>0.598</td>
</tr>
<tr>
<td>19</td>
<td>0.150</td>
<td>engine_rev_5_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.400</td>
<td>0.598</td>
</tr>
<tr>
<td>20</td>
<td>0.150</td>
<td>engine_rev_7_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.400</td>
<td>0.598</td>
</tr>
<tr>
<td>21</td>
<td>0.241</td>
<td>vehicle_speed_0_s0/Q</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.405</td>
<td>0.694</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1/Q</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/Q</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0/Q</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_3_s0/Q</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.528</td>
<td>3.528</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>n191_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.578</td>
<td>3.578</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>AD_CLK_d</td>
<td>n191_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.268</td>
<td>3.518</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>HSCounter_4_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.269</td>
<td>3.519</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.269</td>
<td>3.519</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.269</td>
<td>3.519</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_8_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.269</td>
<td>3.519</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.269</td>
<td>3.519</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.269</td>
<td>3.519</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>engine_rev_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.269</td>
<td>3.519</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>AD_CLK_d</td>
<td>accel_6_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2042_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>2.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.832</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C44[2][B]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td>n2031_s7/I0</td>
</tr>
<tr>
<td>3.746</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">n2031_s7/F</td>
</tr>
<tr>
<td>5.482</td>
<td>1.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">HIN_S_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2042_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C42[2][A]</td>
<td>n2042_s8/F</td>
</tr>
<tr>
<td>7.401</td>
<td>2.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2/G</td>
</tr>
<tr>
<td>7.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_S_s2</td>
</tr>
<tr>
<td>7.303</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT15[A]</td>
<td>HIN_S_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.063</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 17.440%; route: 2.124, 70.381%; tC2Q: 0.368, 12.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.401, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2042_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>2.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.832</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C44[2][B]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td>n2029_s8/I1</td>
</tr>
<tr>
<td>3.746</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">n2029_s8/F</td>
</tr>
<tr>
<td>5.292</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT19[A]</td>
<td style=" font-weight:bold;">HIN_R_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2042_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C42[2][A]</td>
<td>n2042_s8/F</td>
</tr>
<tr>
<td>7.401</td>
<td>2.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2/G</td>
</tr>
<tr>
<td>7.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_R_s2</td>
</tr>
<tr>
<td>7.303</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT19[A]</td>
<td>HIN_R_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.063</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 18.612%; route: 1.934, 68.391%; tC2Q: 0.368, 12.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.401, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.303</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2042_15:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>2.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.832</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C44[2][B]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td>n2033_s7/I1</td>
</tr>
<tr>
<td>3.746</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C42[1][B]</td>
<td style=" background: #97FFFF;">n2033_s7/F</td>
</tr>
<tr>
<td>5.292</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[A]</td>
<td style=" font-weight:bold;">HIN_T_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2042_15</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C42[2][A]</td>
<td>n2042_s8/F</td>
</tr>
<tr>
<td>7.401</td>
<td>2.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2/G</td>
</tr>
<tr>
<td>7.366</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>HIN_T_s2</td>
</tr>
<tr>
<td>7.303</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT21[A]</td>
<td>HIN_T_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.063</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 18.612%; route: 1.934, 68.391%; tC2Q: 0.368, 12.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.401, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2045_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.465</td>
<td>2.465</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[2][B]</td>
<td>rotateState_2_s1/CLK</td>
</tr>
<tr>
<td>2.832</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R14C44[2][B]</td>
<td style=" font-weight:bold;">rotateState_2_s1/Q</td>
</tr>
<tr>
<td>3.220</td>
<td>0.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>n2034_s8/I2</td>
</tr>
<tr>
<td>3.746</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" background: #97FFFF;">n2034_s8/F</td>
</tr>
<tr>
<td>3.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td style=" font-weight:bold;">_LT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2045_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][B]</td>
<td>n2045_s8/F</td>
</tr>
<tr>
<td>7.252</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>_LT_s0/G</td>
</tr>
<tr>
<td>7.217</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LT_s0</td>
</tr>
<tr>
<td>7.153</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C42[0][A]</td>
<td>_LT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.212</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.465, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 41.073%; route: 0.387, 30.244%; tC2Q: 0.368, 28.683%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.252, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2045_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C43[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>3.033</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>n2032_s8/I1</td>
</tr>
<tr>
<td>3.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" background: #97FFFF;">n2032_s8/F</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td style=" font-weight:bold;">_LS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2045_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][B]</td>
<td>n2045_s8/F</td>
</tr>
<tr>
<td>7.252</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>_LS_s0/G</td>
</tr>
<tr>
<td>7.217</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LS_s0</td>
</tr>
<tr>
<td>7.153</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[0][A]</td>
<td>_LS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.474, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 48.502%; route: 0.176, 16.244%; tC2Q: 0.382, 35.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.252, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.559</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.153</td>
</tr>
<tr>
<td class="label">From</td>
<td>rotateState_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>_LR_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n2045_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>2.474</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C43[0][B]</td>
<td>rotateState_1_s1/CLK</td>
</tr>
<tr>
<td>2.857</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R14C43[0][B]</td>
<td style=" font-weight:bold;">rotateState_1_s1/Q</td>
</tr>
<tr>
<td>3.033</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td>n2030_s8/I1</td>
</tr>
<tr>
<td>3.559</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td style=" background: #97FFFF;">n2030_s8/F</td>
</tr>
<tr>
<td>3.559</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td style=" font-weight:bold;">_LR_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n2045_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3</td>
<td>R14C44[1][B]</td>
<td>n2045_s8/F</td>
</tr>
<tr>
<td>7.252</td>
<td>2.252</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C44[0][B]</td>
<td>_LR_s0/G</td>
</tr>
<tr>
<td>7.217</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>_LR_s0</td>
</tr>
<tr>
<td>7.153</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C44[0][B]</td>
<td>_LR_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.222</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.474, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 48.502%; route: 0.176, 16.244%; tC2Q: 0.382, 35.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.252, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>7.053</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>forcedRotationCounter_7_s0/CLK</td>
</tr>
<tr>
<td>12.100</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[0][A]</td>
<td>forcedRotationCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 41.648%; route: 2.273, 49.945%; tC2Q: 0.382, 8.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>7.053</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td style=" font-weight:bold;">forcedRotationCounter_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>forcedRotationCounter_8_s0/CLK</td>
</tr>
<tr>
<td>12.100</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[0][B]</td>
<td>forcedRotationCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 41.648%; route: 2.273, 49.945%; tC2Q: 0.382, 8.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>7.053</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>forcedRotationCounter_9_s0/CLK</td>
</tr>
<tr>
<td>12.100</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>forcedRotationCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 41.648%; route: 2.273, 49.945%; tC2Q: 0.382, 8.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>7.053</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td style=" font-weight:bold;">forcedRotationCounter_10_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.472</td>
<td>2.473</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>forcedRotationCounter_10_s0/CLK</td>
</tr>
<tr>
<td>12.100</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C44[1][B]</td>
<td>forcedRotationCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.031</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 41.648%; route: 2.273, 49.945%; tC2Q: 0.382, 8.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.473, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.124</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.329</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.454</td>
</tr>
<tr>
<td class="label">From</td>
<td>n191_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>engine_rev_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>DSP_R19[13][B]</td>
<td>n191_s0/CLK[0]</td>
</tr>
<tr>
<td>6.571</td>
<td>4.083</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">n191_s0/DOUT[9]</td>
</tr>
<tr>
<td>7.329</td>
<td>0.759</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" font-weight:bold;">engine_rev_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>engine_rev_9_s0/CLK</td>
</tr>
<tr>
<td>12.454</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>engine_rev_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.759, 15.671%; tC2Q: 4.083, 84.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.517, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.454</td>
</tr>
<tr>
<td class="label">From</td>
<td>n191_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>engine_rev_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>DSP_R19[13][B]</td>
<td>n191_s0/CLK[0]</td>
</tr>
<tr>
<td>6.540</td>
<td>4.053</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">n191_s0/DOUT[8]</td>
</tr>
<tr>
<td>7.264</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" font-weight:bold;">engine_rev_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>engine_rev_8_s0/CLK</td>
</tr>
<tr>
<td>12.454</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>engine_rev_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 15.153%; tC2Q: 4.053, 84.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.517, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>dutyPara_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.037</td>
<td>1.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>n189_s4/I3</td>
</tr>
<tr>
<td>6.563</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" background: #97FFFF;">n189_s4/F</td>
</tr>
<tr>
<td>6.911</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">dutyPara_1_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.486</td>
<td>2.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>dutyPara_1_s0/CLK</td>
</tr>
<tr>
<td>12.113</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>dutyPara_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.960, 44.470%; route: 2.065, 46.852%; tC2Q: 0.382, 8.678%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.486, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>n191_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>engine_rev_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>DSP_R19[13][B]</td>
<td>n191_s0/CLK[0]</td>
</tr>
<tr>
<td>6.473</td>
<td>3.985</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">n191_s0/DOUT[3]</td>
</tr>
<tr>
<td>7.229</td>
<td>0.756</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" font-weight:bold;">engine_rev_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.508</td>
<td>2.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>engine_rev_3_s0/CLK</td>
</tr>
<tr>
<td>12.444</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>engine_rev_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.756, 15.949%; tC2Q: 3.985, 84.051%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.508, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.211</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>n191_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>engine_rev_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>DSP_R19[13][B]</td>
<td>n191_s0/CLK[0]</td>
</tr>
<tr>
<td>6.590</td>
<td>4.102</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">n191_s0/DOUT[11]</td>
</tr>
<tr>
<td>7.211</td>
<td>0.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" font-weight:bold;">engine_rev_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.508</td>
<td>2.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
<tr>
<td>12.444</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>engine_rev_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.621, 13.153%; tC2Q: 4.102, 86.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.508, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.482</td>
<td>2.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>forcedRotationCounter_1_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[0][A]</td>
<td>forcedRotationCounter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 43.488%; route: 2.080, 47.734%; tC2Q: 0.382, 8.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.482, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td style=" font-weight:bold;">forcedRotationCounter_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.482</td>
<td>2.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>forcedRotationCounter_2_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[0][B]</td>
<td>forcedRotationCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 43.488%; route: 2.080, 47.734%; tC2Q: 0.382, 8.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.482, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.482</td>
<td>2.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>forcedRotationCounter_3_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[1][A]</td>
<td>forcedRotationCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 43.488%; route: 2.080, 47.734%; tC2Q: 0.382, 8.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.482, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td style=" font-weight:bold;">forcedRotationCounter_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.482</td>
<td>2.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>forcedRotationCounter_4_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[1][B]</td>
<td>forcedRotationCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 43.488%; route: 2.080, 47.734%; tC2Q: 0.382, 8.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.482, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td style=" font-weight:bold;">forcedRotationCounter_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.482</td>
<td>2.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>forcedRotationCounter_5_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[2][A]</td>
<td>forcedRotationCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 43.488%; route: 2.080, 47.734%; tC2Q: 0.382, 8.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.482, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.249</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.861</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>6.861</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td style=" font-weight:bold;">forcedRotationCounter_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.482</td>
<td>2.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C43[2][B]</td>
<td>forcedRotationCounter_6_s0/CLK</td>
</tr>
<tr>
<td>12.109</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C43[2][B]</td>
<td>forcedRotationCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 43.488%; route: 2.080, 47.734%; tC2Q: 0.382, 8.778%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.482, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>n191_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>engine_rev_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>DSP_R19[13][B]</td>
<td>n191_s0/CLK[0]</td>
</tr>
<tr>
<td>6.453</td>
<td>3.965</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">n191_s0/DOUT[2]</td>
</tr>
<tr>
<td>7.174</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">engine_rev_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.508</td>
<td>2.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>engine_rev_2_s0/CLK</td>
</tr>
<tr>
<td>12.444</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>engine_rev_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.721, 15.389%; tC2Q: 3.965, 84.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.508, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.113</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.503</td>
<td>2.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>2.886</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">processCounter_9_s0/Q</td>
</tr>
<tr>
<td>3.026</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td>n166_s2/I1</td>
</tr>
<tr>
<td>3.547</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C42[3][A]</td>
<td style=" background: #97FFFF;">n166_s2/F</td>
</tr>
<tr>
<td>3.874</td>
<td>0.327</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][A]</td>
<td>n166_s1/I3</td>
</tr>
<tr>
<td>4.372</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C41[3][A]</td>
<td style=" background: #97FFFF;">n166_s1/F</td>
</tr>
<tr>
<td>4.377</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>n166_s3/I3</td>
</tr>
<tr>
<td>4.792</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">n166_s3/F</td>
</tr>
<tr>
<td>6.042</td>
<td>1.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[2][B]</td>
<td>n272_s2/I3</td>
</tr>
<tr>
<td>6.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R17C43[2][B]</td>
<td style=" background: #97FFFF;">n272_s2/F</td>
</tr>
<tr>
<td>6.833</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td style=" font-weight:bold;">forcedRotationCounter_0_s2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.486</td>
<td>2.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>forcedRotationCounter_0_s2/CLK</td>
</tr>
<tr>
<td>12.113</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C43[1][B]</td>
<td>forcedRotationCounter_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.503, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.895, 43.764%; route: 2.053, 47.402%; tC2Q: 0.382, 8.834%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.486, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.305</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.149</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.454</td>
</tr>
<tr>
<td class="label">From</td>
<td>n191_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>engine_rev_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>DSP_R19[13][B]</td>
<td>n191_s0/CLK[0]</td>
</tr>
<tr>
<td>6.583</td>
<td>4.095</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">n191_s0/DOUT[10]</td>
</tr>
<tr>
<td>7.149</td>
<td>0.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" font-weight:bold;">engine_rev_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
<tr>
<td>12.454</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>engine_rev_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.566, 12.147%; tC2Q: 4.095, 87.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.517, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>n191_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>engine_rev_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>12</td>
<td>DSP_R19[13][B]</td>
<td>n191_s0/CLK[0]</td>
</tr>
<tr>
<td>6.525</td>
<td>4.037</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[13][B]</td>
<td style=" font-weight:bold;">n191_s0/DOUT[0]</td>
</tr>
<tr>
<td>7.111</td>
<td>0.586</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">engine_rev_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>12.508</td>
<td>2.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>engine_rev_0_s0/CLK</td>
</tr>
<tr>
<td>12.444</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>engine_rev_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.487, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.586, 12.680%; tC2Q: 4.037, 87.320%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.508, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.072</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td>engine_rev_11_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C44[2][B]</td>
<td style=" font-weight:bold;">engine_rev_11_s0/Q</td>
</tr>
<tr>
<td>21.376</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
<tr>
<td>21.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td>engine_rev_3_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][B]</td>
<td style=" font-weight:bold;">engine_rev_3_s0/Q</td>
</tr>
<tr>
<td>21.457</td>
<td>0.320</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_37_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
<tr>
<td>21.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_37_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.320, 68.966%; tC2Q: 0.144, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.469</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.990</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td>vehicle_speed_4_s0/CLK</td>
</tr>
<tr>
<td>21.133</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][B]</td>
<td style=" font-weight:bold;">vehicle_speed_4_s0/Q</td>
</tr>
<tr>
<td>21.468</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_59_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
<tr>
<td>21.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C46[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_59_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.990, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
<tr>
<td>21.141</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][B]</td>
<td style=" font-weight:bold;">engine_rev_10_s0/Q</td>
</tr>
<tr>
<td>21.476</td>
<td>0.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
<tr>
<td>21.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.335, 69.937%; tC2Q: 0.144, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.449</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.990</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>vehicle_speed_2_s0/CLK</td>
</tr>
<tr>
<td>21.131</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td style=" font-weight:bold;">vehicle_speed_2_s0/Q</td>
</tr>
<tr>
<td>21.485</td>
<td>0.354</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_57_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0/CLK</td>
</tr>
<tr>
<td>21.424</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
<tr>
<td>21.449</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_57_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.399</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.990, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.354, 71.515%; tC2Q: 0.141, 28.485%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.445</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.990</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[3][B]</td>
<td>vehicle_speed_5_s0/CLK</td>
</tr>
<tr>
<td>21.133</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C44[3][B]</td>
<td style=" font-weight:bold;">vehicle_speed_5_s0/Q</td>
</tr>
<tr>
<td>21.527</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.397</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0/CLK</td>
</tr>
<tr>
<td>21.432</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
<tr>
<td>21.445</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C49[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.990, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 73.234%; tC2Q: 0.144, 26.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.354%; route: 0.722, 51.646%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.088</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>vehicle_speed_6_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td style=" font-weight:bold;">vehicle_speed_6_s0/Q</td>
</tr>
<tr>
<td>21.531</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_61_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.395</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0/CLK</td>
</tr>
<tr>
<td>21.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
<tr>
<td>21.443</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C49[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_61_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 73.234%; tC2Q: 0.144, 26.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.414%; route: 0.720, 51.586%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.090</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.535</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td>engine_rev_9_s0/CLK</td>
</tr>
<tr>
<td>21.141</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][B]</td>
<td style=" font-weight:bold;">engine_rev_9_s0/Q</td>
</tr>
<tr>
<td>21.535</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_43_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0/CLK</td>
</tr>
<tr>
<td>21.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[2][B]</td>
<td>can_controller_i/can_sender_i/data_reg_43_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 73.234%; tC2Q: 0.144, 26.766%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td>vehicle_speed_7_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][B]</td>
<td style=" font-weight:bold;">vehicle_speed_7_s0/Q</td>
</tr>
<tr>
<td>21.538</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_62_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.395</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0/CLK</td>
</tr>
<tr>
<td>21.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
<tr>
<td>21.443</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C49[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_62_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 73.529%; tC2Q: 0.144, 26.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.414%; route: 0.720, 51.586%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.443</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.994</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td>vehicle_speed_8_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C43[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_8_s0/Q</td>
</tr>
<tr>
<td>21.538</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_63_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.395</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C49[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0/CLK</td>
</tr>
<tr>
<td>21.430</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
<tr>
<td>21.443</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C49[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_63_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.402</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.994, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 73.529%; tC2Q: 0.144, 26.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.414%; route: 0.720, 51.586%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.541</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td>engine_rev_8_s0/CLK</td>
</tr>
<tr>
<td>21.141</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C43[3][A]</td>
<td style=" font-weight:bold;">engine_rev_8_s0/Q</td>
</tr>
<tr>
<td>21.541</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_42_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0/CLK</td>
</tr>
<tr>
<td>21.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_42_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 73.529%; tC2Q: 0.144, 26.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.545</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.990</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td>vehicle_speed_3_s0/CLK</td>
</tr>
<tr>
<td>21.133</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_3_s0/Q</td>
</tr>
<tr>
<td>21.545</td>
<td>0.412</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[3][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_58_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[3][A]</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
<tr>
<td>21.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C46[3][A]</td>
<td>can_controller_i/can_sender_i/data_reg_58_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.990, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.412, 74.101%; tC2Q: 0.144, 25.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td>engine_rev_0_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][A]</td>
<td style=" font-weight:bold;">engine_rev_0_s0/Q</td>
</tr>
<tr>
<td>21.547</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
<tr>
<td>21.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 74.007%; tC2Q: 0.144, 25.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.099</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.547</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.448</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td>engine_rev_2_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C44[1][A]</td>
<td style=" font-weight:bold;">engine_rev_2_s0/Q</td>
</tr>
<tr>
<td>21.547</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.400</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0/CLK</td>
</tr>
<tr>
<td>21.435</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
<tr>
<td>21.448</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 74.007%; tC2Q: 0.144, 25.993%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.572</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td>engine_rev_1_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C44[0][B]</td>
<td style=" font-weight:bold;">engine_rev_1_s0/Q</td>
</tr>
<tr>
<td>21.572</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0/CLK</td>
</tr>
<tr>
<td>21.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[3][A]</td>
<td>can_controller_i/can_sender_i/data_reg_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.435, 75.130%; tC2Q: 0.144, 24.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td>engine_rev_6_s0/CLK</td>
</tr>
<tr>
<td>21.141</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][A]</td>
<td style=" font-weight:bold;">engine_rev_6_s0/Q</td>
</tr>
<tr>
<td>21.589</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_40_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0/CLK</td>
</tr>
<tr>
<td>21.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[1][A]</td>
<td>can_controller_i/can_sender_i/data_reg_40_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.448, 75.676%; tC2Q: 0.144, 24.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.582</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.437</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.990</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][A]</td>
<td>vehicle_speed_1_s0/CLK</td>
</tr>
<tr>
<td>21.133</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R23C44[2][A]</td>
<td style=" font-weight:bold;">vehicle_speed_1_s0/Q</td>
</tr>
<tr>
<td>21.581</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0/CLK</td>
</tr>
<tr>
<td>21.424</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
<tr>
<td>21.437</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C47[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.399</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.990, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.448, 75.676%; tC2Q: 0.144, 24.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.632%; route: 0.714, 51.368%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.993</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td>engine_rev_4_s0/CLK</td>
</tr>
<tr>
<td>21.137</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C42[0][A]</td>
<td style=" font-weight:bold;">engine_rev_4_s0/Q</td>
</tr>
<tr>
<td>21.591</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_38_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0/CLK</td>
</tr>
<tr>
<td>21.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[0][A]</td>
<td>can_controller_i/can_sender_i/data_reg_38_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.404</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.993, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.454, 75.920%; tC2Q: 0.144, 24.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td>engine_rev_5_s0/CLK</td>
</tr>
<tr>
<td>21.141</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C43[2][B]</td>
<td style=" font-weight:bold;">engine_rev_5_s0/Q</td>
</tr>
<tr>
<td>21.595</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_39_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0/CLK</td>
</tr>
<tr>
<td>21.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[0][B]</td>
<td>can_controller_i/can_sender_i/data_reg_39_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.454, 75.920%; tC2Q: 0.144, 24.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.595</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>engine_rev_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.997</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td>engine_rev_7_s0/CLK</td>
</tr>
<tr>
<td>21.141</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R21C43[1][A]</td>
<td style=" font-weight:bold;">engine_rev_7_s0/Q</td>
</tr>
<tr>
<td>21.595</td>
<td>0.454</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_41_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.396</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0/CLK</td>
</tr>
<tr>
<td>21.431</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
<tr>
<td>21.444</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C48[1][B]</td>
<td>can_controller_i/can_sender_i/data_reg_41_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.400</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.997, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.454, 75.920%; tC2Q: 0.144, 24.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>vehicle_speed_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>97</td>
<td>R22C44[1][A]</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>20.988</td>
<td>0.988</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>vehicle_speed_0_s0/CLK</td>
</tr>
<tr>
<td>21.132</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">vehicle_speed_0_s0/Q</td>
</tr>
<tr>
<td>21.682</td>
<td>0.550</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/data_reg_55_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0/CLK</td>
</tr>
<tr>
<td>21.428</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
<tr>
<td>21.441</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[2][A]</td>
<td>can_controller_i/can_sender_i/data_reg_55_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.405</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.988, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.550, 79.251%; tC2Q: 0.144, 20.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R17C51[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_0_s1/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s3/I0</td>
</tr>
<tr>
<td>1.671</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/segment_counter_0_s3/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/segment_counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C51[0][A]</td>
<td>can_controller_i/can_synchronizer_i/segment_counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/Q</td>
</tr>
<tr>
<td>1.520</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>can_controller_i/can_synchronizer_i/n95_s1/I0</td>
</tr>
<tr>
<td>1.673</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_synchronizer_i/n95_s1/F</td>
</tr>
<tr>
<td>1.673</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C48[0][A]</td>
<td>can_controller_i/can_synchronizer_i/continuous_of_recessive_level_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.217%; route: 0.697, 50.783%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.538</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C50[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.544</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>can_controller_i/can_sender_i/n1286_s0/I2</td>
</tr>
<tr>
<td>1.697</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n1286_s0/F</td>
</tr>
<tr>
<td>1.697</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C50[1][A]</td>
<td>can_controller_i/can_sender_i/send_error_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_3_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>can_controller_i/can_sender_i/n594_s4/I3</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" background: #97FFFF;">can_controller_i/can_sender_i/n594_s4/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td style=" font-weight:bold;">can_controller_i/can_sender_i/send_error_frame_counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>179</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C48[0][A]</td>
<td>can_controller_i/can_sender_i/send_error_frame_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.528</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n191_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tNET</td>
<td>RR</td>
<td>n191_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.016</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>n191_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.578</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.578</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>n191_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>7.400</td>
<td>2.400</td>
<td>tNET</td>
<td>FF</td>
<td>n191_s0/CLK[0]</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>10.978</td>
<td>0.978</td>
<td>tNET</td>
<td>RR</td>
<td>n191_s0/CLK[0]</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.268</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.518</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>HSCounter_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.520</td>
<td>2.520</td>
<td>tNET</td>
<td>RR</td>
<td>HSCounter_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.038</td>
<td>1.038</td>
<td>tNET</td>
<td>FF</td>
<td>HSCounter_4_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>engine_rev_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>engine_rev_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>engine_rev_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_8_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>engine_rev_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>engine_rev_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>engine_rev_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>engine_rev_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>engine_rev_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accel_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>2.517</td>
<td>2.517</td>
<td>tNET</td>
<td>RR</td>
<td>accel_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>controlCLK_s0/Q</td>
</tr>
<tr>
<td>6.036</td>
<td>1.036</td>
<td>tNET</td>
<td>FF</td>
<td>accel_6_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>179</td>
<td>clk_d</td>
<td>11.967</td>
<td>1.985</td>
</tr>
<tr>
<td>97</td>
<td>AD_CLK_d</td>
<td>1.820</td>
<td>2.633</td>
</tr>
<tr>
<td>37</td>
<td>n576_4</td>
<td>12.812</td>
<td>1.304</td>
</tr>
<tr>
<td>33</td>
<td>n166_7</td>
<td>5.047</td>
<td>1.250</td>
</tr>
<tr>
<td>32</td>
<td>id_reg_0_15</td>
<td>14.760</td>
<td>0.921</td>
</tr>
<tr>
<td>28</td>
<td>send_frame_counter[0]</td>
<td>13.361</td>
<td>1.205</td>
</tr>
<tr>
<td>24</td>
<td>tseg2_cycle_decrement_4_9</td>
<td>14.966</td>
<td>0.692</td>
</tr>
<tr>
<td>21</td>
<td>send_frame_counter[1]</td>
<td>14.246</td>
<td>0.931</td>
</tr>
<tr>
<td>19</td>
<td>n168_6</td>
<td>16.115</td>
<td>0.594</td>
</tr>
<tr>
<td>19</td>
<td>state[2]</td>
<td>16.335</td>
<td>0.960</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R23C41</td>
<td>44.44%</td>
</tr>
<tr>
<td>R23C49</td>
<td>43.06%</td>
</tr>
<tr>
<td>R16C49</td>
<td>41.67%</td>
</tr>
<tr>
<td>R17C49</td>
<td>40.28%</td>
</tr>
<tr>
<td>R20C47</td>
<td>40.28%</td>
</tr>
<tr>
<td>R21C49</td>
<td>40.28%</td>
</tr>
<tr>
<td>R22C51</td>
<td>38.89%</td>
</tr>
<tr>
<td>R23C51</td>
<td>38.89%</td>
</tr>
<tr>
<td>R21C46</td>
<td>38.89%</td>
</tr>
<tr>
<td>R23C47</td>
<td>37.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
