$date
	Sun Oct 23 08:04:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#775850
b10001 &
b10001 %
1$
b10001 !
1"
#775851
0"
#775854
b110100 &
b110100 %
#775858
b11010 &
b11010 %
#775862
b1101 &
b1101 %
#775866
b101000 &
b101000 %
#775870
b10100 &
b10100 %
#775874
b1010 &
b1010 %
#775878
b101 &
b101 %
#775882
b10000 &
b10000 %
#775886
b1000 &
b1000 %
#775890
b100 &
b100 %
#775894
b10 &
b10 %
#775898
b1 &
b1 %
1#
#775902
b0 &
0#
b0 %
0$
#1719932
b1 !
1"
#1719934
b1 &
b1 %
1$
#1719935
0"
#1719938
1#
#1719942
b0 &
0#
b0 %
0$
#2701240
b10110 !
1"
#2701242
b10110 &
b10110 %
1$
#2701243
0"
#2701246
b1011 &
b1011 %
#2701250
b100010 &
b100010 %
#2701254
b10001 &
b10001 %
#2701258
b110100 &
b110100 %
#2701262
b11010 &
b11010 %
#2701266
b1101 &
b1101 %
#2701270
b101000 &
b101000 %
#2701274
b10100 &
b10100 %
#2701278
b1010 &
b1010 %
#2701282
b101 &
b101 %
#2701286
b10000 &
b10000 %
#2701290
b1000 &
b1000 %
#2701294
b100 &
b100 %
#2701298
b10 &
b10 %
#2701302
b1 &
1#
b1 %
#2701306
b0 &
b0 %
0#
0$
#4500012
