6. Write RTL code for designing an 8:1 mux using a for loop.

//SOLUTION//
module mux8to1 (
input  wire [7:0] in,
input  wire [2:0] sel,
output reg        y
);
integer i;
always @(*) begin
  y = 1'b0;                 
  for (i = 0; i < 8; i = i + 1) begin
     if (sel == i[2:0])
          y = in[i];
end
end
endmodule
