// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        impop_41_dout,
        impop_41_empty_n,
        impop_41_read,
        p_read,
        p_read1,
        ltm_in_4199_din,
        ltm_in_4199_full_n,
        ltm_in_4199_write,
        hist_address0,
        hist_ce0,
        hist_q0,
        hist1_address0,
        hist1_ce0,
        hist1_q0,
        hist2_address0,
        hist2_ce0,
        hist2_q0,
        p
);

parameter    ap_ST_fsm_state1 = 141'd1;
parameter    ap_ST_fsm_state2 = 141'd2;
parameter    ap_ST_fsm_state3 = 141'd4;
parameter    ap_ST_fsm_state4 = 141'd8;
parameter    ap_ST_fsm_state5 = 141'd16;
parameter    ap_ST_fsm_state6 = 141'd32;
parameter    ap_ST_fsm_state7 = 141'd64;
parameter    ap_ST_fsm_state8 = 141'd128;
parameter    ap_ST_fsm_state9 = 141'd256;
parameter    ap_ST_fsm_state10 = 141'd512;
parameter    ap_ST_fsm_state11 = 141'd1024;
parameter    ap_ST_fsm_state12 = 141'd2048;
parameter    ap_ST_fsm_state13 = 141'd4096;
parameter    ap_ST_fsm_state14 = 141'd8192;
parameter    ap_ST_fsm_state15 = 141'd16384;
parameter    ap_ST_fsm_state16 = 141'd32768;
parameter    ap_ST_fsm_state17 = 141'd65536;
parameter    ap_ST_fsm_state18 = 141'd131072;
parameter    ap_ST_fsm_state19 = 141'd262144;
parameter    ap_ST_fsm_state20 = 141'd524288;
parameter    ap_ST_fsm_state21 = 141'd1048576;
parameter    ap_ST_fsm_state22 = 141'd2097152;
parameter    ap_ST_fsm_state23 = 141'd4194304;
parameter    ap_ST_fsm_state24 = 141'd8388608;
parameter    ap_ST_fsm_state25 = 141'd16777216;
parameter    ap_ST_fsm_state26 = 141'd33554432;
parameter    ap_ST_fsm_state27 = 141'd67108864;
parameter    ap_ST_fsm_state28 = 141'd134217728;
parameter    ap_ST_fsm_state29 = 141'd268435456;
parameter    ap_ST_fsm_state30 = 141'd536870912;
parameter    ap_ST_fsm_state31 = 141'd1073741824;
parameter    ap_ST_fsm_state32 = 141'd2147483648;
parameter    ap_ST_fsm_state33 = 141'd4294967296;
parameter    ap_ST_fsm_state34 = 141'd8589934592;
parameter    ap_ST_fsm_state35 = 141'd17179869184;
parameter    ap_ST_fsm_state36 = 141'd34359738368;
parameter    ap_ST_fsm_state37 = 141'd68719476736;
parameter    ap_ST_fsm_state38 = 141'd137438953472;
parameter    ap_ST_fsm_state39 = 141'd274877906944;
parameter    ap_ST_fsm_state40 = 141'd549755813888;
parameter    ap_ST_fsm_state41 = 141'd1099511627776;
parameter    ap_ST_fsm_state42 = 141'd2199023255552;
parameter    ap_ST_fsm_state43 = 141'd4398046511104;
parameter    ap_ST_fsm_state44 = 141'd8796093022208;
parameter    ap_ST_fsm_state45 = 141'd17592186044416;
parameter    ap_ST_fsm_state46 = 141'd35184372088832;
parameter    ap_ST_fsm_state47 = 141'd70368744177664;
parameter    ap_ST_fsm_state48 = 141'd140737488355328;
parameter    ap_ST_fsm_state49 = 141'd281474976710656;
parameter    ap_ST_fsm_state50 = 141'd562949953421312;
parameter    ap_ST_fsm_state51 = 141'd1125899906842624;
parameter    ap_ST_fsm_state52 = 141'd2251799813685248;
parameter    ap_ST_fsm_state53 = 141'd4503599627370496;
parameter    ap_ST_fsm_state54 = 141'd9007199254740992;
parameter    ap_ST_fsm_state55 = 141'd18014398509481984;
parameter    ap_ST_fsm_state56 = 141'd36028797018963968;
parameter    ap_ST_fsm_state57 = 141'd72057594037927936;
parameter    ap_ST_fsm_state58 = 141'd144115188075855872;
parameter    ap_ST_fsm_state59 = 141'd288230376151711744;
parameter    ap_ST_fsm_state60 = 141'd576460752303423488;
parameter    ap_ST_fsm_state61 = 141'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 141'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 141'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 141'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 141'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 141'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 141'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 141'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 141'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 141'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 141'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 141'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 141'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 141'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 141'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 141'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 141'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 141'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 141'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 141'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 141'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 141'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 141'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 141'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 141'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 141'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 141'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 141'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 141'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 141'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 141'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 141'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 141'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 141'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 141'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 141'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 141'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 141'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 141'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 141'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 141'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 141'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 141'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 141'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 141'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 141'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 141'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 141'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 141'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 141'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 141'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 141'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 141'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 141'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 141'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 141'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 141'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 141'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 141'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 141'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 141'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 141'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 141'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 141'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 141'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 141'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 141'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 141'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 141'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 141'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 141'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 141'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 141'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 141'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 141'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 141'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 141'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 141'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 141'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 141'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 141'd1393796574908163946345982392040522594123776;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] impop_41_dout;
input   impop_41_empty_n;
output   impop_41_read;
input  [11:0] p_read;
input  [11:0] p_read1;
output  [95:0] ltm_in_4199_din;
input   ltm_in_4199_full_n;
output   ltm_in_4199_write;
output  [11:0] hist_address0;
output   hist_ce0;
input  [31:0] hist_q0;
output  [11:0] hist1_address0;
output   hist1_ce0;
input  [31:0] hist1_q0;
output  [11:0] hist2_address0;
output   hist2_ce0;
input  [31:0] hist2_q0;
input  [31:0] p;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg impop_41_read;
reg ltm_in_4199_write;
reg[11:0] hist_address0;
reg hist_ce0;
reg[11:0] hist1_address0;
reg hist1_ce0;
reg[11:0] hist2_address0;
reg hist2_ce0;

(* fsm_encoding = "none" *) reg   [140:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [23:0] reg_372;
wire    ap_CS_fsm_state12;
wire   [0:0] icmp_ln303_fu_859_p2;
wire    ap_CS_fsm_state140;
wire   [0:0] icmp_ln371_fu_1020_p2;
reg   [23:0] reg_378;
reg   [23:0] reg_384;
reg   [0:0] p_Result_17_reg_1190;
wire   [51:0] trunc_ln574_fu_458_p1;
reg   [51:0] trunc_ln574_reg_1195;
wire   [0:0] icmp_ln580_fu_462_p2;
reg   [0:0] icmp_ln580_reg_1200;
wire   [11:0] F2_fu_468_p2;
reg   [11:0] F2_reg_1207;
wire   [53:0] man_V_2_fu_526_p3;
reg   [53:0] man_V_2_reg_1215;
wire    ap_CS_fsm_state2;
wire  signed [11:0] sh_amt_fu_548_p3;
reg  signed [11:0] sh_amt_reg_1220;
wire   [0:0] icmp_ln591_fu_556_p2;
reg   [0:0] icmp_ln591_reg_1226;
wire   [23:0] trunc_ln592_fu_561_p1;
reg   [23:0] trunc_ln592_reg_1231;
wire   [0:0] icmp_ln612_fu_565_p2;
reg   [0:0] icmp_ln612_reg_1237;
wire   [0:0] and_ln590_fu_582_p2;
reg   [0:0] and_ln590_reg_1242;
wire  signed [23:0] s2_V_fu_676_p3;
reg  signed [23:0] s2_V_reg_1247;
wire    ap_CS_fsm_state3;
wire   [23:0] grp_fu_1030_p2;
reg   [23:0] total_reg_1253;
wire    ap_CS_fsm_state4;
wire   [26:0] ret_V_53_fu_692_p2;
reg   [26:0] ret_V_53_reg_1269;
wire    ap_CS_fsm_state5;
wire   [50:0] r_V_47_fu_704_p2;
reg   [50:0] r_V_47_reg_1274;
wire    ap_CS_fsm_state6;
wire  signed [47:0] grp_fu_1037_p2;
reg  signed [47:0] r_V_reg_1279;
wire    ap_CS_fsm_state7;
reg   [0:0] tmp_104_reg_1285;
wire    ap_CS_fsm_state8;
wire   [0:0] p_Result_s_fu_735_p2;
reg   [0:0] p_Result_s_reg_1301;
wire   [96:0] grp_fu_729_p2;
reg   [96:0] mul_ln1201_reg_1306;
wire    ap_CS_fsm_state9;
reg   [41:0] tmp_106_reg_1311;
reg   [27:0] tmp_reg_1316;
wire    ap_CS_fsm_state10;
wire   [19:0] trunc_ln902_fu_802_p1;
reg   [19:0] trunc_ln902_reg_1321;
wire   [28:0] ret_V_fu_828_p3;
reg   [28:0] ret_V_reg_1326;
wire    ap_CS_fsm_state11;
wire   [30:0] zext_ln882_fu_845_p1;
reg   [30:0] zext_ln882_reg_1331;
reg   [1:0] j_7_reg_1336;
wire   [23:0] sub_ln712_1_fu_876_p2;
reg  signed [23:0] sub_ln712_1_reg_1345;
wire   [23:0] sub_ln712_2_fu_882_p2;
reg  signed [23:0] sub_ln712_2_reg_1350;
wire   [0:0] icmp_ln1552_fu_892_p2;
reg   [0:0] icmp_ln1552_reg_1360;
reg   [23:0] maxValue_V_load_6_reg_1364;
wire    ap_CS_fsm_state14;
reg   [23:0] maxValue_V_load_7_reg_1369;
reg   [23:0] maxValue_V_load_8_reg_1374;
wire    ap_CS_fsm_state57;
wire   [0:0] icmp_ln1552_1_fu_960_p2;
reg   [0:0] icmp_ln1552_1_reg_1384;
wire    ap_CS_fsm_state98;
wire   [0:0] icmp_ln1552_2_fu_980_p2;
reg   [0:0] icmp_ln1552_2_reg_1393;
reg   [10:0] tmp_61_reg_1404;
wire    ap_CS_fsm_state139;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_done;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_idle;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_ready;
wire   [11:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist_address0;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist_ce0;
wire   [11:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist1_address0;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist1_ce0;
wire   [11:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist2_address0;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist2_ce0;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_0_o;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_0_o_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_1_o;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_1_o_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_2_o;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_2_o_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_253_out;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_253_out_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_147_out;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_147_out_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load41_out;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load41_out_ap_vld;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_done;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_idle;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_ready;
wire   [11:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist_address0;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist_ce0;
wire   [11:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist1_address0;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist1_ce0;
wire   [11:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist2_address0;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist2_ce0;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_0_o;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_0_o_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_1_o;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_1_o_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_2_o;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_2_o_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_250_out;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_250_out_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_144_out;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_144_out_ap_vld;
wire   [23:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load38_out;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load38_out_ap_vld;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_done;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_idle;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_ready;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_impop_41_read;
wire   [95:0] grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ltm_in_4199_din;
wire    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ltm_in_4199_write;
wire   [31:0] inv_val_V_fu_952_p1;
reg   [31:0] inv_val_V_1_reg_244;
wire   [31:0] inv_val_V_2_fu_972_p1;
reg   [31:0] inv_val_V_3_reg_256;
wire   [31:0] inv_val_V_4_fu_992_p1;
reg   [31:0] inv_val_V_5_reg_268;
reg    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start_reg;
wire    ap_CS_fsm_state13;
reg   [23:0] minValue_V_0_fu_198;
reg   [23:0] minValue_V_1_fu_202;
reg   [23:0] minValue_V_2_fu_206;
reg    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start_reg;
wire    ap_CS_fsm_state15;
reg   [23:0] maxValue_V_0_fu_210;
reg   [23:0] maxValue_V_1_fu_214;
reg   [23:0] maxValue_V_2_fu_218;
reg   [23:0] maxValue_V_load_250_loc_fu_182;
reg   [23:0] maxValue_V_load_144_loc_fu_178;
reg   [23:0] maxValue_V_load38_loc_fu_174;
reg    grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start_reg;
wire    ap_CS_fsm_state141;
reg   [1:0] j_fu_146;
wire   [1:0] add_ln303_fu_853_p2;
reg   [23:0] maxValue_V_load_fu_150;
wire    ap_CS_fsm_state16;
reg   [23:0] minValue_V_load_fu_154;
reg   [23:0] maxValue_V_load_1_fu_158;
reg   [23:0] minValue_V_load_1_fu_162;
reg   [23:0] maxValue_V_load_2_fu_166;
reg   [23:0] minValue_V_load_2_fu_170;
reg   [11:0] row_V_fu_222;
wire   [11:0] row_V_4_fu_1014_p2;
wire   [63:0] d_fu_341_p1;
wire   [63:0] ireg_fu_428_p1;
wire   [10:0] exp_tmp_fu_444_p4;
wire   [62:0] trunc_ln564_fu_432_p1;
wire   [11:0] zext_ln494_fu_454_p1;
wire   [52:0] p_Result_18_fu_509_p3;
wire   [53:0] zext_ln578_fu_516_p1;
wire   [53:0] man_V_1_fu_520_p2;
wire   [0:0] icmp_ln590_fu_533_p2;
wire   [11:0] add_ln590_fu_538_p2;
wire   [11:0] sub_ln590_fu_543_p2;
wire   [0:0] or_ln591_fu_571_p2;
wire   [0:0] xor_ln591_fu_576_p2;
wire  signed [31:0] sext_ln590_fu_588_p1;
wire   [53:0] zext_ln595_fu_596_p1;
wire   [53:0] ashr_ln595_fu_600_p2;
wire   [31:0] bitcast_ln709_fu_609_p1;
wire   [0:0] tmp_103_fu_612_p3;
wire   [0:0] icmp_ln594_fu_591_p2;
wire   [23:0] trunc_ln595_fu_605_p1;
wire   [23:0] select_ln597_fu_620_p3;
wire   [23:0] sext_ln590cast_fu_636_p1;
wire   [23:0] shl_ln613_fu_640_p2;
wire   [0:0] xor_ln580_fu_652_p2;
wire   [0:0] and_ln591_fu_657_p2;
wire   [23:0] select_ln612_fu_645_p3;
wire   [23:0] select_ln594_fu_628_p3;
wire   [23:0] select_ln591_fu_662_p3;
wire   [23:0] select_ln590_fu_669_p3;
wire  signed [26:0] sext_ln1246_fu_689_p1;
wire   [26:0] r_V_47_fu_704_p0;
wire   [23:0] r_V_47_fu_704_p1;
wire   [50:0] grp_fu_720_p0;
wire   [52:0] grp_fu_720_p1;
wire   [49:0] grp_fu_729_p1;
wire   [96:0] sub_ln1201_fu_750_p2;
wire   [41:0] tmp_105_fu_755_p4;
wire  signed [47:0] sext_ln1201_1_fu_765_p1;
wire  signed [47:0] sext_ln1201_2_fu_769_p1;
wire   [47:0] select_ln1201_fu_772_p3;
wire   [47:0] sub_ln1201_1_fu_779_p2;
wire   [47:0] select_ln1201_1_fu_785_p3;
wire  signed [28:0] sext_ln901_fu_806_p1;
wire   [0:0] icmp_ln902_fu_809_p2;
wire   [28:0] add_ln870_fu_814_p2;
wire   [28:0] select_ln901_fu_820_p3;
wire   [102:0] grp_fu_720_p2;
wire   [24:0] tmp_107_fu_835_p4;
wire  signed [23:0] sub_ln712_fu_870_p2;
wire   [31:0] grp_fu_898_p2;
wire   [31:0] grp_fu_966_p2;
wire   [31:0] grp_fu_986_p2;
wire   [11:0] grp_fu_1030_p0;
wire   [11:0] grp_fu_1030_p1;
wire   [23:0] grp_fu_1037_p1;
reg    grp_fu_898_ap_start;
wire    grp_fu_898_ap_done;
reg    grp_fu_966_ap_start;
wire    grp_fu_966_ap_done;
reg    grp_fu_986_ap_start;
wire    grp_fu_986_ap_done;
reg   [140:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
reg    ap_ST_fsm_state141_blk;
wire   [23:0] grp_fu_1030_p00;
wire   [23:0] grp_fu_1030_p10;
wire   [47:0] grp_fu_1037_p10;
wire   [102:0] grp_fu_720_p00;
wire   [50:0] r_V_47_fu_704_p00;
wire   [50:0] r_V_47_fu_704_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 141'd1;
#0 grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start_reg = 1'b0;
#0 grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start_reg = 1'b0;
#0 grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start_reg = 1'b0;
end

ISPPipeline_accel_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3 grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start),
    .ap_done(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_done),
    .ap_idle(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_idle),
    .ap_ready(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_ready),
    .minValue_V_load_2(reg_384),
    .minValue_V_load_1(reg_378),
    .minValue_V_load(reg_372),
    .hist_address0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist_address0),
    .hist_ce0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist_ce0),
    .hist_q0(hist_q0),
    .hist1_address0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist1_address0),
    .hist1_ce0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist1_ce0),
    .hist1_q0(hist1_q0),
    .hist2_address0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist2_address0),
    .hist2_ce0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist2_ce0),
    .hist2_q0(hist2_q0),
    .j(j_7_reg_1336),
    .conv_i_i1068(ret_V_reg_1326),
    .minValue_V_0_i(minValue_V_0_fu_198),
    .minValue_V_0_o(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_0_o),
    .minValue_V_0_o_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_0_o_ap_vld),
    .minValue_V_1_i(minValue_V_1_fu_202),
    .minValue_V_1_o(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_1_o),
    .minValue_V_1_o_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_1_o_ap_vld),
    .minValue_V_2_i(minValue_V_2_fu_206),
    .minValue_V_2_o(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_2_o),
    .minValue_V_2_o_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_2_o_ap_vld),
    .minValue_V_load_253_out(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_253_out),
    .minValue_V_load_253_out_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_253_out_ap_vld),
    .minValue_V_load_147_out(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_147_out),
    .minValue_V_load_147_out_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_147_out_ap_vld),
    .minValue_V_load41_out(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load41_out),
    .minValue_V_load41_out_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load41_out_ap_vld)
);

ISPPipeline_accel_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4 grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start),
    .ap_done(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_done),
    .ap_idle(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_idle),
    .ap_ready(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_ready),
    .maxValue_V_load_2(maxValue_V_load_8_reg_1374),
    .maxValue_V_load_1(maxValue_V_load_7_reg_1369),
    .maxValue_V_load(maxValue_V_load_6_reg_1364),
    .zext_ln285(total_reg_1253),
    .hist_address0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist_address0),
    .hist_ce0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist_ce0),
    .hist_q0(hist_q0),
    .hist1_address0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist1_address0),
    .hist1_ce0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist1_ce0),
    .hist1_q0(hist1_q0),
    .hist2_address0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist2_address0),
    .hist2_ce0(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist2_ce0),
    .hist2_q0(hist2_q0),
    .j(j_7_reg_1336),
    .conv_i_i988(zext_ln882_reg_1331),
    .maxValue_V_0_i(maxValue_V_0_fu_210),
    .maxValue_V_0_o(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_0_o),
    .maxValue_V_0_o_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_0_o_ap_vld),
    .maxValue_V_1_i(maxValue_V_1_fu_214),
    .maxValue_V_1_o(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_1_o),
    .maxValue_V_1_o_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_1_o_ap_vld),
    .maxValue_V_2_i(maxValue_V_2_fu_218),
    .maxValue_V_2_o(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_2_o),
    .maxValue_V_2_o_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_2_o_ap_vld),
    .maxValue_V_load_250_out(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_250_out),
    .maxValue_V_load_250_out_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_250_out_ap_vld),
    .maxValue_V_load_144_out(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_144_out),
    .maxValue_V_load_144_out_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_144_out_ap_vld),
    .maxValue_V_load38_out(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load38_out),
    .maxValue_V_load38_out_ap_vld(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load38_out_ap_vld)
);

ISPPipeline_accel_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1 grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start),
    .ap_done(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_done),
    .ap_idle(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_idle),
    .ap_ready(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_ready),
    .impop_41_dout(impop_41_dout),
    .impop_41_empty_n(impop_41_empty_n),
    .impop_41_read(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_impop_41_read),
    .ltm_in_4199_din(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ltm_in_4199_din),
    .ltm_in_4199_full_n(ltm_in_4199_full_n),
    .ltm_in_4199_write(grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ltm_in_4199_write),
    .tmp_61(tmp_61_reg_1404),
    .minValue_V_load(reg_372),
    .conv7_i99(inv_val_V_1_reg_244),
    .minValue_V_load_1(reg_378),
    .conv7_i99_1(inv_val_V_3_reg_256),
    .minValue_V_load_2(reg_384),
    .conv7_i99_2(inv_val_V_5_reg_268)
);

ISPPipeline_accel_fpext_32ns_64_1_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_1_no_dsp_1_U501(
    .din0(p),
    .dout(d_fu_341_p1)
);

ISPPipeline_accel_mul_27ns_24ns_51_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 51 ))
mul_27ns_24ns_51_1_1_U502(
    .din0(r_V_47_fu_704_p0),
    .din1(r_V_47_fu_704_p1),
    .dout(r_V_47_fu_704_p2)
);

ISPPipeline_accel_mul_51ns_53ns_103_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 51 ),
    .din1_WIDTH( 53 ),
    .dout_WIDTH( 103 ))
mul_51ns_53ns_103_5_1_U503(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_720_p0),
    .din1(grp_fu_720_p1),
    .ce(1'b1),
    .dout(grp_fu_720_p2)
);

ISPPipeline_accel_mul_48s_50ns_97_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 48 ),
    .din1_WIDTH( 50 ),
    .dout_WIDTH( 97 ))
mul_48s_50ns_97_2_1_U504(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_reg_1279),
    .din1(grp_fu_729_p1),
    .ce(1'b1),
    .dout(grp_fu_729_p2)
);

ISPPipeline_accel_sdiv_38ns_24s_32_42_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 32 ))
sdiv_38ns_24s_32_42_seq_1_U505(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_898_ap_start),
    .done(grp_fu_898_ap_done),
    .din0(38'd68719476736),
    .din1(sub_ln712_fu_870_p2),
    .ce(1'b1),
    .dout(grp_fu_898_p2)
);

ISPPipeline_accel_sdiv_38ns_24s_32_42_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 32 ))
sdiv_38ns_24s_32_42_seq_1_U506(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_966_ap_start),
    .done(grp_fu_966_ap_done),
    .din0(38'd68719476736),
    .din1(sub_ln712_1_reg_1345),
    .ce(1'b1),
    .dout(grp_fu_966_p2)
);

ISPPipeline_accel_sdiv_38ns_24s_32_42_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 42 ),
    .din0_WIDTH( 38 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 32 ))
sdiv_38ns_24s_32_42_seq_1_U507(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_986_ap_start),
    .done(grp_fu_986_ap_done),
    .din0(38'd68719476736),
    .din1(sub_ln712_2_reg_1350),
    .ce(1'b1),
    .dout(grp_fu_986_p2)
);

ISPPipeline_accel_mul_mul_12ns_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mul_mul_12ns_12ns_24_4_1_U508(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1030_p0),
    .din1(grp_fu_1030_p1),
    .ce(1'b1),
    .dout(grp_fu_1030_p2)
);

ISPPipeline_accel_mul_mul_24s_24ns_48_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 48 ))
mul_mul_24s_24ns_48_4_1_U509(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(s2_V_reg_1247),
    .din1(grp_fu_1037_p1),
    .ce(1'b1),
    .dout(grp_fu_1037_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln371_fu_1020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state140))) begin
            grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start_reg <= 1'b1;
        end else if ((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_ready == 1'b1)) begin
            grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln303_fu_859_p2 == 1'd0))) begin
            grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start_reg <= 1'b1;
        end else if ((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_ready == 1'b1)) begin
            grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start_reg <= 1'b1;
        end else if ((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_ready == 1'b1)) begin
            grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_146 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln303_fu_859_p2 == 1'd0))) begin
        j_fu_146 <= add_ln303_fu_853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_0_fu_210 <= 24'd4194272;
    end else if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        maxValue_V_0_fu_210 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_1_fu_214 <= 24'd4194272;
    end else if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        maxValue_V_1_fu_214 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_2_fu_218 <= 24'd4194272;
    end else if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        maxValue_V_2_fu_218 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_load_1_fu_158 <= 24'd4194272;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        maxValue_V_load_1_fu_158 <= maxValue_V_load_144_loc_fu_178;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_load_2_fu_166 <= 24'd4194272;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        maxValue_V_load_2_fu_166 <= maxValue_V_load_250_loc_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_load_fu_150 <= 24'd4194272;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        maxValue_V_load_fu_150 <= maxValue_V_load38_loc_fu_174;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_0_fu_198 <= 24'd16777184;
    end else if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_0_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        minValue_V_0_fu_198 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_0_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_1_fu_202 <= 24'd16777184;
    end else if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        minValue_V_1_fu_202 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_2_fu_206 <= 24'd16777184;
    end else if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
        minValue_V_2_fu_206 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_load_1_fu_162 <= 24'd16777184;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        minValue_V_load_1_fu_162 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_147_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_load_2_fu_170 <= 24'd16777184;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        minValue_V_load_2_fu_170 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load_253_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_load_fu_154 <= 24'd16777184;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        minValue_V_load_fu_154 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_minValue_V_load41_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        row_V_fu_222 <= 12'd0;
    end else if (((icmp_ln371_fu_1020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state140))) begin
        row_V_fu_222 <= row_V_4_fu_1014_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        F2_reg_1207 <= F2_fu_468_p2;
        icmp_ln580_reg_1200 <= icmp_ln580_fu_462_p2;
        p_Result_17_reg_1190 <= ireg_fu_428_p1[32'd63];
        trunc_ln574_reg_1195 <= trunc_ln574_fu_458_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln580_reg_1200 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        and_ln590_reg_1242 <= and_ln590_fu_582_p2;
        icmp_ln591_reg_1226 <= icmp_ln591_fu_556_p2;
        icmp_ln612_reg_1237 <= icmp_ln612_fu_565_p2;
        man_V_2_reg_1215 <= man_V_2_fu_526_p3;
        sh_amt_reg_1220 <= sh_amt_fu_548_p3;
        trunc_ln592_reg_1231 <= trunc_ln592_fu_561_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        icmp_ln1552_1_reg_1384 <= icmp_ln1552_1_fu_960_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        icmp_ln1552_2_reg_1393 <= icmp_ln1552_2_fu_980_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) & (icmp_ln303_fu_859_p2 == 1'd1))) begin
        icmp_ln1552_reg_1360 <= icmp_ln1552_fu_892_p2;
        sub_ln712_1_reg_1345 <= sub_ln712_1_fu_876_p2;
        sub_ln712_2_reg_1350 <= sub_ln712_2_fu_882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1552_reg_1360 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        inv_val_V_1_reg_244 <= inv_val_V_fu_952_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1552_1_reg_1384 == 1'd0) & (1'b1 == ap_CS_fsm_state98))) begin
        inv_val_V_3_reg_256 <= inv_val_V_2_fu_972_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1552_2_reg_1393 == 1'd0) & (1'b1 == ap_CS_fsm_state139))) begin
        inv_val_V_5_reg_268 <= inv_val_V_4_fu_992_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        j_7_reg_1336 <= j_fu_146;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load38_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        maxValue_V_load38_loc_fu_174 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load38_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_144_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        maxValue_V_load_144_loc_fu_178 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_144_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_250_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
        maxValue_V_load_250_loc_fu_182 <= grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_maxValue_V_load_250_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        maxValue_V_load_6_reg_1364 <= maxValue_V_load_fu_150;
        maxValue_V_load_7_reg_1369 <= maxValue_V_load_1_fu_158;
        maxValue_V_load_8_reg_1374 <= maxValue_V_load_2_fu_166;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        mul_ln1201_reg_1306 <= grp_fu_729_p2;
        tmp_106_reg_1311 <= {{grp_fu_729_p2[96:55]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        p_Result_s_reg_1301 <= p_Result_s_fu_735_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        r_V_47_reg_1274 <= r_V_47_fu_704_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        r_V_reg_1279 <= grp_fu_1037_p2;
        tmp_104_reg_1285 <= grp_fu_1037_p2[32'd47];
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln371_fu_1020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state140)) | ((1'b1 == ap_CS_fsm_state12) & (icmp_ln303_fu_859_p2 == 1'd0)))) begin
        reg_372 <= minValue_V_load_fu_154;
        reg_378 <= minValue_V_load_1_fu_162;
        reg_384 <= minValue_V_load_2_fu_170;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ret_V_53_reg_1269 <= ret_V_53_fu_692_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        ret_V_reg_1326 <= ret_V_fu_828_p3;
        zext_ln882_reg_1331[24 : 0] <= zext_ln882_fu_845_p1[24 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        s2_V_reg_1247 <= s2_V_fu_676_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state139)) begin
        tmp_61_reg_1404 <= {{p_read1[11:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        tmp_reg_1316 <= {{select_ln1201_1_fu_785_p3[47:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        total_reg_1253 <= grp_fu_1030_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((p_Result_s_reg_1301 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        trunc_ln902_reg_1321 <= trunc_ln902_fu_802_p1;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

always @ (*) begin
    if ((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_done == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state140_blk = 1'b0;

always @ (*) begin
    if ((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_done == 1'b0)) begin
        ap_ST_fsm_state141_blk = 1'b1;
    end else begin
        ap_ST_fsm_state141_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) | ((icmp_ln371_fu_1020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state140)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln371_fu_1020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1552_fu_892_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln303_fu_859_p2 == 1'd1))) begin
        grp_fu_898_ap_start = 1'b1;
    end else begin
        grp_fu_898_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1552_1_fu_960_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state57))) begin
        grp_fu_966_ap_start = 1'b1;
    end else begin
        grp_fu_966_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1552_2_fu_980_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state98))) begin
        grp_fu_986_ap_start = 1'b1;
    end else begin
        grp_fu_986_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        hist1_address0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist1_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hist1_address0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist1_address0;
    end else begin
        hist1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        hist1_ce0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hist1_ce0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist1_ce0;
    end else begin
        hist1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        hist2_address0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist2_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hist2_address0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist2_address0;
    end else begin
        hist2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        hist2_ce0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hist2_ce0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist2_ce0;
    end else begin
        hist2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        hist_address0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist_address0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hist_address0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist_address0;
    end else begin
        hist_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        hist_ce0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_hist_ce0;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        hist_ce0 = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_hist_ce0;
    end else begin
        hist_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        impop_41_read = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_impop_41_read;
    end else begin
        impop_41_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state141)) begin
        ltm_in_4199_write = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ltm_in_4199_write;
    end else begin
        ltm_in_4199_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((icmp_ln1552_fu_892_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln303_fu_859_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else if (((icmp_ln1552_fu_892_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state12) & (icmp_ln303_fu_859_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            if (((icmp_ln1552_1_fu_960_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state57))) begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            if (((icmp_ln1552_2_fu_980_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state98))) begin
                ap_NS_fsm = ap_ST_fsm_state139;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            if (((icmp_ln371_fu_1020_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state140))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end
        end
        ap_ST_fsm_state141 : begin
            if (((grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state141))) begin
                ap_NS_fsm = ap_ST_fsm_state140;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state141;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_468_p2 = (12'd1075 - zext_ln494_fu_454_p1);

assign add_ln303_fu_853_p2 = (j_fu_146 + 2'd1);

assign add_ln590_fu_538_p2 = ($signed(F2_reg_1207) + $signed(12'd4076));

assign add_ln870_fu_814_p2 = ($signed(sext_ln901_fu_806_p1) + $signed(29'd1));

assign and_ln590_fu_582_p2 = (xor_ln591_fu_576_p2 & icmp_ln590_fu_533_p2);

assign and_ln591_fu_657_p2 = (xor_ln580_fu_652_p2 & icmp_ln591_reg_1226);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state139 = ap_CS_fsm[32'd138];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state140 = ap_CS_fsm[32'd139];

assign ap_CS_fsm_state141 = ap_CS_fsm[32'd140];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ashr_ln595_fu_600_p2 = $signed(man_V_2_reg_1215) >>> zext_ln595_fu_596_p1;

assign bitcast_ln709_fu_609_p1 = p;

assign exp_tmp_fu_444_p4 = {{ireg_fu_428_p1[62:52]}};

assign grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ap_start_reg;

assign grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_319_3_fu_280_ap_start_reg;

assign grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_VITIS_LOOP_329_4_fu_301_ap_start_reg;

assign grp_fu_1030_p0 = grp_fu_1030_p00;

assign grp_fu_1030_p00 = p_read;

assign grp_fu_1030_p1 = grp_fu_1030_p10;

assign grp_fu_1030_p10 = p_read1;

assign grp_fu_1037_p1 = grp_fu_1037_p10;

assign grp_fu_1037_p10 = grp_fu_1030_p2;

assign grp_fu_720_p0 = grp_fu_720_p00;

assign grp_fu_720_p00 = r_V_47_reg_1274;

assign grp_fu_720_p1 = 103'd2882303761517118;

assign grp_fu_729_p1 = 97'd360287970189640;

assign icmp_ln1552_1_fu_960_p2 = ((maxValue_V_load_1_fu_158 == minValue_V_load_1_fu_162) ? 1'b1 : 1'b0);

assign icmp_ln1552_2_fu_980_p2 = ((maxValue_V_load_2_fu_166 == minValue_V_load_2_fu_170) ? 1'b1 : 1'b0);

assign icmp_ln1552_fu_892_p2 = ((maxValue_V_load_fu_150 == minValue_V_load_fu_154) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_859_p2 = ((j_fu_146 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln371_fu_1020_p2 = ((row_V_fu_222 == p_read) ? 1'b1 : 1'b0);

assign icmp_ln580_fu_462_p2 = ((trunc_ln564_fu_432_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln590_fu_533_p2 = (($signed(F2_reg_1207) > $signed(12'd20)) ? 1'b1 : 1'b0);

assign icmp_ln591_fu_556_p2 = ((F2_reg_1207 == 12'd20) ? 1'b1 : 1'b0);

assign icmp_ln594_fu_591_p2 = ((sh_amt_reg_1220 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln612_fu_565_p2 = ((sh_amt_fu_548_p3 < 12'd24) ? 1'b1 : 1'b0);

assign icmp_ln902_fu_809_p2 = ((trunc_ln902_reg_1321 != 20'd0) ? 1'b1 : 1'b0);

assign inv_val_V_2_fu_972_p1 = grp_fu_966_p2[31:0];

assign inv_val_V_4_fu_992_p1 = grp_fu_986_p2[31:0];

assign inv_val_V_fu_952_p1 = grp_fu_898_p2[31:0];

assign ireg_fu_428_p1 = d_fu_341_p1;

assign ltm_in_4199_din = grp_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_Pipeline_Col_Loop1_fu_323_ltm_in_4199_din;

assign man_V_1_fu_520_p2 = (54'd0 - zext_ln578_fu_516_p1);

assign man_V_2_fu_526_p3 = ((p_Result_17_reg_1190[0:0] == 1'b1) ? man_V_1_fu_520_p2 : zext_ln578_fu_516_p1);

assign or_ln591_fu_571_p2 = (icmp_ln591_fu_556_p2 | icmp_ln580_reg_1200);

assign p_Result_18_fu_509_p3 = {{1'd1}, {trunc_ln574_reg_1195}};

assign p_Result_s_fu_735_p2 = (($signed(r_V_reg_1279) < $signed(48'd281474976710557)) ? 1'b1 : 1'b0);

assign r_V_47_fu_704_p0 = r_V_47_fu_704_p00;

assign r_V_47_fu_704_p00 = ret_V_53_reg_1269;

assign r_V_47_fu_704_p1 = r_V_47_fu_704_p10;

assign r_V_47_fu_704_p10 = total_reg_1253;

assign ret_V_53_fu_692_p2 = ($signed(27'd104857600) - $signed(sext_ln1246_fu_689_p1));

assign ret_V_fu_828_p3 = ((p_Result_s_reg_1301[0:0] == 1'b1) ? select_ln901_fu_820_p3 : sext_ln901_fu_806_p1);

assign row_V_4_fu_1014_p2 = (row_V_fu_222 + 12'd1);

assign s2_V_fu_676_p3 = ((icmp_ln580_reg_1200[0:0] == 1'b1) ? 24'd0 : select_ln590_fu_669_p3);

assign select_ln1201_1_fu_785_p3 = ((tmp_104_reg_1285[0:0] == 1'b1) ? sub_ln1201_1_fu_779_p2 : sext_ln1201_2_fu_769_p1);

assign select_ln1201_fu_772_p3 = ((tmp_104_reg_1285[0:0] == 1'b1) ? sext_ln1201_1_fu_765_p1 : sext_ln1201_2_fu_769_p1);

assign select_ln590_fu_669_p3 = ((and_ln590_reg_1242[0:0] == 1'b1) ? select_ln594_fu_628_p3 : select_ln591_fu_662_p3);

assign select_ln591_fu_662_p3 = ((and_ln591_fu_657_p2[0:0] == 1'b1) ? trunc_ln592_reg_1231 : select_ln612_fu_645_p3);

assign select_ln594_fu_628_p3 = ((icmp_ln594_fu_591_p2[0:0] == 1'b1) ? trunc_ln595_fu_605_p1 : select_ln597_fu_620_p3);

assign select_ln597_fu_620_p3 = ((tmp_103_fu_612_p3[0:0] == 1'b1) ? 24'd16777215 : 24'd0);

assign select_ln612_fu_645_p3 = ((icmp_ln612_reg_1237[0:0] == 1'b1) ? shl_ln613_fu_640_p2 : 24'd0);

assign select_ln901_fu_820_p3 = ((icmp_ln902_fu_809_p2[0:0] == 1'b1) ? add_ln870_fu_814_p2 : sext_ln901_fu_806_p1);

assign sext_ln1201_1_fu_765_p1 = $signed(tmp_105_fu_755_p4);

assign sext_ln1201_2_fu_769_p1 = $signed(tmp_106_reg_1311);

assign sext_ln1246_fu_689_p1 = s2_V_reg_1247;

assign sext_ln590_fu_588_p1 = sh_amt_reg_1220;

assign sext_ln590cast_fu_636_p1 = sext_ln590_fu_588_p1[23:0];

assign sext_ln901_fu_806_p1 = $signed(tmp_reg_1316);

assign sh_amt_fu_548_p3 = ((icmp_ln590_fu_533_p2[0:0] == 1'b1) ? add_ln590_fu_538_p2 : sub_ln590_fu_543_p2);

assign shl_ln613_fu_640_p2 = trunc_ln592_reg_1231 << sext_ln590cast_fu_636_p1;

assign sub_ln1201_1_fu_779_p2 = (48'd0 - select_ln1201_fu_772_p3);

assign sub_ln1201_fu_750_p2 = (97'd0 - mul_ln1201_reg_1306);

assign sub_ln590_fu_543_p2 = (12'd20 - F2_reg_1207);

assign sub_ln712_1_fu_876_p2 = (maxValue_V_load_1_fu_158 - minValue_V_load_1_fu_162);

assign sub_ln712_2_fu_882_p2 = (maxValue_V_load_2_fu_166 - minValue_V_load_2_fu_170);

assign sub_ln712_fu_870_p2 = (maxValue_V_load_fu_150 - minValue_V_load_fu_154);

assign tmp_103_fu_612_p3 = bitcast_ln709_fu_609_p1[32'd31];

assign tmp_105_fu_755_p4 = {{sub_ln1201_fu_750_p2[96:55]}};

assign tmp_107_fu_835_p4 = {{grp_fu_720_p2[102:78]}};

assign trunc_ln564_fu_432_p1 = ireg_fu_428_p1[62:0];

assign trunc_ln574_fu_458_p1 = ireg_fu_428_p1[51:0];

assign trunc_ln592_fu_561_p1 = man_V_2_fu_526_p3[23:0];

assign trunc_ln595_fu_605_p1 = ashr_ln595_fu_600_p2[23:0];

assign trunc_ln902_fu_802_p1 = select_ln1201_1_fu_785_p3[19:0];

assign xor_ln580_fu_652_p2 = (icmp_ln580_reg_1200 ^ 1'd1);

assign xor_ln591_fu_576_p2 = (or_ln591_fu_571_p2 ^ 1'd1);

assign zext_ln494_fu_454_p1 = exp_tmp_fu_444_p4;

assign zext_ln578_fu_516_p1 = p_Result_18_fu_509_p3;

assign zext_ln595_fu_596_p1 = $unsigned(sext_ln590_fu_588_p1);

assign zext_ln882_fu_845_p1 = tmp_107_fu_835_p4;

always @ (posedge ap_clk) begin
    zext_ln882_reg_1331[30:25] <= 6'b000000;
end

endmodule //ISPPipeline_accel_AWBNormalizationkernel_10_10_2160_3840_2_20_1_4096_2_s
