@W: CG532 :"C:\Users\Duncan\git\ForthCPU\prescaler.v":10:0:10:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG204 :"C:\Users\Duncan\git\ForthCPU\prescaler.v":10:0:10:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur
@W: CL169 :"C:\Users\Duncan\git\ForthCPU\program_counter.v":17:0:17:5|Pruning unused register next[15:0]. Make sure that there are no unused intermediate registers.

