0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.sim/sim_1/behav/xsim/glbl.v,1738756855,verilog,,,,glbl,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sim_1/new/histogram_median_unit_tb.vhd,1738756855,vhdl,,,,histogram_median_unit_tb,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/ip/dual_port_ram/sim/dual_port_ram.v,1738756855,verilog,,C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/ip/single_port_rom/sim/single_port_rom.v,,dual_port_ram,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/ip/single_port_rom/sim/single_port_rom.v,1738756855,verilog,,,,single_port_rom,,,,,,,,
C:/Users/idowe/FPGA Projects/FPGA-Course-Logtel/logtel_book_labs/lab7/lab7.srcs/sources_1/new/histogram_median_unit.vhd,1738769207,vhdl,,,,histogram_median_unit,,,,,,,,
