<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>OFDM_demod_TOP_v3_wrp_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s00_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_BUSIF">m00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_ACLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_BUSIF">m01_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M01_AXIS_ACLK.ASSOCIATED_RESET">m01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">s00_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_BUSIF">s00_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_ACLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s01_axis_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s01_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ACLK.ASSOCIATED_BUSIF">s01_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S01_AXIS_ACLK.ASSOCIATED_RESET">s01_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s00_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>OFDM_demod_TOP_v3_wrp</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d2711df1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>OFDM_demod_TOP_v3_wrp</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>969be60d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>OFDM_demod_TOP_v3_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>600247da</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>bb8a236f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>GlobalStart</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>countSCOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>countOFDMOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifoErrorOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>triggerOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m01_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M01 Axis Tdata Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M01_AXIS_TDATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/constraints.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FFT_SHIFT_FIFO/FFT_SHIFT_FIFO.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b1/b2_2_fifo_re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIFO_SYM_OFFSET/FIFO_SYM_OFFSET.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b1/b1_re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FFT_HDL_Optimized_Streaming_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SimpleDualPortRAM_generic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_3_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_5_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_7_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_9_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_9.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator9.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_9.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_10.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator10.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_10.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator1_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_1_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator2_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_2_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_3_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator3_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_3_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator4_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_4_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_5_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator5_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_5_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator6_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_6_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_7_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator7_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_7_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator8_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_8_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_9_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator9_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_9_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator10_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_10_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_11_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDNF1_11.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_bitNatural_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_bitNatural_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_bitNaturalMux_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_bitNaturalMux_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FFT_HDL_Optimized.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FFT_HDL_Optimized_Streaming.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/OFDM_DEMOD_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/OFDM_demod_TOP_v3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/OFDM_demod_TOP_v3_wrp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bb4484d6</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/FFT_SHIFT_FIFO/FFT_SHIFT_FIFO.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b1/b2_2_fifo_re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FIFO_SYM_OFFSET/FIFO_SYM_OFFSET.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_b1/b1_re</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Complex4Multiply_block7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FFT_HDL_Optimized_Streaming_pkg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SimpleDualPortRAM_generic.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_3_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_5_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_5.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_6.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_7_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_7.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_8.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_9_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_9.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator9.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_9.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_CTRL1_10.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator10.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_10.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator1_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_1_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator2_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_2_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_3_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator3_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_3_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator4_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_4_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_5_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator5_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_5_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator6_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_6_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_7_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator7_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_7_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator8_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_8_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_9_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator9_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF1_9_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SDFCommutator10_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDF2_10_block.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TWDLROM_11_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_SDNF1_11.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_bitNatural_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_bitNatural_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_bitNaturalMux_1.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/RADIX22FFT_bitNaturalMux_2.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FFT_HDL_Optimized.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/FFT_HDL_Optimized_Streaming.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/OFDM_DEMOD_AXI_LITE.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/OFDM_demod_TOP_v3.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/vt_single_sync.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/OFDM_demod_TOP_v3_wrp.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_ila_6_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="ila" xilinx:version="6.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/OFDM_demod_TOP_v3_tb.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/OFDM_demod_TOP_v3_wrp_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_bb8a236f</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>OFDM_demod_TOP_v3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axi Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S01_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M01_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M01 Axis Tdata Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M01_AXIS_TDATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">OFDM_demod_TOP_v3_wrp_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>OFDM_demod_TOP_v3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>14</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:OFDM_demod_TOP_v3_wrp:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:user:OFDM_demod_TOP_v3:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2024-02-01T18:50:45Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7894ee70_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246e1799_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4868ad8_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633b1561_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2832759b_ARCHIVE_LOCATION">c:/Users/./Dropbox/./5G_NR_TESTBED_BLOCKS/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f352098_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27284e79_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55db95ad_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430dd580_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c37f5ee_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4050d3ef_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41fd13_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44baf6e5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32b9971d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d43e04_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb7fb4d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11bf35bc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2949c852_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62a4edcd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d81c845_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d813c99_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e5a6ef_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38860172_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7fc6f8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f521b5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0e4b4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a39fec0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@123a9553_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb289b5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a369b37_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56414f03_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b0d7db8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11327db5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fe7c1c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64afb9a1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd821d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691ade7d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7160869b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404baee1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6805ecf1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711d9181_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1827cf5c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61aca193_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54912a41_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725ce0b7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db227c5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11bea6da_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bff6582_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260e3f2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3129e1fc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f321f8a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37975728_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3be32449_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d3620_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490dc9b4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b73a599_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0b679e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d41f9e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e762ae9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51f0c16d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@417a7171_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20f39f81_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2998c2e7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b406808_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2904c464_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b180626_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dfe92e6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c5303db_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3631e051_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17764ecd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6849c95b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433a1a91_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@701f8d0e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9682804_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cc1d4ad_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3795ff48_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e9a1f9b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508323_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@616beac2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b2526e5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea101b2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535fa45b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eea0072_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d4c8e1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3386be7c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3463f36a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f5b878_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7603b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc1cd80_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1539cfa2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fbd241_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f71246a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ca0f63_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f4fe9b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3313f3da_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23b0dcee_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dd7d2d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d9874f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19a4d376_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@508a5377_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54379e85_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcf4c3e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7759f7de_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c45f532_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7397ea64_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@283e843c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d061699_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728e2da8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7816cb9a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a4fc0dd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7539a1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c647dfe_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a687eb3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d9a1901_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c29667_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44a1fb35_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c429765_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efaad04_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e49940e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb178f1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15cc5a68_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@866c2da_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124d4932_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54ff62c3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17f5a43e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325ed6f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263490fd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c550767_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3f35f6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6853be2f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229c102c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@307c91b8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6da7836b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4b127c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e5437c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27013456_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f83575_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a29cc0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab76ad9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65210818_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebd65db_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@272215_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659b7c5c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bde608_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b9b2b0_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ecda8c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391771b2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54fba9d4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b908a4_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd8d00e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e7c9d19_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5900e1_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@293a56c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f87a2b8_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f9765f7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27c0ae68_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4faf4cd2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7b6231_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@475e8bd9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e98797_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56968e2d_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e82342c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@399c6b69_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679f8b82_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49c18d78_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@717afebe_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36801594_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c1e05_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bcfed09_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdc5916_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@305d9863_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63126aae_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b1688b2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73eee8e5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5054fd77_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f3b6434_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35295e0f_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177d2fc7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fccd71_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42ed5a39_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3710bba3_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d1de6b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e3677a9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c3cdfa9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e8b7c7b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c976804_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@492382d5_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28311af2_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b1a053_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2658da69_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58258209_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1884a876_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471fdf43_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f9ccca6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d6046a_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7192477_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc4c8d7_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@163b4fa9_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72949475_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1be9f6_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2eaf53_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405cf20b_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670fad33_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@691c6976_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c6782cc_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c13453_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50473f1e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a545679_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e774c_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e50debd_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d5b6278_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a364b25_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df45c2e_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b5be52_ARCHIVE_LOCATION">/home/./Documents/SUB6GHZ/SUB6_._PHASE_2/IP_REPO_SUB6_./OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6047dc_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7869a0c1_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67809eac_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539110ba_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ceaa29a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d96181a_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c427270_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73e057cd_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30eaa544_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a004c67_ARCHIVE_LOCATION">/home/./Documents/PROJECT_5G_PHASE3/IP_REPO/OFDM_DEMOD_V3_5G_IP</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2022.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="04866b76"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="871c369d"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="1078d0c4"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="14fa4a4d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f472e55b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="90bd6386"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
