Running: D:\Software\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/ISE/Exp11-REGS/Regs_8_32_test_isim_beh.exe -prj D:/ISE/Exp11-REGS/Regs_8_32_test_beh.prj work.Regs_8_32_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/ISE/Exp11-REGS/MUX441.vf" into library work
Analyzing Verilog file "D:/ISE/Exp11-REGS/MUX8T1_8.vf" into library work
Analyzing Verilog file "D:/ISE/Exp11-REGS/Decoder_38_sch.vf" into library work
Analyzing Verilog file "D:/ISE/Exp11-REGS/code/Reg_32.v" into library work
Analyzing Verilog file "D:/ISE/Exp11-REGS/MUX8T1_32.vf" into library work
Analyzing Verilog file "D:/ISE/Exp11-REGS/HTC138_sch.vf" into library work
Analyzing Verilog file "D:/ISE/Exp11-REGS/code/Regs_8_32.v" into library work
Analyzing Verilog file "D:/ISE/Exp11-REGS/code/Regs_8_32_test.v" into library work
Analyzing Verilog file "D:/Software/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 157416 KB
Fuse CPU Usage: 358 ms
Compiling module Reg_32
Compiling module INV
Compiling module AND2
Compiling module Decoder_38_sch_MUSER_HTC138_sch
Compiling module NAND2
Compiling module AND3
Compiling module HTC138_sch
Compiling module OR4
Compiling module MUX441_MUSER_MUX8T1_32
Compiling module OR2
Compiling module MUX8T1_8_MUSER_MUX8T1_32
Compiling module MUX8T1_32
Compiling module Regs_8_32
Compiling module Regs_8_32_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 8 sub-compilation(s) to finish...
ERROR:Simulator:861 - Failed to link the design
