Classic Timing Analyzer report for sisau
Mon Apr 22 19:48:17 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzon_1'
  8. Clock Setup: 'senzor_5'
  9. Clock Hold: 'clk'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                     ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.500 ns                         ; senzor_4                           ; Logica_miscare:inst6|stanga        ; --         ; senzor_2 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 35.114 ns                        ; Selectie_proba:inst1|circuit[0]    ; B_IN4_D1                           ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.633 ns                        ; senzor_5                           ; A_IN1_D1                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 11.702 ns                        ; buton_selectie                     ; debouncing:inst5|inst              ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 124.77 MHz ( period = 8.015 ns ) ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 206.61 MHz ( period = 4.840 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 206.61 MHz ( period = 4.840 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; generator_semnalPWM:inst7|inst15   ; generator_semnalPWM:inst7|inst15   ; clk        ; clk      ; 6            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                    ;            ;          ; 6            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 124.77 MHz ( period = 8.015 ns )               ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 124.77 MHz ( period = 8.015 ns )               ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 244.68 MHz ( period = 4.087 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; 258.53 MHz ( period = 3.868 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; 260.89 MHz ( period = 3.833 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; 276.24 MHz ( period = 3.620 ns )               ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; 291.55 MHz ( period = 3.430 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; 296.91 MHz ( period = 3.368 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; 300.75 MHz ( period = 3.325 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.470 ns                ;
; N/A   ; 319.80 MHz ( period = 3.127 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.187 ns                ;
; N/A   ; 321.54 MHz ( period = 3.110 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.170 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.044 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.183 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.741 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.819 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.224 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.195 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 1.289 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.190 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 1.210 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.267 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.202 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 1.092 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.234 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.225 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.221 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 1.207 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 1.206 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.186 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 1.177 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.175 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.799 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.127 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.766 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.473 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.771 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.797 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.794 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.169 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.752 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.748 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.738 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst9                          ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.555 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 206.61 MHz ( period = 4.840 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 208.64 MHz ( period = 4.793 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.436 ns                ;
; N/A   ; 208.64 MHz ( period = 4.793 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.405 ns                ;
; N/A   ; 211.06 MHz ( period = 4.738 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 211.06 MHz ( period = 4.738 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 212.00 MHz ( period = 4.717 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.335 ns                ;
; N/A   ; 212.54 MHz ( period = 4.705 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 214.13 MHz ( period = 4.670 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; 214.13 MHz ( period = 4.670 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.263 ns                ;
; N/A   ; 214.64 MHz ( period = 4.659 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 218.20 MHz ( period = 4.583 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.131 ns                ;
; N/A   ; 220.80 MHz ( period = 4.529 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.207 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 221.43 MHz ( period = 4.516 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.160 ns                ;
; N/A   ; 221.43 MHz ( period = 4.516 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 223.06 MHz ( period = 4.483 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.021 ns                ;
; N/A   ; 228.21 MHz ( period = 4.382 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 229.31 MHz ( period = 4.361 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 229.36 MHz ( period = 4.360 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.998 ns                ;
; N/A   ; 231.27 MHz ( period = 4.324 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 232.18 MHz ( period = 4.307 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.889 ns                ;
; N/A   ; 233.32 MHz ( period = 4.286 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 236.69 MHz ( period = 4.225 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 237.47 MHz ( period = 4.211 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.839 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 241.08 MHz ( period = 4.148 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 277.09 MHz ( period = 3.609 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 305.34 MHz ( period = 3.275 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 1.902 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 206.61 MHz ( period = 4.840 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.477 ns                ;
; N/A   ; 208.64 MHz ( period = 4.793 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.436 ns                ;
; N/A   ; 208.64 MHz ( period = 4.793 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.405 ns                ;
; N/A   ; 211.06 MHz ( period = 4.738 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.395 ns                ;
; N/A   ; 211.06 MHz ( period = 4.738 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.364 ns                ;
; N/A   ; 212.00 MHz ( period = 4.717 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.335 ns                ;
; N/A   ; 212.54 MHz ( period = 4.705 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.354 ns                ;
; N/A   ; 213.68 MHz ( period = 4.680 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.297 ns                ;
; N/A   ; 214.13 MHz ( period = 4.670 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.294 ns                ;
; N/A   ; 214.13 MHz ( period = 4.670 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.263 ns                ;
; N/A   ; 214.64 MHz ( period = 4.659 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.273 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.313 ns                ;
; N/A   ; 214.68 MHz ( period = 4.658 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.282 ns                ;
; N/A   ; 217.63 MHz ( period = 4.595 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.214 ns                ;
; N/A   ; 218.20 MHz ( period = 4.583 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.233 ns                ;
; N/A   ; 220.46 MHz ( period = 4.536 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.131 ns                ;
; N/A   ; 220.80 MHz ( period = 4.529 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.207 ns                ;
; N/A   ; 221.04 MHz ( period = 4.524 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.150 ns                ;
; N/A   ; 221.43 MHz ( period = 4.516 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.160 ns                ;
; N/A   ; 221.43 MHz ( period = 4.516 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.129 ns                ;
; N/A   ; 223.06 MHz ( period = 4.483 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.093 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.052 ns                ;
; N/A   ; 225.43 MHz ( period = 4.436 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.021 ns                ;
; N/A   ; 228.21 MHz ( period = 4.382 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.997 ns                ;
; N/A   ; 229.31 MHz ( period = 4.361 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.972 ns                ;
; N/A   ; 229.36 MHz ( period = 4.360 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.998 ns                ;
; N/A   ; 231.27 MHz ( period = 4.324 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.962 ns                ;
; N/A   ; 232.18 MHz ( period = 4.307 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.946 ns                ;
; N/A   ; 232.45 MHz ( period = 4.302 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.889 ns                ;
; N/A   ; 233.32 MHz ( period = 4.286 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.872 ns                ;
; N/A   ; 236.69 MHz ( period = 4.225 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.850 ns                ;
; N/A   ; 237.47 MHz ( period = 4.211 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.839 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.808 ns                ;
; N/A   ; 241.08 MHz ( period = 4.148 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.795 ns                ;
; N/A   ; 277.09 MHz ( period = 3.609 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.195 ns                ;
; N/A   ; 305.34 MHz ( period = 3.275 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 1.902 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 0.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 1.555 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------+
; tsu                                                                                            ;
+-------+--------------+------------+------------------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                           ; To Clock ;
+-------+--------------+------------+------------------+------------------------------+----------+
; N/A   ; None         ; 5.500 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
; N/A   ; None         ; 5.477 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A   ; None         ; 4.670 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A   ; None         ; 4.647 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A   ; None         ; 4.380 ns   ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A   ; None         ; 4.357 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A   ; None         ; -11.266 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
; N/A   ; None         ; -11.436 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
+-------+--------------+------------+------------------+------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                          ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 35.114 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.796 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.729 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.729 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.681 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.363 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.288 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.288 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 33.172 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.891 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.891 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.854 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.825 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.507 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.450 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 32.450 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 29.293 ns  ; Selectie_proba:inst1|circuit[0]               ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 29.041 ns  ; Selectie_proba:inst1|circuit[1]               ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 28.832 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 28.625 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 28.569 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 28.217 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 27.908 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 27.899 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 27.560 ns  ; START_STOP:inst15|inst                        ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 27.560 ns  ; START_STOP:inst15|inst                        ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 26.958 ns  ; START_STOP:inst15|inst                        ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 26.948 ns  ; START_STOP:inst15|inst                        ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 26.225 ns  ; START_STOP:inst15|inst                        ; START_STOP          ; clk        ;
; N/A                                     ; None                                                ; 23.123 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 23.123 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 22.652 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 22.642 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 18.998 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.951 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.951 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.876 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.822 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.817 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.678 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.631 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.631 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.565 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.556 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.518 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.518 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.502 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.497 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.443 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.389 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.384 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.245 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.198 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.198 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.124 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.123 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.069 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.064 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.951 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.951 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.904 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.904 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.904 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.904 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.804 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.770 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.770 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.691 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.631 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.631 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.584 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.584 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.584 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.584 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.450 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.450 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.435 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.435 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.371 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.162 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.115 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.115 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.055 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.055 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.055 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.008 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.008 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.933 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.879 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.874 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.842 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.735 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.735 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.735 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.729 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.708 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.688 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.688 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.661 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.661 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.613 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.586 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.559 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.554 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.532 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.527 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.409 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.388 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.357 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.357 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.341 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.341 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.266 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.212 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.207 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.181 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.113 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.113 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.066 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.066 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.066 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.066 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.037 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.037 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.932 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.932 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.861 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.834 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.793 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.793 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.746 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.746 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.746 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.746 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.612 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.612 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.597 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.597 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.514 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.395 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.395 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.277 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.277 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.219 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.217 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.217 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.168 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]               ; clk        ;
; N/A                                     ; None                                                ; 15.075 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.075 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.066 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]                ; clk        ;
; N/A                                     ; None                                                ; 15.063 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]               ; clk        ;
; N/A                                     ; None                                                ; 15.051 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]                ; clk        ;
; N/A                                     ; None                                                ; 14.899 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.897 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.897 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.872 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.552 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.519 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.519 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.410 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 14.297 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 14.199 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.199 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.120 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 14.007 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.977 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.864 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.687 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.574 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.557 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.557 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.290 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.237 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.237 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.177 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.085 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.085 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 13.030 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]                ; clk        ;
; N/A                                     ; None                                                ; 12.993 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]                ; clk        ;
; N/A                                     ; None                                                ; 12.971 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]                ; clk        ;
; N/A                                     ; None                                                ; 12.857 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.795 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.795 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.744 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.659 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]                ; clk        ;
; N/A                                     ; None                                                ; 11.975 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.965 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.965 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.862 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.685 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.628 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.584 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.584 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.572 ns  ; Logica_miscare:inst6|dreapta                  ; D_IN4_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.515 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.338 ns  ; Logica_miscare:inst6|stanga                   ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.294 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.294 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.225 ns  ; Logica_miscare:inst6|dreapta                  ; C_IN2_D2            ; senzor_4   ;
; N/A                                     ; None                                                ; 10.855 ns  ; Logica_miscare:inst6|stanga                   ; D_IN4_D2            ; senzor_2   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                               ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 16.633 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 16.633 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 16.503 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 16.378 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 16.378 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 16.248 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 16.070 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 15.815 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 14.795 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 14.795 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 14.561 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 14.540 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 14.540 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 14.306 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 14.214 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 14.197 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.959 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 13.958 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 13.871 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 13.871 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.850 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.850 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.764 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.680 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 13.680 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 13.525 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 12.418 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 12.418 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 12.315 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 12.315 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 12.283 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 12.144 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.144 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 11.997 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 11.936 ns       ; senzor_4 ; C_IN2_D2 ;
; N/A   ; None              ; 11.650 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 11.212 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 10.779 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 8.777 ns        ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 8.430 ns        ; senzor_3 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+------------------------------------------------------------------------------------------------------+
; th                                                                                                   ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                           ; To Clock ;
+---------------+-------------+-----------+------------------+------------------------------+----------+
; N/A           ; None        ; 11.702 ns ; buton_selectie   ; debouncing:inst5|inst        ; clk      ;
; N/A           ; None        ; 11.532 ns ; buton_START_STOP ; debouncing:inst16|inst       ; clk      ;
; N/A           ; None        ; -3.144 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_3 ;
; N/A           ; None        ; -3.427 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_3 ;
; N/A           ; None        ; -3.434 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_4 ;
; N/A           ; None        ; -3.717 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_4 ;
; N/A           ; None        ; -4.264 ns ; senzor_2         ; Logica_miscare:inst6|dreapta ; senzor_2 ;
; N/A           ; None        ; -4.547 ns ; senzor_4         ; Logica_miscare:inst6|stanga  ; senzor_2 ;
+---------------+-------------+-----------+------------------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 22 19:48:16 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_2" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_4" is a latch enable. Will not compute fmax for this pin.
Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverA[1]~2" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~2" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst6~3" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 124.77 MHz between source register "generator_semnalPWM:inst7|inst15" and destination register "generator_semnalPWM:inst7|inst15" (period= 8.015 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y6_N20; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -7.250 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.403 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.400 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.755 ns) + CELL(0.206 ns) = 4.361 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 4: + IC(0.384 ns) + CELL(0.370 ns) = 5.115 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 5: + IC(0.378 ns) + CELL(0.623 ns) = 6.116 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.621 ns) + CELL(0.666 ns) = 7.403 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.935 ns ( 53.15 % )
            Info: Total interconnect delay = 3.468 ns ( 46.85 % )
        Info: - Longest clock path from clock "clk" to source register is 14.653 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.400 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.044 ns) + CELL(0.970 ns) = 5.414 ns; Loc. = LCFF_X8_Y6_N11; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(1.111 ns) + CELL(0.206 ns) = 6.731 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 8.043 ns; Loc. = LCFF_X7_Y6_N15; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.477 ns) + CELL(0.370 ns) = 8.890 ns; Loc. = LCCOMB_X7_Y6_N20; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.333 ns) + CELL(0.970 ns) = 10.193 ns; Loc. = LCFF_X7_Y6_N5; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(0.803 ns) + CELL(0.615 ns) = 11.611 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 9: + IC(0.384 ns) + CELL(0.370 ns) = 12.365 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(0.378 ns) + CELL(0.623 ns) = 13.366 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.621 ns) + CELL(0.666 ns) = 14.653 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.830 ns ( 53.44 % )
            Info: Total interconnect delay = 6.823 ns ( 46.56 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 206.61 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 4.84 ns)
    Info: + Longest register to register delay is 3.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y12_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(0.676 ns) + CELL(0.596 ns) = 1.272 ns; Loc. = LCCOMB_X13_Y12_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.778 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~8'
        Info: 4: + IC(0.763 ns) + CELL(0.370 ns) = 2.911 ns; Loc. = LCCOMB_X12_Y12_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~20'
        Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 3.477 ns; Loc. = LCCOMB_X12_Y12_N14; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.678 ns ( 48.26 % )
        Info: Total interconnect delay = 1.799 ns ( 51.74 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.362 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.362 ns) + CELL(0.206 ns) = 2.513 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.632 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.364 ns) + CELL(0.366 ns) = 5.362 ns; Loc. = LCCOMB_X12_Y12_N14; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 1.517 ns ( 28.29 % )
            Info: Total interconnect delay = 3.845 ns ( 71.71 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.363 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 2; CLK Node = 'senzon_1'
            Info: 2: + IC(1.362 ns) + CELL(0.206 ns) = 2.513 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.632 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.365 ns) + CELL(0.366 ns) = 5.363 ns; Loc. = LCCOMB_X12_Y12_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.517 ns ( 28.29 % )
            Info: Total interconnect delay = 3.846 ns ( 71.71 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.362 ns
Info: Clock "senzor_5" has Internal fmax of 206.61 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[4]" (period= 4.84 ns)
    Info: + Longest register to register delay is 3.477 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X12_Y12_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(0.676 ns) + CELL(0.596 ns) = 1.272 ns; Loc. = LCCOMB_X13_Y12_N6; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.778 ns; Loc. = LCCOMB_X13_Y12_N8; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~8'
        Info: 4: + IC(0.763 ns) + CELL(0.370 ns) = 2.911 ns; Loc. = LCCOMB_X12_Y12_N26; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~20'
        Info: 5: + IC(0.360 ns) + CELL(0.206 ns) = 3.477 ns; Loc. = LCCOMB_X12_Y12_N14; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
        Info: Total cell delay = 1.678 ns ( 48.26 % )
        Info: Total interconnect delay = 1.799 ns ( 51.74 % )
    Info: - Smallest clock skew is -0.001 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.042 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(0.892 ns) + CELL(0.366 ns) = 2.193 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.312 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.364 ns) + CELL(0.366 ns) = 5.042 ns; Loc. = LCCOMB_X12_Y12_N14; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[4]'
            Info: Total cell delay = 1.667 ns ( 33.06 % )
            Info: Total interconnect delay = 3.375 ns ( 66.94 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.043 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
            Info: 2: + IC(0.892 ns) + CELL(0.366 ns) = 2.193 ns; Loc. = LCCOMB_X27_Y11_N12; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.119 ns) + CELL(0.000 ns) = 3.312 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.365 ns) + CELL(0.366 ns) = 5.043 ns; Loc. = LCCOMB_X12_Y12_N4; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.667 ns ( 33.06 % )
            Info: Total interconnect delay = 3.376 ns ( 66.94 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.362 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst7|inst15" and destination pin or register "generator_semnalPWM:inst7|inst15" for clock "clk" (Hold time is 6.751 ns)
    Info: + Largest clock skew is 7.250 ns
        Info: + Longest clock path from clock "clk" to destination register is 14.653 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.400 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.044 ns) + CELL(0.970 ns) = 5.414 ns; Loc. = LCFF_X8_Y6_N11; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 4: + IC(1.111 ns) + CELL(0.206 ns) = 6.731 ns; Loc. = LCCOMB_X7_Y6_N8; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 5: + IC(0.342 ns) + CELL(0.970 ns) = 8.043 ns; Loc. = LCFF_X7_Y6_N15; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst12'
            Info: 6: + IC(0.477 ns) + CELL(0.370 ns) = 8.890 ns; Loc. = LCCOMB_X7_Y6_N20; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 7: + IC(0.333 ns) + CELL(0.970 ns) = 10.193 ns; Loc. = LCFF_X7_Y6_N5; Fanout = 5; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 8: + IC(0.803 ns) + CELL(0.615 ns) = 11.611 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 9: + IC(0.384 ns) + CELL(0.370 ns) = 12.365 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 10: + IC(0.378 ns) + CELL(0.623 ns) = 13.366 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 11: + IC(0.621 ns) + CELL(0.666 ns) = 14.653 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 7.830 ns ( 53.44 % )
            Info: Total interconnect delay = 6.823 ns ( 46.56 % )
        Info: - Shortest clock path from clock "clk" to source register is 7.403 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.400 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(0.755 ns) + CELL(0.206 ns) = 4.361 ns; Loc. = LCCOMB_X7_Y6_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst6~1'
            Info: 4: + IC(0.384 ns) + CELL(0.370 ns) = 5.115 ns; Loc. = LCCOMB_X7_Y6_N0; Fanout = 2; COMB Node = 'generator_semnalPWM:inst7|inst6~2'
            Info: 5: + IC(0.378 ns) + CELL(0.623 ns) = 6.116 ns; Loc. = LCCOMB_X7_Y6_N18; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst'
            Info: 6: + IC(0.621 ns) + CELL(0.666 ns) = 7.403 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
            Info: Total cell delay = 3.935 ns ( 53.15 % )
            Info: Total interconnect delay = 3.468 ns ( 46.85 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X8_Y6_N20; Fanout = 1; COMB Node = 'generator_semnalPWM:inst7|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X8_Y6_N21; Fanout = 2; REG Node = 'generator_semnalPWM:inst7|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|stanga" (data pin = "senzor_4", clock pin = "senzor_2") is 5.500 ns
    Info: + Longest pin to register delay is 7.261 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
        Info: 2: + IC(5.692 ns) + CELL(0.624 ns) = 7.261 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.569 ns ( 21.61 % )
        Info: Total interconnect delay = 5.692 ns ( 78.39 % )
    Info: + Micro setup delay of destination is 0.953 ns
    Info: - Shortest clock path from clock "senzor_2" to destination register is 2.714 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(0.985 ns) + CELL(0.206 ns) = 2.136 ns; Loc. = LCCOMB_X27_Y12_N18; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.372 ns) + CELL(0.206 ns) = 2.714 ns; Loc. = LCCOMB_X27_Y12_N8; Fanout = 4; REG Node = 'Logica_miscare:inst6|stanga'
        Info: Total cell delay = 1.357 ns ( 50.00 % )
        Info: Total interconnect delay = 1.357 ns ( 50.00 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[0]" is 35.114 ns
    Info: + Longest clock path from clock "clk" to source register is 23.061 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.400 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.111 ns) + CELL(0.970 ns) = 5.481 ns; Loc. = LCFF_X7_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.407 ns) + CELL(0.970 ns) = 6.858 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.425 ns) + CELL(0.970 ns) = 9.253 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.688 ns) + CELL(0.970 ns) = 10.911 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.449 ns) + CELL(0.970 ns) = 13.330 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.049 ns) + CELL(0.970 ns) = 15.349 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.394 ns) + CELL(0.970 ns) = 16.713 ns; Loc. = LCFF_X14_Y7_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(1.440 ns) + CELL(0.970 ns) = 19.123 ns; Loc. = LCFF_X19_Y7_N23; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.437 ns) + CELL(0.206 ns) = 19.766 ns; Loc. = LCCOMB_X19_Y7_N20; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(1.769 ns) + CELL(0.000 ns) = 21.535 ns; Loc. = CLKCTRL_G6; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.860 ns) + CELL(0.666 ns) = 23.061 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: Total cell delay = 10.702 ns ( 46.41 % )
        Info: Total interconnect delay = 12.359 ns ( 53.59 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.749 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y12_N1; Fanout = 14; REG Node = 'Selectie_proba:inst1|circuit[0]'
        Info: 2: + IC(0.479 ns) + CELL(0.505 ns) = 0.984 ns; Loc. = LCCOMB_X12_Y12_N24; Fanout = 2; COMB Node = 'Selectie_proba:inst1|Decoder0~1'
        Info: 3: + IC(0.365 ns) + CELL(0.370 ns) = 1.719 ns; Loc. = LCCOMB_X12_Y12_N10; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
        Info: 4: + IC(0.400 ns) + CELL(0.651 ns) = 2.770 ns; Loc. = LCCOMB_X12_Y12_N30; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~6'
        Info: 5: + IC(1.961 ns) + CELL(0.615 ns) = 5.346 ns; Loc. = LCCOMB_X27_Y12_N4; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~6'
        Info: 6: + IC(3.167 ns) + CELL(3.236 ns) = 11.749 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.377 ns ( 45.77 % )
        Info: Total interconnect delay = 6.372 ns ( 54.23 % )
Info: Longest tpd from source pin "senzor_5" to destination pin "B_IN3_D1" is 16.633 ns
    Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 2; CLK Node = 'senzor_5'
    Info: 2: + IC(6.311 ns) + CELL(0.370 ns) = 7.616 ns; Loc. = LCCOMB_X12_Y12_N20; Fanout = 3; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~0'
    Info: 3: + IC(2.116 ns) + CELL(0.370 ns) = 10.102 ns; Loc. = LCCOMB_X27_Y12_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[0]~2'
    Info: 4: + IC(0.373 ns) + CELL(0.202 ns) = 10.677 ns; Loc. = LCCOMB_X27_Y12_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~4'
    Info: 5: + IC(2.720 ns) + CELL(3.236 ns) = 16.633 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
    Info: Total cell delay = 5.113 ns ( 30.74 % )
    Info: Total interconnect delay = 11.520 ns ( 69.26 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 11.702 ns
    Info: + Longest clock path from clock "clk" to destination register is 18.819 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.330 ns) + CELL(0.970 ns) = 3.400 ns; Loc. = LCFF_X6_Y6_N23; Fanout = 11; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.111 ns) + CELL(0.970 ns) = 5.481 ns; Loc. = LCFF_X7_Y7_N7; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(0.407 ns) + CELL(0.970 ns) = 6.858 ns; Loc. = LCFF_X7_Y7_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.425 ns) + CELL(0.970 ns) = 9.253 ns; Loc. = LCFF_X12_Y7_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(0.688 ns) + CELL(0.970 ns) = 10.911 ns; Loc. = LCFF_X13_Y7_N11; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(1.449 ns) + CELL(0.970 ns) = 13.330 ns; Loc. = LCFF_X18_Y7_N9; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(1.049 ns) + CELL(0.970 ns) = 15.349 ns; Loc. = LCFF_X14_Y7_N9; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(0.394 ns) + CELL(0.970 ns) = 16.713 ns; Loc. = LCFF_X14_Y7_N31; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(1.440 ns) + CELL(0.666 ns) = 18.819 ns; Loc. = LCFF_X19_Y7_N23; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 50.62 % )
        Info: Total interconnect delay = 9.293 ns ( 49.38 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.423 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(6.174 ns) + CELL(0.206 ns) = 7.315 ns; Loc. = LCCOMB_X19_Y7_N22; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.423 ns; Loc. = LCFF_X19_Y7_N23; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 16.83 % )
        Info: Total interconnect delay = 6.174 ns ( 83.17 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Mon Apr 22 19:48:17 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


