Analysis & Elaboration report for sequence_detector
Tue Aug 19 12:55:52 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Port Connectivity Checks: "overlapping_sequence_detector_0110:dut"
  6. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Tue Aug 19 12:55:52 2025       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; sequence_detector                           ;
; Top-level Entity Name              ; tb_overlapping_sequence_detector_0110       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                               ;
+------------------------------------------------------------------+---------------------------------------+--------------------+
; Option                                                           ; Setting                               ; Default Value      ;
+------------------------------------------------------------------+---------------------------------------+--------------------+
; Device                                                           ; EP4CE22F17C6                          ;                    ;
; Top-level entity name                                            ; tb_overlapping_sequence_detector_0110 ; sequence_detector  ;
; Family name                                                      ; Cyclone IV E                          ; Cyclone V          ;
; Use smart compilation                                            ; Off                                   ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                                    ; On                 ;
; Enable compact report table                                      ; Off                                   ; Off                ;
; Restructure Multiplexers                                         ; Auto                                  ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                                   ; Off                ;
; Preserve fewer node names                                        ; On                                    ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                                ; Enable             ;
; Verilog Version                                                  ; Verilog_2001                          ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993                             ; VHDL_1993          ;
; State Machine Processing                                         ; Auto                                  ; Auto               ;
; Safe State Machine                                               ; Off                                   ; Off                ;
; Extract Verilog State Machines                                   ; On                                    ; On                 ;
; Extract VHDL State Machines                                      ; On                                    ; On                 ;
; Ignore Verilog initial constructs                                ; Off                                   ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000                                  ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                                   ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                                    ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                                    ; On                 ;
; Parallel Synthesis                                               ; On                                    ; On                 ;
; DSP Block Balancing                                              ; Auto                                  ; Auto               ;
; NOT Gate Push-Back                                               ; On                                    ; On                 ;
; Power-Up Don't Care                                              ; On                                    ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                                   ; Off                ;
; Remove Duplicate Registers                                       ; On                                    ; On                 ;
; Ignore CARRY Buffers                                             ; Off                                   ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                                   ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                                   ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                                   ; Off                ;
; Ignore LCELL Buffers                                             ; Off                                   ; Off                ;
; Ignore SOFT Buffers                                              ; On                                    ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                                   ; Off                ;
; Optimization Technique                                           ; Balanced                              ; Balanced           ;
; Carry Chain Length                                               ; 70                                    ; 70                 ;
; Auto Carry Chains                                                ; On                                    ; On                 ;
; Auto Open-Drain Pins                                             ; On                                    ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                                   ; Off                ;
; Auto ROM Replacement                                             ; On                                    ; On                 ;
; Auto RAM Replacement                                             ; On                                    ; On                 ;
; Auto DSP Block Replacement                                       ; On                                    ; On                 ;
; Auto Shift Register Replacement                                  ; Auto                                  ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                                  ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                                    ; On                 ;
; Strict RAM Replacement                                           ; Off                                   ; Off                ;
; Allow Synchronous Control Signals                                ; On                                    ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                                   ; Off                ;
; Auto RAM Block Balancing                                         ; On                                    ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                                   ; Off                ;
; Auto Resource Sharing                                            ; Off                                   ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                                   ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                                   ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                                   ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                                    ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                                   ; Off                ;
; Timing-Driven Synthesis                                          ; On                                    ; On                 ;
; Report Parameter Settings                                        ; On                                    ; On                 ;
; Report Source Assignments                                        ; On                                    ; On                 ;
; Report Connectivity Checks                                       ; On                                    ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                                   ; Off                ;
; Synchronization Register Chain Length                            ; 2                                     ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation                    ; Normal compilation ;
; HDL message level                                                ; Level2                                ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                                   ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                                  ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                                  ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                                   ; 100                ;
; Clock MUX Protection                                             ; On                                    ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                                   ; Off                ;
; Block Design Naming                                              ; Auto                                  ; Auto               ;
; SDC constraint protection                                        ; Off                                   ; Off                ;
; Synthesis Effort                                                 ; Auto                                  ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                                    ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                                   ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium                                ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto                                  ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                                    ; On                 ;
+------------------------------------------------------------------+---------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "overlapping_sequence_detector_0110:dut"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; detected ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Aug 19 12:55:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sequence_detector -c sequence_detector --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_tx_tb.sv
    Info (12023): Found entity 1: uart_tx_tb File: D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_tx_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_tx_rx_tb.sv
    Info (12023): Found entity 1: uart_tx_rx_tb File: D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_tx_rx_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_tx.sv
    Info (12023): Found entity 1: uart_tx File: D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_tx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_tb.sv
    Info (12023): Found entity 1: uart_tb File: D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart_rx.sv
    Info (12023): Found entity 1: uart_rx File: D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart_rx.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/uart.sv
    Info (12023): Found entity 1: uart File: D:/IntelFPGA/sem 5/sequence_detector/src/uart/uart.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/transceiver_tb.sv
    Info (12023): Found entity 1: transceiver_tb File: D:/IntelFPGA/sem 5/sequence_detector/src/uart/transceiver_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/uart/transceiver.sv
    Info (12023): Found entity 1: transceiver File: D:/IntelFPGA/sem 5/sequence_detector/src/uart/transceiver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/overlapping/tb_overlapping_sequence_detector_0110.sv
    Info (12023): Found entity 1: tb_overlapping_sequence_detector_0110 File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/overlapping/overlapping_sequence_detector_0110.sv
    Info (12023): Found entity 1: overlapping_sequence_detector_0110 File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/overlapping_sequence_detector_0110.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file src/non_overlapping/tb_sequence_detector_0110.sv
    Info (12023): Found entity 1: tb_sequence_detector_0110 File: D:/IntelFPGA/sem 5/sequence_detector/src/non_overlapping/tb_sequence_detector_0110.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/non_overlapping/sequence_detector_0110.sv
    Info (12023): Found entity 1: sequence_detector_0110 File: D:/IntelFPGA/sem 5/sequence_detector/src/non_overlapping/sequence_detector_0110.sv Line: 22
Info (12127): Elaborating entity "tb_overlapping_sequence_detector_0110" for the top level hierarchy
Warning (10755): Verilog HDL warning at tb_overlapping_sequence_detector_0110.sv(10): assignments to clk create a combinational loop File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 10
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(47): \n=== Test 1: Simple 0110 sequence === File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 47
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Simple 0110 - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 118
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Simple 0110 - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 120
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(55): \n=== Test 2: Overlapping - Overlapped with old sequence === File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 55
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Overlapping 0110 - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 118
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Overlapping 0110 - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 120
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Overlapping 0110 - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 118
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Overlapping 0110 - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 120
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(66): \n=== Test 3: Partial sequence 011 then 0110 === File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 66
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Should not detect now - Expected: 0, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 118
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Should not detect now - Expected: 0, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 120
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Restart after wrong bit - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 118
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Restart after wrong bit - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 120
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(79): \n=== Test 4: Multiple 0s then 0110 === File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 79
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: Multiple 0s then 0110 - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 118
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: Multiple 0s then 0110 - Expected: 1, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 120
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(89): \n=== Test 5: No detection - 0111 === File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 89
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(118): PASS: No detection for 0111 - Expected: 0, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 118
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(120): FAIL: No detection for 0111 - Expected: 0, Got: . File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 120
Warning (10175): Verilog HDL warning at tb_overlapping_sequence_detector_0110.sv(98): ignoring unsupported system task File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 98
Info (10648): Verilog HDL Display System Task info at tb_overlapping_sequence_detector_0110.sv(128): ERROR: Simulation timeout! Terminating... File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 128
Warning (10175): Verilog HDL warning at tb_overlapping_sequence_detector_0110.sv(129): ignoring unsupported system task File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 129
Info (12128): Elaborating entity "overlapping_sequence_detector_0110" for hierarchy "overlapping_sequence_detector_0110:dut" File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 17
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: D:/IntelFPGA/sem 5/sequence_detector/src/overlapping/tb_overlapping_sequence_detector_0110.sv Line: 4
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4712 megabytes
    Info: Processing ended: Tue Aug 19 12:55:52 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:15


