
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.051652                       # Number of seconds simulated
sim_ticks                                1051652020500                       # Number of ticks simulated
final_tick                               1051652020500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  37871                       # Simulator instruction rate (inst/s)
host_op_rate                                    55326                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               79654687                       # Simulator tick rate (ticks/s)
host_mem_usage                                 828676                       # Number of bytes of host memory used
host_seconds                                 13202.64                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     730450447                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           63552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        39414784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39478336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         63552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     23705984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23705984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           615856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              616849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        370406                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             370406                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              60431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           37478922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              37539353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         60431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            60431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        22541662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             22541662                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        22541662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             60431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          37478922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             60081014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      616849                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     370406                       # Number of write requests accepted
system.mem_ctrls.readBursts                    616849                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   370406                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               39405696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   72640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23704704                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39478336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23705984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1135                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       229055                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             39593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             38625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             38386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            38612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             22487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             23602                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            23557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            23612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            23790                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1051619193500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                616849                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               370406                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  606963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  14702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  21392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  21423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  21365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  21685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       558696                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    112.960179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.640580                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   142.694169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       416414     74.53%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        98307     17.60%     92.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17120      3.06%     95.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5683      1.02%     96.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11381      2.04%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          766      0.14%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          723      0.13%     98.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          527      0.09%     98.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7775      1.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       558696                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.976355                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    203.284099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        21219     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            9      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21231                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21231                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.445528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.414042                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6596     31.07%     31.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              658      3.10%     34.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12061     56.81%     90.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1765      8.31%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              142      0.67%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21231                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   9048471000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             20593108500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3078570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14695.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33445.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        37.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        22.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     37.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   296602                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  130802                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                35.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1065195.11                       # Average gap between requests
system.mem_ctrls.pageHitRate                    43.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2086922880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1138698000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2386456800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1176366240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          68688656400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         205369847460                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         450841072500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           731688020280                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            695.752341                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 748813970000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   35116900000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  267719246250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2136818880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1165923000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2416112400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1223735040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          68688656400                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         205199466480                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         450990529500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           731821241700                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            695.879019                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 749054388250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   35116900000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  267478828000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   86                       # Number of system calls
system.cpu.numCycles                       2103304041                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     730450447                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             729688907                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                    663                       # Number of float alu accesses
system.cpu.num_func_calls                     1453961                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     31770496                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    729688907                       # number of integer instructions
system.cpu.num_fp_insts                           663                       # number of float instructions
system.cpu.num_int_register_reads          1698743410                       # number of times the integer registers were read
system.cpu.num_int_register_writes          621892952                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 1009                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 429                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            180840558                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           276245127                       # number of times the CC registers were written
system.cpu.num_mem_refs                     295985459                       # number of memory refs
system.cpu.num_load_insts                   225946750                       # Number of load instructions
system.cpu.num_store_insts                   70038709                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 2103304041                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          37843296                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 94739      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                 434349070     59.46%     59.48% # Class of executed instruction
system.cpu.op_class::IntMult                    20662      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::IntDiv                       119      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                     398      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     59.48% # Class of executed instruction
system.cpu.op_class::MemRead                225946750     30.93%     90.41% # Class of executed instruction
system.cpu.op_class::MemWrite                70038709      9.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  730450447                       # Class of executed instruction
system.cpu.dcache.tags.replacements           2042575                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2042.146476                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           293940844                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2044623                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            143.762857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        3524823500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2042.146476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997142                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1420                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          610                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         594015557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        594015557                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    224491119                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       224491119                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     69449725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       69449725                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     293940844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        293940844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    293940844                       # number of overall hits
system.cpu.dcache.overall_hits::total       293940844                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1439254                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1439254                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       588985                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       588985                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data        16384                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        16384                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data      2028239                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2028239                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2044623                       # number of overall misses
system.cpu.dcache.overall_misses::total       2044623                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  39958221000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  39958221000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  30153322500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  30153322500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  70111543500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70111543500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  70111543500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70111543500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    225930373                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     70038710                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        16384                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    295969083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    295985467                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006370                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008409                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006853                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006853                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006908                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27763.147436                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27763.147436                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 51195.399713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51195.399713                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34567.693206                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34567.693206                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34290.694911                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34290.694911                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       233153                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              5754                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.520160                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       956442                       # number of writebacks
system.cpu.dcache.writebacks::total            956442                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1439254                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1439254                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       588985                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       588985                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        16384                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2028239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2028239                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2044623                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2044623                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  38518967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38518967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  29564337500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29564337500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1289595932                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1289595932                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  68083304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  68083304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  69372900432                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  69372900432                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006370                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008409                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006853                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006908                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26763.147436                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26763.147436                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50195.399713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50195.399713                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 78710.689209                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78710.689209                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33567.693206                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33567.693206                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33929.433657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33929.433657                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                45                       # number of replacements
system.cpu.icache.tags.tagsinuse           663.956249                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           687396869                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          691546.145875                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   663.956249                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.324197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.324197                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          949                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          917                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.463379                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1374796720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1374796720                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    687396869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       687396869                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     687396869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        687396869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    687396869                       # number of overall hits
system.cpu.icache.overall_hits::total       687396869                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           994                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          994                       # number of overall misses
system.cpu.icache.overall_misses::total           994                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     78096000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78096000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     78096000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78096000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     78096000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78096000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    687397863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    687397863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    687397863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    687397863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    687397863                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78567.404427                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78567.404427                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78567.404427                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78567.404427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78567.404427                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78567.404427                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     77102000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77102000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     77102000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77102000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     77102000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77102000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77567.404427                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77567.404427                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77567.404427                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77567.404427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77567.404427                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77567.404427                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    600192                       # number of replacements
system.l2.tags.tagsinuse                 16281.387034                       # Cycle average of tags in use
system.l2.tags.total_refs                     2882487                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    616458                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.675885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                3961466000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6118.213871                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         47.090629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      10116.082533                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.373426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.002874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.617437                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993737                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16266                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        16206                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992798                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 524499651                       # Number of tag accesses
system.l2.tags.data_accesses                524499651                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       956442                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           956442                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             285905                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                285905                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1142862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1142862                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1428767                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1428768                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data              1428767                       # number of overall hits
system.l2.overall_hits::total                 1428768                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           303080                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              303080                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           993                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              993                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       312776                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          312776                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 993                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              615856                       # number of demand (read+write) misses
system.l2.demand_misses::total                 616849                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                993                       # number of overall misses
system.l2.overall_misses::cpu.data             615856                       # number of overall misses
system.l2.overall_misses::total                616849                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  25678856500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25678856500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     75599000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75599000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  25624945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25624945000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      75599000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   51303801500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      51379400500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     75599000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  51303801500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     51379400500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       956442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       956442                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         588985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            588985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1455638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1455638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               994                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2044623                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2045617                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              994                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2044623                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2045617                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.514580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.514580                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998994                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.214872                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.214872                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998994                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.301208                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.301547                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998994                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.301208                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.301547                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 84726.331332                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84726.331332                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 76131.923464                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76131.923464                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 81927.465662                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81927.465662                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 76131.923464                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 83304.865910                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83293.318948                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 76131.923464                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 83304.865910                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83293.318948                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               370406                       # number of writebacks
system.l2.writebacks::total                    370406                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           18                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            18                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       303080                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         303080                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          993                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       312776                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       312776                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         615856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            616849                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        615856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           616849                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  22648056500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22648056500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     65669000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     65669000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  22497185000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  22497185000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     65669000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  45145241500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45210910500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     65669000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  45145241500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45210910500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.514580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.514580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998994                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.214872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.214872                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.301208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.301547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.301208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.301547                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74726.331332                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74726.331332                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66131.923464                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66131.923464                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71927.465662                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71927.465662                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 66131.923464                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 73304.865910                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73293.318948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 66131.923464                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 73304.865910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73293.318948                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             313769                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       370406                       # Transaction distribution
system.membus.trans_dist::CleanEvict           229055                       # Transaction distribution
system.membus.trans_dist::ReadExReq            303080                       # Transaction distribution
system.membus.trans_dist::ReadExResp           303080                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        313769                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1833159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1833159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1833159                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     63184320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     63184320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                63184320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           1216310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1216310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1216310                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2705886000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3336327500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4088237                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2042620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            749                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          749                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           1456632                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1326848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1315918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           588985                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          588985                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1455638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2033                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6131820                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6133853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        66496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    192068160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              192134656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          600192                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2645809                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000283                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016834                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2645059     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    750      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2645809                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3000605500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1491000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3066934500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
