# Day 1:
* Simaulator tool used: iverilog
* Waveforms viewed in: Gtkwave
* Synthesizer used: yosys

**VCD file created by passing RTL design and testbench to iverilog**
<img width="1512" alt="Screenshot 2025-05-15 at 8 49 09 PM" src="https://github.com/user-attachments/assets/f654df9c-5e83-4a15-9eb2-2071f042dfc1" />

**Gtkwave simulation waveform**
<img width="1512" alt="Screenshot 2025-05-15 at 8 52 36 PM" src="https://github.com/user-attachments/assets/2e5efe83-dc6f-423f-8c7f-95ec68407d3a" />

**Synthesizing design using yosys and linking to standard library cells**
<img width="752" alt="Screenshot 2025-05-15 at 9 51 37 PM" src="https://github.com/user-attachments/assets/848cdf84-2470-46e3-8070-f687953729ec" />

**Synthesized 2:1 mux design after which a netlist was created**
<img width="752" alt="Screenshot 2025-05-15 at 9 51 20 PM" src="https://github.com/user-attachments/assets/67547997-b397-46b6-a31d-f63c74c91031" />
