# RISC-V_SoC_Tapeout_VSD
Honored to join the VSD RISC-V SoC Tapeout Program, empowering 3500+ students to learn open-source chip design. This repo documents my weekly progress across RTL, synthesis, verification, and tapeout using Efabless tools.
