/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [21:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [4:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(in_data[178] & celloutsig_1_1z);
  assign celloutsig_0_8z = ~(celloutsig_0_7z[4] & celloutsig_0_4z[6]);
  assign celloutsig_0_36z = !(celloutsig_0_25z[6] ? celloutsig_0_32z : celloutsig_0_21z);
  assign celloutsig_0_28z = !(celloutsig_0_2z ? celloutsig_0_11z : celloutsig_0_10z[2]);
  assign celloutsig_1_10z = ~celloutsig_1_4z;
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_1z = ~((celloutsig_1_0z[10] | in_data[174]) & in_data[150]);
  assign celloutsig_1_8z = ~((celloutsig_1_0z[15] | celloutsig_1_6z) & celloutsig_1_4z);
  assign celloutsig_1_9z = ~((celloutsig_1_1z | celloutsig_1_7z[1]) & celloutsig_1_6z);
  assign celloutsig_1_11z = ~((celloutsig_1_2z | celloutsig_1_9z) & celloutsig_1_2z);
  assign celloutsig_0_14z = ~((celloutsig_0_10z[0] | celloutsig_0_3z) & celloutsig_0_12z);
  assign celloutsig_0_12z = ~((celloutsig_0_0z | in_data[71]) & (in_data[79] | celloutsig_0_1z));
  assign celloutsig_1_4z = { in_data[160:159], celloutsig_1_3z } >= { in_data[165:164], celloutsig_1_3z };
  assign celloutsig_0_16z = { celloutsig_0_4z[6:2], 2'h3 } >= { celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_3z, 1'h1, celloutsig_0_2z, celloutsig_0_11z, 1'h1 };
  assign celloutsig_0_26z = { celloutsig_0_5z[6:2], celloutsig_0_2z, 1'h0, celloutsig_0_1z, 1'h0, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_6z } >= { celloutsig_0_10z[0], celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_4z[2:1], celloutsig_0_8z } <= celloutsig_0_4z[6:4];
  assign celloutsig_0_21z = { celloutsig_0_13z[2], celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_20z } <= { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } <= { in_data[16:14], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_27z = { in_data[90:84], celloutsig_0_1z, celloutsig_0_17z } <= { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_8z, 1'h1, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_30z = { celloutsig_0_4z[5:1], celloutsig_0_4z[2] } <= { celloutsig_0_4z[2], celloutsig_0_17z };
  assign celloutsig_0_37z = { celloutsig_0_3z, celloutsig_0_28z, celloutsig_0_32z, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_7z, celloutsig_0_4z[6:1], celloutsig_0_4z[2] } && { in_data[24:11], celloutsig_0_21z, celloutsig_0_18z, celloutsig_0_3z };
  assign celloutsig_0_40z = celloutsig_0_25z[13:10] && { celloutsig_0_4z[3:1], celloutsig_0_4z[2] };
  assign celloutsig_1_2z = in_data[102:98] && in_data[165:161];
  assign celloutsig_0_32z = ! celloutsig_0_5z[6:0];
  assign celloutsig_0_6z = in_data[33:31] < in_data[67:65];
  assign celloutsig_0_41z = { celloutsig_0_1z, celloutsig_0_26z, celloutsig_0_36z, celloutsig_0_26z, celloutsig_0_40z } * { celloutsig_0_31z[9], celloutsig_0_18z, celloutsig_0_30z, celloutsig_0_37z, celloutsig_0_1z };
  assign celloutsig_1_12z = celloutsig_1_0z[15:10] != { celloutsig_1_5z[3:0], celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_1_14z = { celloutsig_1_5z[5:4], celloutsig_1_6z, celloutsig_1_2z } != { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_16z = celloutsig_1_7z[4:2] != { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_24z = { in_data[37:30], celloutsig_0_16z, celloutsig_0_0z } != { celloutsig_0_5z[6], celloutsig_0_14z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_0z = | in_data[33:29];
  assign celloutsig_1_17z = ~^ { in_data[154:145], celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_16z };
  assign celloutsig_0_1z = ~^ in_data[19:15];
  assign celloutsig_0_19z = ~^ { celloutsig_0_4z[6:1], celloutsig_0_4z[2] };
  assign celloutsig_0_42z = { celloutsig_0_1z, celloutsig_0_36z, celloutsig_0_26z } >> { celloutsig_0_30z, celloutsig_0_0z, 1'h1 };
  assign celloutsig_0_5z = in_data[88:81] >> { in_data[11:5], celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_5z[4:0], celloutsig_1_5z, celloutsig_1_5z } >> { in_data[118:107], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_19z = celloutsig_1_0z[9:2] >> { celloutsig_1_18z[3:1], celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_17z, celloutsig_1_16z };
  assign celloutsig_1_5z = celloutsig_1_0z[18:13] >>> { celloutsig_1_0z[10:6], celloutsig_1_2z };
  assign celloutsig_1_18z = { in_data[129:128], celloutsig_1_8z, celloutsig_1_14z, celloutsig_1_1z } >>> celloutsig_1_7z[5:1];
  assign celloutsig_0_10z = { celloutsig_0_4z[1], celloutsig_0_4z[2], celloutsig_0_6z } >>> { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_0_17z = celloutsig_0_13z >>> { celloutsig_0_5z[4:1], 1'h1 };
  assign celloutsig_0_25z = { celloutsig_0_7z[4:2], celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_6z } >>> { celloutsig_0_4z[5:2], 1'h0, celloutsig_0_12z, celloutsig_0_4z[6:1], celloutsig_0_4z[2], celloutsig_0_19z };
  assign celloutsig_0_20z = { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_14z } - { celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[169:148] ^ in_data[172:151];
  assign celloutsig_0_13z = celloutsig_0_7z ^ { celloutsig_0_7z[3:1], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_1_6z = ~((celloutsig_1_5z[5] & celloutsig_1_5z[5]) | celloutsig_1_2z);
  assign celloutsig_0_18z = ~((celloutsig_0_7z[1] & celloutsig_0_0z) | celloutsig_0_1z);
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 5'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_7z = { in_data[24:23], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign { celloutsig_0_4z[2], celloutsig_0_4z[3], celloutsig_0_4z[1], celloutsig_0_4z[4], celloutsig_0_4z[6:5] } = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, in_data[13:12] } | { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign { celloutsig_0_31z[10:2], celloutsig_0_31z[0] } = { celloutsig_0_25z[11:3], celloutsig_0_25z[1] } ^ { celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_10z, celloutsig_0_28z };
  assign celloutsig_0_31z[1] = celloutsig_0_25z[2];
  assign celloutsig_0_4z[0] = celloutsig_0_4z[2];
  assign { out_data[132:128], out_data[103:96], out_data[36:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
