--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml cla_1.twx cla_1.ncd -o cla_1.twr cla_1.pcf

Design file:              cla_1.ncd
Physical constraint file: cla_1.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.19 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |c_out          |    5.970|
a<0>           |s<0>           |    6.176|
b<0>           |c_out          |    6.010|
b<0>           |s<0>           |    6.216|
c_in           |c_out          |    6.037|
c_in           |s<0>           |    6.243|
---------------+---------------+---------+


Analysis completed Sat Oct 19 13:13:54 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 208 MB



