
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.915374                       # Number of seconds simulated
sim_ticks                                915374034500                       # Number of ticks simulated
final_tick                               1526296748000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 178600                       # Simulator instruction rate (inst/s)
host_op_rate                                   180478                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               81743032                       # Simulator tick rate (ticks/s)
host_mem_usage                                2249440                       # Number of bytes of host memory used
host_seconds                                 11198.19                       # Real time elapsed on the host
sim_insts                                  2000000002                       # Number of instructions simulated
sim_ops                                    2021022835                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    259766016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1442245824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1702011968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks   1241315520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1241315520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      4058844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     22535091                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            26593937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      19395555                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           19395555                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     283781281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst          140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1575580877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1859362298                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1356074646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1356074646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1356074646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    283781281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1575580877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3215436944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    26593937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   19395555                       # Number of write requests accepted
system.mem_ctrls.readBursts                  26593937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 19395555                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM             1692489344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9522624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1241313472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1702011968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1241315520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 148791                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1663369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1649402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1658537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1649845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1651699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1649508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1658087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1649090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1651134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1649667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1658173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1648718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1651140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1649419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1658107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1649251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           1211171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1211323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1213342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           1212065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           1212318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1211948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           1213531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1211702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           1212246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1212181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1213634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1211403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1212007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1212166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1213130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1211356                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  915373899500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              26593937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             19395555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5428240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4814929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4585863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4059563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3475357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2055857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  369599                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  308028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  556229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  268674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 210926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 171553                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  77810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  62511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 281199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 294362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 347247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 522371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 775961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1006979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1165403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1262639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1313356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1326904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1317166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1307097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1333583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1401188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1476968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1504089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1323106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1221134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  98257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  46722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  28346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  17728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20652375                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.056326                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.014108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   170.550620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12608526     61.05%     61.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      5099658     24.69%     85.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1543126      7.47%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       527618      2.55%     95.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       157883      0.76%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       166763      0.81%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        99935      0.48%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        65200      0.32%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       383666      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20652375                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1138581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.226391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.594491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.723185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             599      0.05%      0.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          38164      3.35%      3.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23        612591     53.80%     57.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31        400787     35.20%     92.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         71016      6.24%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47         12647      1.11%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1247      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           596      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           385      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           233      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           164      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            96      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           28      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           18      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1138581                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1138581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.034821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.930136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.046423                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           829806     72.88%     72.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5777      0.51%     73.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            91140      8.00%     81.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            79220      6.96%     88.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            54649      4.80%     93.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21            30507      2.68%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22            14880      1.31%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             8746      0.77%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             7272      0.64%     98.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25             5880      0.52%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26             4407      0.39%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27             2904      0.26%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28             1672      0.15%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29              922      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30              446      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31              224      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               91      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33               29      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1138581                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 1064789587633                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            1560636075133                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat               132225730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     40264.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59014.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1848.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1356.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1859.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1356.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    14.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                 20144453                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5043831                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                26.01                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19903.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    54.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              73778162640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              39214008240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             94458894180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            50620428000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         72269371200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         226388583780                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1563993120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    187606916940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1304723040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         16195065                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           747221557515                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            816.301893                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         414794096244                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    545379604                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   30571016000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     17918500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3389860106                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  469463393402                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 411386466888                       # Time in different power states
system.mem_ctrls_1.actEnergy              73679866260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              39161754885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             94359448260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            50624202060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         72272444400.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         226319724360                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1558669920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    187889501280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1127967840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     21431355.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           747015432900                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            816.076712                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         414998190104                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    529766780                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   30572352000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     23074750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2933102120                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  469273568866                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 412042169984                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          42985081                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           422386362                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          42986105                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.826114                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.016481                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.983519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000016                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          575                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1002214655                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1002214655                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    247445612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       247445612                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    174814253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      174814253                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    422259865                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        422259865                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    422259865                       # number of overall hits
system.cpu.dcache.overall_hits::total       422259865                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     20844871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20844871                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     36510051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     36510051                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     57354922                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       57354922                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     57354922                       # number of overall misses
system.cpu.dcache.overall_misses::total      57354922                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 752918799500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 752918799500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 2005003039718                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2005003039718                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 2757921839218                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2757921839218                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 2757921839218                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2757921839218                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    268290483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    268290483                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    211324304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    211324304                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    479614787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    479614787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    479614787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    479614787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.077695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.077695                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.172768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.172768                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.119585                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.119585                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.119585                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.119585                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 36120.098776                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36120.098776                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 54916.467789                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54916.467789                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 48085.181586                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48085.181586                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 48085.181586                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48085.181586                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    390636793                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     36860019                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          15081771                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          322207                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.901255                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   114.398567                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     42985081                       # number of writebacks
system.cpu.dcache.writebacks::total          42985081                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     13737383                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     13737383                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       632458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       632458                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     14369841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14369841                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     14369841                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14369841                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      7107488                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7107488                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data     35877593                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     35877593                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     42985081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     42985081                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     42985081                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     42985081                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 382960585000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 382960585000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 1957280799718                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1957280799718                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 2340241384718                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2340241384718                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 2340241384718                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2340241384718                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.026492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.026492                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.169775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.169775                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.089624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.089624                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.089624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.089624                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 53881.284780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53881.284780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 54554.406694                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54554.406694                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 54443.107475                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54443.107475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 54443.107475                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54443.107475                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 1                       # number of replacements
system.cpu.icache.tags.tagsinuse           438.859931                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1290382082                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               440                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2932686.550000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   436.142370                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     2.717560                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.851841                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.005308                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857148                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         468568525                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        468568525                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    234284258                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       234284258                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    234284258                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        234284258                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    234284258                       # number of overall hits
system.cpu.icache.overall_hits::total       234284258                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             3                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::total             3                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst       330500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       330500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst       330500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       330500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst       330500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       330500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    234284261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    234284261                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    234284261                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    234284261                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    234284261                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    234284261                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 110166.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 110166.666667                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 110166.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 110166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 110166.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 110166.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst       329000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       329000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst       329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       329000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst       329000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       329000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 109666.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 109666.666667                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 109666.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 109666.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 109666.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 109666.666667                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         34125359                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            34125598                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  239                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              21684834                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                  26581375                       # number of replacements
system.l2.tags.tagsinuse                 32429.586407                       # Cycle average of tags in use
system.l2.tags.total_refs                    20468901                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26613761                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.769110                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    32373.964273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    55.622134                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.987975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.001697                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2499                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        17023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.001923                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.986420                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 734691395                       # Number of tag accesses
system.l2.tags.data_accesses                734691395                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     35886946                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         35886946                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      7085485                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          7085485                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data     16577473                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16577473                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3871095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3871095                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      20448568                       # number of demand (read+write) hits
system.l2.demand_hits::total                 20448569                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     20448568                       # number of overall hits
system.l2.overall_hits::total                20448569                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data     19300128                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            19300128                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                2                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data      3236385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3236385                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     22536513                       # number of demand (read+write) misses
system.l2.demand_misses::total               22536515                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst            2                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     22536513                       # number of overall misses
system.l2.overall_misses::total              22536515                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data 1775465184000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1775465184000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst       319500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       319500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data 346217504500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 346217504500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst       319500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 2121682688500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2121683008000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst       319500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 2121682688500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2121683008000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     35886946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     35886946                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      7085485                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      7085485                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data     35877601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          35877601                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      7107480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7107480                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     42985081                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             42985084                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     42985081                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            42985084                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.537944                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.537944                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.455349                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.455349                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.524287                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.524287                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.524287                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.524287                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 91992.404610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91992.404610                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst       159750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       159750                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 106976.612640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106976.612640                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst       159750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 94144.231120                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94144.236942                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst       159750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 94144.231120                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94144.236942                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                135                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         5                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs             27                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    116110                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks             19395555                       # number of writebacks
system.l2.writebacks::total                  19395555                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data         1422                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             1422                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data         1422                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1422                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data         1422                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1422                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher     10517955                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       10517955                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data     19298706                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       19298706                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data      3236385                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3236385                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     22535091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22535093                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher     10517955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     22535091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         33053048                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 395270371196                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 395270371196                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 1659576569500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 1659576569500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst       307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       307500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data 326799194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 326799194500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       307500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1986375764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1986376071500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 395270371196                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       307500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1986375764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2381646442696                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.537904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.537904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.455349                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.455349                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.524254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.524254                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.524254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.768942                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 37580.534543                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 37580.534543                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 85994.188911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85994.188911                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst       153750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       153750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 100976.612640                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100976.612640                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst       153750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 88145.894951                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88145.900774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 37580.534543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst       153750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 88145.894951                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72055.274379                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      53175312                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     26594027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7295231                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     19395555                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7185820                       # Transaction distribution
system.membus.trans_dist::ReadExReq          19298706                       # Transaction distribution
system.membus.trans_dist::ReadExResp         19298706                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7295231                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     79769249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               79769249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2943327488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2943327488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          26593937                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                26593937    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            26593937                       # Request fanout histogram
system.membus.reqLayer0.occupancy         65992221127                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy        71616509913                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.8                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         9108724                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      7346962                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       123054                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2800323                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         2800300                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.999179                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            1                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            1                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1526296748000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1830748069                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       133611                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1009828372                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             9108724                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2800300                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1830480874                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          267018                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.CacheLines         234284261                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes             2                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1830747994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.551593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.045313                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1361928522     74.39%     74.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        160604081      8.77%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         75421781      4.12%     87.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        232793610     12.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1830747994                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.004975                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.551593                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         81990879                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1413644577                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         206607759                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     128371257                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles         133505                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      2800190                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred             4                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1004292882                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         22262                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles         133505                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        149625088                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       550897265                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         245135744                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     884956377                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1003524664                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts         10148                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents      33114734                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents             66                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents      225386371                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents      504557484                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     75098991                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1734912620                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8803431415                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    703071885                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1743892732                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1731242772                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          3669814                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         324085444                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    294108371                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    212317666                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     12349440                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        16423                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1003376561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        1045619967                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         7420                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      3376548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined      1112502                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   1830747994                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.571144                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.930232                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1215871234     66.41%     66.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    301671228     16.48%     82.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    214543518     11.72%     94.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     80517848      4.40%     99.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     17416254      0.95%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       724329      0.04%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         3583      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1830747994                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         5939944      2.16%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult           3904      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      2.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd      9114922      3.32%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            3      0.00%      5.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc      3467317      1.26%      6.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      4427328      1.61%      8.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      3463398      1.26%      9.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      9.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       72035031     26.20%     35.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22484961      8.18%     43.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    136741834     49.74%     93.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     17215363      6.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     140465799     13.43%     13.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       120000      0.01%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     13.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    138922003     13.29%     26.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     26.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     26.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        40000      0.00%     26.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      1781699      0.17%     26.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     72809688      6.96%     33.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     53070948      5.08%     38.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     89726627      8.58%     47.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     47.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     99758705      9.54%     57.07% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     52183315      4.99%     62.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    236628715     22.63%     84.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite    160112468     15.31%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1045619967                       # Type of FU issued
system.switch_cpus.iq.rate                   0.571144                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           274894005                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.262900                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   2516269794                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    272997594                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    270907221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1680619554                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    733766330                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    732332438                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      392991659                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       927522313                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     25797028                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      1218883                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        10815                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       993359                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked     52989457                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles         133505                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          356689                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles     196960029                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1003376561                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     294108371                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    212317666                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents     196957577                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        10815                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        57526                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        65524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       123050                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1045601739                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     336377475                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        18223                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            548670312                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches          9039874                       # Number of branches executed
system.switch_cpus.iew.exec_stores          212292837                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.571134                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1003240649                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1003239659                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         568224303                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1084226408                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.547994                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.524083                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts      3404512                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts       123050                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1830257800                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.546371                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.433797                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1475094215     80.59%     80.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    114631993      6.26%     86.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     91937075      5.02%     91.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     53474267      2.92%     94.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     38186476      2.09%     96.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     14075902      0.77%     97.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6647415      0.36%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     11622503      0.64%     98.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     24587954      1.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1830257800                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1000000001                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              504213789                       # Number of memory references committed
system.switch_cpus.commit.loads             292889484                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            9039659                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          731146742                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         645489091                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    139384770     13.94%     13.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       120000      0.01%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    138852512     13.89%     27.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     27.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     27.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        40000      0.00%     27.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv      1781699      0.18%     28.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     72809657      7.28%     35.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     53070948      5.31%     40.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     89726626      8.97%     49.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     49.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     77780504      7.78%     57.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     51567985      5.16%     62.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    215108980     21.51%     84.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite    159756320     15.98%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1000000001                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      24587954                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2809074359                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2007299232                       # The number of ROB writes
system.switch_cpus.timesIdled                       1                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                      75                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.830748                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.830748                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.546225                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.546225                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        745168970                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       212382395                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1743649172                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1144404372                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4018854372                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         92457585                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      5903052978                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      285233484                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     85970170                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     42985086                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        12651                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        6459111                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      6459111                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1526296748000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7107483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     55282501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7098136                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7185820                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13074140                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         35877601                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        35877601                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7107480                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            7                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    128955243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             128955250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   5502090368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5502090624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        39655515                       # Total snoops (count)
system.tol2bus.snoopTraffic                1241315520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         82640600                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.078312                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.268662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               76168837     92.17%     92.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6471763      7.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           82640600                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        85970168996                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       64477621501                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             7.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
