Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 29 14:21:55 2019
| Host         : DESKTOP-K7RLM5A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDL_DUT_control_sets_placed.rpt
| Design       : HDL_DUT
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              71 |           27 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             230 |           69 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------+--------------------------------------------+------------------+----------------+
| Clock Signal |            Enable Signal            |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+--------------+-------------------------------------+--------------------------------------------+------------------+----------------+
|  clk         |                                     |                                            |                3 |              3 |
|  clk         | clk_enable                          | u_HDL_DUT_tc/count2600[1]                  |                3 |             11 |
|  clk         | clk_enable                          | reset                                      |                6 |             14 |
|  clk         | clk_enable                          | Counter_Limited_out1[0]_i_1_n_0            |                4 |             16 |
|  clk         | u_HDL_DUT_tc/clk_enable_0           |                                            |               11 |             33 |
|  clk         | clk_enable                          | Discrete_Time_Integrator_x_reg[42]_i_1_n_0 |               11 |             37 |
|  clk         | Divide_out1_dlyBalance[42]_i_1_n_0  |                                            |               16 |             38 |
|  clk         | Unit_Delay_Enabled_Synchronous_out1 | reset                                      |               14 |             49 |
|  clk         | u_HDL_DUT_tc/E[0]                   | reset                                      |               31 |            103 |
+--------------+-------------------------------------+--------------------------------------------+------------------+----------------+


