{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541776816327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541776816328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  9 09:20:16 2018 " "Processing started: Fri Nov  9 09:20:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541776816328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776816328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776816329 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541776816570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541776816570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_to_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "decoder_2_to_4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/decoder_2_to_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832127 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_to_4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/decoder_2_to_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832128 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832129 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica2 " "Found entity 1: practica2" {  } { { "practica2.bdf" "" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1-function_table " "Found design unit 1: mux_4_to_1-function_table" {  } { { "mux_4_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/mux_4_to_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832130 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/mux_4_to_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7_segment-led_table " "Found design unit 1: bcd_to_7_segment-led_table" {  } { { "bcd_to_7_segment.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/bcd_to_7_segment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832131 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7_segment " "Found entity 1: bcd_to_7_segment" {  } { { "bcd_to_7_segment.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/bcd_to_7_segment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica3-bdf_type " "Found design unit 1: practica3-bdf_type" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica3.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832132 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica3 " "Found entity 1: practica3" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-table " "Found design unit 1: arithmetic_circuit-table" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/arithmetic_circuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832132 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/arithmetic_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/binary_to_bcd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832133 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/binary_to_bcd.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832134 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_circuit-table " "Found design unit 1: logic_circuit-table" {  } { { "logic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/logic_circuit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832135 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "logic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/logic_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_circuit-table " "Found design unit 1: shifter_circuit-table" {  } { { "shifter_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/shifter_circuit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832135 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_circuit " "Found entity 1: shifter_circuit" {  } { { "shifter_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/shifter_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-function_table " "Found design unit 1: mux_2_to_1-function_table" {  } { { "mux_2_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/mux_2_to_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832136 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/mux_2_to_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-function_table " "Found design unit 1: zero_detect-function_table" {  } { { "zero_detect.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/zero_detect.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832136 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "zero_detect.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/zero_detect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica4-bdf_type " "Found design unit 1: practica4-bdf_type" {  } { { "practica4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832137 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica4 " "Found entity 1: practica4" {  } { { "practica4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registry_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registry_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registry_file-table " "Found design unit 1: registry_file-table" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/registry_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832138 ""} { "Info" "ISGN_ENTITY_NAME" "1 registry_file " "Found entity 1: registry_file" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/registry_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica5-bdf_type " "Found design unit 1: practica5-bdf_type" {  } { { "practica5.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica5.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832139 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica5 " "Found entity 1: practica5" {  } { { "practica5.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-table " "Found design unit 1: ram-table" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/ram.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832140 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica6-bdf_type " "Found design unit 1: practica6-bdf_type" {  } { { "practica6.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica6.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832140 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica6 " "Found entity 1: practica6" {  } { { "practica6.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541776832140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776832140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica6 " "Elaborating entity \"practica6\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541776832211 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "WN practica6.vhd(52) " "VHDL Signal Declaration warning at practica6.vhd(52): used explicit default value for signal \"WN\" because signal was never assigned a value" {  } { { "practica6.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica6.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541776832213 "|practica6"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RN practica6.vhd(53) " "VHDL Signal Declaration warning at practica6.vhd(53): used explicit default value for signal \"RN\" because signal was never assigned a value" {  } { { "practica6.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica6.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1541776832213 "|practica6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:b2v_inst_ram " "Elaborating entity \"ram\" for hierarchy \"ram:b2v_inst_ram\"" {  } { { "practica6.vhd" "b2v_inst_ram" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica6.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541776832222 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ram.vhd(33) " "VHDL Process Statement warning at ram.vhd(33): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/ram.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541776832262 "|ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS ram.vhd(33) " "VHDL Process Statement warning at ram.vhd(33): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/ram.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1541776832262 "|ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practica2 practica2:b2v_inst_practica2 " "Elaborating entity \"practica2\" for hierarchy \"practica2:b2v_inst_practica2\"" {  } { { "practica6.vhd" "b2v_inst_practica2" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica6.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541776832264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 practica2:b2v_inst_practica2\|decoder_2_to_4:inst4 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"practica2:b2v_inst_practica2\|decoder_2_to_4:inst4\"" {  } { { "practica2.bdf" "inst4" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica2.bdf" { { 360 312 448 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541776832265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 practica2:b2v_inst_practica2\|cont2:inst3 " "Elaborating entity \"cont2\" for hierarchy \"practica2:b2v_inst_practica2\|cont2:inst3\"" {  } { { "practica2.bdf" "inst3" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica2.bdf" { { 216 128 280 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541776832266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq practica2:b2v_inst_practica2\|div_freq:inst2 " "Elaborating entity \"div_freq\" for hierarchy \"practica2:b2v_inst_practica2\|div_freq:inst2\"" {  } { { "practica2.bdf" "inst2" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica2.bdf" { { 216 -96 56 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541776832267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7_segment practica2:b2v_inst_practica2\|bcd_to_7_segment:inst5 " "Elaborating entity \"bcd_to_7_segment\" for hierarchy \"practica2:b2v_inst_practica2\|bcd_to_7_segment:inst5\"" {  } { { "practica2.bdf" "inst5" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica2.bdf" { { 176 592 736 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541776832268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1 practica2:b2v_inst_practica2\|mux_4_to_1:inst " "Elaborating entity \"mux_4_to_1\" for hierarchy \"practica2:b2v_inst_practica2\|mux_4_to_1:inst\"" {  } { { "practica2.bdf" "inst" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica6/practica2.bdf" { { 176 392 552 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541776832269 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541776837517 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541776839342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541776839342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3786 " "Implemented 3786 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541776839732 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541776839732 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3754 " "Implemented 3754 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541776839732 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541776839732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541776839752 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  9 09:20:39 2018 " "Processing ended: Fri Nov  9 09:20:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541776839752 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541776839752 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541776839752 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541776839752 ""}
