{"auto_keywords": [{"score": 0.04002553300900063, "phrase": "ota"}, {"score": 0.00481495049065317, "phrase": "double_recycling_technique"}, {"score": 0.004645057834614705, "phrase": "folded-cascode_ota._presented"}, {"score": 0.004401342842183475, "phrase": "double-recycling_folded_cascode"}, {"score": 0.003361069456060196, "phrase": "significant_performance_enhancement"}, {"score": 0.0031845067058084583, "phrase": "existing_folded_cascode"}, {"score": 0.0030171910207671205, "phrase": "folded_cascode"}, {"score": 0.0026126405272417783, "phrase": "theoretical_treatments"}, {"score": 0.0025202582748972122, "phrase": "computer_simulations"}, {"score": 0.0021049977753042253, "phrase": "proposed_drfc_ota."}], "paper_keywords": ["Operational transconductance amplifier (OTA)", " Current recycling", " Folded-cascode", " CMOS"], "paper_abstract": "Presented is a double-recycling folded cascode (DRFC) operational transconductance amplifier (OTA), demonstrating another phase of significant performance enhancement over the existing folded cascode, recycling folded cascode and improved recycling folded cascode counterparts. Theoretical treatments and computer simulations under the same 65 nm CMOS technology justify fairly the merits of the proposed DRFC OTA.", "paper_title": "Double recycling technique for folded-cascode OTA", "paper_id": "WOS:000301376100017"}