
---------- Begin Simulation Statistics ----------
final_tick                               13976362925055                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 177922                       # Simulator instruction rate (inst/s)
host_mem_usage                               17432564                       # Number of bytes of host memory used
host_op_rate                                   227874                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2606.53                       # Real time elapsed on the host
host_tick_rate                               11971645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   463758748                       # Number of instructions simulated
sim_ops                                     593961127                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031204                       # Number of seconds simulated
sim_ticks                                 31204441323                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         15                       # Number of instructions committed
system.cpu0.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8270598                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        17003                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16542197                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        17003                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu0.num_int_insts                          18                       # number of integer instructions
system.cpu0.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                           14                       # number of memory refs
system.cpu0.num_store_insts                        12                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        4     21.05%     21.05% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     21.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      5.26%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     26.32% # Class of executed instruction
system.cpu0.op_class::MemWrite                      5     26.32%     52.63% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2     10.53%     63.16% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 7     36.84%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        19                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           69                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests        94529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops          349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       189835                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops          349                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  17                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   23                       # Number of integer alu accesses
system.cpu1.num_int_insts                          23                       # number of integer instructions
system.cpu1.num_int_register_reads                 48                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                21                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            4                       # number of memory refs
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       19     82.61%     82.61% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     82.61% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     13.04%     95.65% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1      4.35%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1069172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2896                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      2139043                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2896                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    17                       # Number of float alu accesses
system.cpu2.num_fp_insts                           17                       # number of float instructions
system.cpu2.num_fp_register_reads                  36                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 17                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   10                       # Number of integer alu accesses
system.cpu2.num_int_insts                          10                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 5                       # number of times the integer registers were written
system.cpu2.num_load_insts                          5                       # Number of load instructions
system.cpu2.num_mem_refs                            5                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        5     22.73%     22.73% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     22.73% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  5     22.73%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     45.45% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 7     31.82%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     77.27% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  5     22.73%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        22                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1272335                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          507                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      2541112                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          507                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu3.num_fp_insts                           10                       # number of float instructions
system.cpu3.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu3.num_int_insts                          19                       # number of integer instructions
system.cpu3.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu3.num_load_insts                          6                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         4                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        21                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1441155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        2899651                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       856462                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1795414                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads          2040792                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes         1933262                       # number of cc regfile writes
system.switch_cpus0.committedInsts           53368110                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             66563345                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.755861                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.755861                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads         89296859                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        50312285                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 338973                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts          162                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches          572894                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.710769                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            29771496                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores           4070873                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles           3402                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     25669013                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts          133                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts      4071277                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts     66574954                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     25700623                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts          412                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts     66604066                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents          1068                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     13801673                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles           707                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     13818098                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents          558                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect          158                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers         73682250                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count             66571781                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655761                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers         48317953                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.710425                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent              66571864                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads        64727577                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       11517484                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.569521                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.569521                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass           32      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11229727     16.86%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       241519      0.36%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       178902      0.27%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc       107340      0.16%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     14009305     21.03%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp        17890      0.03%     38.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt        98519      0.15%     38.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv        26835      0.04%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     10922763     16.40%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      5931001      8.90%     64.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       707107      1.06%     65.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     19769738     29.68%     94.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite      3363803      5.05%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      66604481                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses       54583402                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    108490512                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     53881695                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes     53892317                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt             988789                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.014846                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           7177      0.73%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd           72      0.01%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        58335      5.90%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      6.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        297485     30.09%     36.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9097      0.92%     37.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead       572149     57.86%     95.50% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        44474      4.50%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      13009836                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    119075285                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12690086                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     12694795                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded          66574954                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued         66604481                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        11600                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued           22                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined         9014                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     93368027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.713354                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.361077                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     64425302     69.00%     69.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     12315219     13.19%     82.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      6568824      7.04%     89.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      3801503      4.07%     93.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      3328355      3.56%     96.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1744212      1.87%     98.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       732813      0.78%     99.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       298645      0.32%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       153154      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     93368027                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.710774                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads        50455                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7680                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     25669013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4071277                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads       33431081                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                93707000                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  48645                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads         87881703                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       103787223                       # number of cc regfile writes
system.switch_cpus1.committedInsts          102467059                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            148640502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.914509                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.914509                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads          2605933                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes         2590110                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  67198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1396592                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        16151911                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.160682                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            35043347                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          10795218                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       19047109                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     28427916                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         2378                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     15271600                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    255937000                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     24248129                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2497917                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    202471007                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         55557                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents       284126                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1360845                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles       332449                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         8101                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       550395                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       846197                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        295581265                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            200508942                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.543081                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        160524566                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.139743                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             202242483                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       325591907                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      175226977                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.093484                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.093484                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1285242      0.63%      0.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    163739831     79.89%     80.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3805055      1.86%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     22103141     10.78%     93.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8796407      4.29%     97.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead      2628193      1.28%     98.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite      2611062      1.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     204968931                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses        6372187                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads     11614697                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses      5187902                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes     10118062                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            3225746                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.015738                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1317345     40.84%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     40.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        140008      4.34%     45.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       635461     19.70%     64.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead       792089     24.56%     89.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       340843     10.57%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     200537248                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    495276182                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    195321040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    353123324                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         255931592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        204968931                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         5408                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    107296421                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued        87476                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5164                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined    169499403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     93639802                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.188908                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.223977                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     35456261     37.86%     37.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8748044      9.34%     47.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10043903     10.73%     57.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     12022266     12.84%     70.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11126158     11.88%     82.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7135215      7.62%     90.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      5023192      5.36%     95.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      2931680      3.13%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1153083      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     93639802                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.187339                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      4322849                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       275493                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     28427916                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     15271600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads       72077626                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                93707000                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads         21076417                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        24418296                       # number of cc regfile writes
system.switch_cpus2.committedInsts           57923514                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             81606180                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.617771                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.617771                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         95263474                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        46588804                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  65122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts         6868                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches         3349118                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.871689                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            21510434                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           4298117                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       28429969                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     17224751                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         1550                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      4304192                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     81763656                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     17212317                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        17587                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     81683346                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        122223                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      4995817                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles          7269                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      5302927                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          515                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect         2213                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect         4655                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        102745435                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             81665953                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.617192                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         63413658                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.871503                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              81671382                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        70226375                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       25684212                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.618134                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.618134                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass         2175      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     31391158     38.42%     38.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         3510      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            7      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd           89      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     38.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       350658      0.43%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc          525      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     11405681     13.96%     52.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     52.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     52.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      1751711      2.14%     54.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv       343799      0.42%     55.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     14451361     17.69%     73.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt       482523      0.59%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     73.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1259136      1.54%     75.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        31310      0.04%     75.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     15960303     19.54%     94.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      4266987      5.22%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      81700933                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       54139546                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    106765645                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     52602734                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     52771971                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            1584808                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019398                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          26290      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu         84315      5.32%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      6.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       281210     17.74%     24.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     24.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     24.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt         1257      0.08%     24.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            1      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     24.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult      1002461     63.25%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt           17      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     88.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         44724      2.82%     90.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          415      0.03%     90.91% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       140875      8.89%     99.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite         3243      0.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      29144020                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    151864552                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     29063219                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     29149669                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          81763647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         81700933                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined       157476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued         1645                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined       270278                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     93641878                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.872483                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.103872                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     75496175     80.62%     80.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      3612213      3.86%     84.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1889040      2.02%     86.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      1472073      1.57%     88.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      1758831      1.88%     89.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2241530      2.39%     92.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2016139      2.15%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1692403      1.81%     96.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3463474      3.70%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     93641878                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.871877                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      1035234                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       955281                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     17224751                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4304192                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       34017841                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                93707000                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads         45137731                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        54345484                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.374828                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.374828                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        404200006                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       198342997                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  21696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       153381                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches         2765460                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            3.202037                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            98352652                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          23618074                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       16788103                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     75346867                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        65191                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     23699190                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    303149662                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     74734578                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       245729                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    300053265                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        204287                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents       489965                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        153412                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles       757157                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         4097                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect        34498                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       118883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        455459467                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            299933265                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.525707                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        239438261                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              3.200756                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             300004548                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       312021934                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       73201646                       # number of integer regfile writes
system.switch_cpus3.ipc                      2.667890                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                2.667890                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass        53223      0.02%      0.02% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     86556432     28.82%     28.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu       187376      0.06%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     55718332     18.55%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      3366042      1.12%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     55938999     18.63%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     10869574      3.62%     70.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4012381      1.34%     72.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     63950660     21.30%     93.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     19615097      6.53%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     300298995                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      233483384                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    453633955                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    219943969                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    224540566                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13911209                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.046325                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          77634      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu           608      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd      2967686     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt           49      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult      6649641     47.80%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        286221      2.06%     71.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       168418      1.21%     72.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      3705761     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite        55191      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses      80673597                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    254697695                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     79989296                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes     84611710                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         303149662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        300298995                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5998586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       137148                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined      9330848                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     93685304                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     3.205401                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.871067                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29922902     31.94%     31.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      5826452      6.22%     38.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      7740498      8.26%     46.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6914269      7.38%     53.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9661456     10.31%     64.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8698714      9.29%     73.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      8848725      9.45%     82.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5561308      5.94%     88.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     10510980     11.22%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     93685304                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  3.204659                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      5167674                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1870387                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     75346867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     23699190                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      104157032                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                93707000                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    106                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            9                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     25336212                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25336221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            9                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     25336212                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25336221                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      4261818                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4261823                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      4261818                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4261823                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  45613082231                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  45613082231                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  45613082231                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  45613082231                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           14                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     29598030                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     29598044                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           14                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     29598030                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     29598044                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.357143                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.143990                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.143990                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.357143                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.143990                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.143990                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 10702.728796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 10702.716239                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 10702.728796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 10702.716239                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         8714                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          186                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2846                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     3.061841                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3905590                       # number of writebacks
system.cpu0.dcache.writebacks::total          3905590                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data       355707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       355707                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data       355707                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       355707                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      3906111                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3906111                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      3906111                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3906111                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  42467121008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  42467121008                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  42467121008                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  42467121008                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.131972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.131972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.131972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.131972                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10871.969846                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10871.969846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10871.969846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10871.969846                       # average overall mshr miss latency
system.cpu0.dcache.replacements               3905590                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     21532447                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       21532447                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      3995195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3995197                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  40644419229                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  40644419229                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     25527642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     25527644                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.156505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.156505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 10173.325515                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10173.320422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data       355591                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       355591                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      3639604                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      3639604                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  37587855852                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  37587855852                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.142575                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.142575                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 10327.457562                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10327.457562                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            9                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      3803765                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3803774                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            3                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       266623                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       266626                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data   4968663002                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   4968663002                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      4070388                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4070400                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.065503                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065504                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 18635.537827                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 18635.328145                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       266507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       266507                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data   4879265156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4879265156                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.065475                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065474                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 18308.206374                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18308.206374                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.018171                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           29242337                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3906102                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.486322                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.039106                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   510.979065                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000076                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.998006                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998082                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          280                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        240690454                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       240690454                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                         12                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      1067290                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1067313                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      1067290                       # number of overall hits
system.cpu0.icache.overall_hits::total        1067313                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst      4365684                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4365687                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst      4365684                       # number of overall misses
system.cpu0.icache.overall_misses::total      4365687                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst  22046546385                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  22046546385                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst  22046546385                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  22046546385                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           26                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      5432974                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      5433000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           26                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      5432974                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      5433000                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.115385                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.803553                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.803550                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.115385                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.803553                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.803550                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst  5049.963851                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5049.960381                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst  5049.963851                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5049.960381                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4364987                       # number of writebacks
system.cpu0.icache.writebacks::total          4364987                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst          190                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst          190                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst      4365494                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4365494                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst      4365494                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4365494                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst  20591006382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  20591006382                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst  20591006382                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  20591006382                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.803518                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.803514                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.803518                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.803514                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst  4716.764330                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4716.764330                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst  4716.764330                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4716.764330                       # average overall mshr miss latency
system.cpu0.icache.replacements               4364987                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      1067290                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1067313                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst      4365684                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4365687                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst  22046546385                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  22046546385                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      5432974                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      5433000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.803553                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.803550                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst  5049.963851                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5049.960381                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst          190                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst      4365494                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4365494                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst  20591006382                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  20591006382                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.803518                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.803514                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst  4716.764330                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4716.764330                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.578324                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            5432809                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4365496                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             1.244488                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     1.003547                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   507.574777                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.001960                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.991357                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993317                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         47829496                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        47829496                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        8005101                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       364074                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      8187028                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq           21                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp           21                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        266497                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       266497                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      8005102                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     13095980                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     11717836                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           24813816                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port    558750912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    499948288                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1058699200                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       280525                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               17953600                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       8552145                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.001989                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.044548                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             8535139     99.80%     99.80% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               17006      0.20%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         8552145                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     11016753219                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization          35.3                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy     4393962639                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization         14.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     3905890068                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization         12.5                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst      4363946                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3639922                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        8003868                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst      4363946                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3639922                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       8003868                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst         1548                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       266175                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       267731                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst         1548                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       266175                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       267731                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     78150105                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  21487342482                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  21565492587                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     78150105                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  21487342482                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  21565492587                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst      4365494                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      3906097                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8271599                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst      4365494                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      3906097                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8271599                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.000355                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.068143                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.032368                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.000355                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.068143                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.032368                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 50484.563953                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 80726.373559                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 80549.105584                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 50484.563953                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 80726.373559                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 80549.105584                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       280525                       # number of writebacks
system.cpu0.l2cache.writebacks::total          280525                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst         1548                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       266174                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       267722                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst         1548                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       266174                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       267722                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     77634621                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  21398613966                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  21476248587                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     77634621                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  21398613966                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  21476248587                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000355                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.068143                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.032366                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000355                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.068143                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.032366                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 50151.563953                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 80393.329048                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 80218.467616                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 50151.563953                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 80393.329048                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 80218.467616                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               280525                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       298764                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       298764                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       298764                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       298764                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      7971810                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      7971810                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      7971810                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      7971810                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data           21                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total           21                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       201099                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       201099                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data        65395                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total        65398                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data   3777884667                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total   3777884667                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       266494                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       266497                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.245390                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.245399                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 57770.237281                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 57767.587189                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data        65395                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total        65395                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   3756108132                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   3756108132                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.245390                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.245387                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 57437.237281                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 57437.237281                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst      4363946                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3438823                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      7802769                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst         1548                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       200780                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       202333                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     78150105                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  17709457815                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  17787607920                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst      4365494                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      3639603                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      8005102                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.000355                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.055165                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.025276                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 50484.563953                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 88203.296220                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 87912.539823                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1548                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       200779                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       202327                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     77634621                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  17642505834                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  17720140455                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.000355                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.055165                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025275                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 50151.563953                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 87870.274451                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87581.689320                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4076.276872                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16542193                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          284621                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           58.120072                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   373.960297                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.112228                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.901744                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   127.040227                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  3572.262377                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.091299                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000027                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000708                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.031016                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.872134                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.995185                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          638                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2693                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          648                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4           67                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       264959725                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      264959725                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  31204431000                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30143.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30143.numOps                      0                       # Number of Ops committed
system.cpu0.thread30143.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     27118567                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27118567                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     27717263                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27717263                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       151804                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        151808                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       192882                       # number of overall misses
system.cpu1.dcache.overall_misses::total       192886                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  11725373223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  11725373223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  11725373223                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  11725373223                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     27270371                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27270375                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     27910145                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27910149                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005567                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005567                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.006911                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006911                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 77240.212531                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77238.177323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 60790.396320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 60789.135671                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       176585                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            394                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   448.185279                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        94462                       # number of writebacks
system.cpu1.dcache.writebacks::total            94462                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        64942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        64942                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64942                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data        86862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        86862                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data        95037                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95037                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   5130843021                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5130843021                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   5687626014                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5687626014                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003185                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003405                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003405                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 59068.902639                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59068.902639                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 59846.438903                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59846.438903                       # average overall mshr miss latency
system.cpu1.dcache.replacements                 94462                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     20619849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       20619849                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       114887                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       114890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   8890162272                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8890162272                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     20734736                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20734739                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.005541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.005541                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 77381.794912                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77379.774323                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        64904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64904                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data        49983                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49983                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   2310284403                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2310284403                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.002411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002411                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 46221.403337                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46221.403337                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      6498718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6498718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        36917                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        36918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   2835210951                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2835210951                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      6535635                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6535636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data            1                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.005649                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005649                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 76799.603191                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 76797.522916                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           38                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        36879                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        36879                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   2820558618                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2820558618                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.005643                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005643                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 76481.428943                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76481.428943                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       598696                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       598696                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        41078                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        41078                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       639774                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       639774                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.064207                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.064207                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data         8175                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total         8175                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    556782993                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    556782993                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.012778                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.012778                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 68108.011376                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 68108.011376                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.014878                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           27812325                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            94974                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           292.841462                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.028565                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   509.986312                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000056                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.996067                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996123                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          375                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        223376166                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       223376166                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          1                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     28032218                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        28032240                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     28032218                       # number of overall hits
system.cpu1.icache.overall_hits::total       28032240                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          435                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           437                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          435                       # number of overall misses
system.cpu1.icache.overall_misses::total          437                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     44473149                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     44473149                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     44473149                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     44473149                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     28032653                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     28032677                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     28032653                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     28032677                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 102237.124138                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 101769.219680                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 102237.124138                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 101769.219680                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst          105                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          105                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst          105                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          105                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          330                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          330                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          330                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     35730234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35730234                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     35730234                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35730234                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 108273.436364                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 108273.436364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 108273.436364                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 108273.436364                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     28032218                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       28032240                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          435                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          437                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     44473149                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     44473149                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     28032653                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     28032677                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 102237.124138                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 101769.219680                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst          105                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          105                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          330                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          330                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     35730234                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35730234                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 108273.436364                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 108273.436364                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          324.763101                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           28032572                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              332                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         84435.457831                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   322.763101                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.630397                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.634303                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          332                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          329                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.648438                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        224261748                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       224261748                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp          58492                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty        79087                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean        55686                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq           66                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp           66                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         36814                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        36814                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq        58493                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          664                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       284543                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             285207                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        21248                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     12123904                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            12145152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        40311                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2579904                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        135684                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.003088                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.055485                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              135265     99.69%     99.69% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                 419      0.31%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          135684                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       126124749                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         329670                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy       94897008                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data        50908                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total          50908                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data        50908                       # number of overall hits
system.cpu1.l2cache.overall_hits::total         50908                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          330                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        44063                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        44399                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          330                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        44063                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        44399                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     35508123                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   5432802759                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   5468310882                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     35508123                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   5432802759                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   5468310882                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          330                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data        94971                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        95307                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          330                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data        94971                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        95307                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.463963                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.465852                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.463963                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.465852                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 107600.372727                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 123296.252162                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 123162.928940                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 107600.372727                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 123296.252162                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 123162.928940                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        40311                       # number of writebacks
system.cpu1.l2cache.writebacks::total           40311                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          330                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        44063                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        44393                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          330                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        44063                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        44393                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     35398233                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   5418130113                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   5453528346                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     35398233                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   5418130113                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   5453528346                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.463963                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.465790                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.463963                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.465790                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 107267.372727                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 122963.259719                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 122846.582704                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 107267.372727                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 122963.259719                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 122846.582704                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                40311                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks        57415                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total        57415                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks        57415                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total        57415                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks        36978                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total        36978                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks        36978                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total        36978                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data           66                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total           66                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data           66                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total           66                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        13669                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        13669                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data        23144                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total        23145                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data   2745390861                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total   2745390861                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        36813                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        36814                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.628691                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.628701                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 118622.142283                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 118617.017110                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data        23144                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total        23144                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2737683909                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   2737683909                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.628691                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.628674                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 118289.142283                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 118289.142283                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        37239                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        37239                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          330                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        20919                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        21254                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     35508123                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2687411898                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   2722920021                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data        58158                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total        58493                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.359693                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.363360                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 107600.372727                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 128467.512692                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 128113.297309                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          330                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        20919                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        21249                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     35398233                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2680446204                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   2715844437                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.359693                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.363274                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 107267.372727                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 128134.528610                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 127810.458704                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3968.710374                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            189765                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           44407                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            4.273313                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     2.026344                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.109353                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     3.095553                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    24.831769                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3938.647355                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000495                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000027                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000756                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.006062                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.961584                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.968923                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1252                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2142                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          505                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         3080663                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        3080663                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  31204431000                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-23369.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-23369.numOps                     0                       # Number of Ops committed
system.cpu1.thread-23369.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     16650295                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16650297                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     16860793                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16860795                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3319601                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3319604                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3377486                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3377489                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 159337209957                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 159337209957                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 159337209957                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 159337209957                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     19969896                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19969901                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     20238279                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     20238284                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.600000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.166230                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.166230                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.600000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.166886                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.166886                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 47998.904072                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47998.860695                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 47176.275477                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47176.233574                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1187                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          729                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    59.350000                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    66.272727                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1068888                       # number of writebacks
system.cpu2.dcache.writebacks::total          1068888                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      2283561                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2283561                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      2283561                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2283561                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1036040                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1036040                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1069673                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1069673                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  69938326329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  69938326329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  73651426179                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  73651426179                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.051880                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.051880                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.052854                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.052854                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 67505.430610                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 67505.430610                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 68854.150922                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 68854.150922                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1068888                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     12614856                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12614858                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3057846                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3057849                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 142080044067                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 142080044067                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     15672702                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     15672707                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.600000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.195106                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.195107                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 46464.094028                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46464.048443                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      2283532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2283532                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       774314                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       774314                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  52768747098                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52768747098                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.049405                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.049405                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 68149.028815                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 68149.028815                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      4035439                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4035439                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       261755                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       261755                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  17257165890                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  17257165890                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      4297194                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4297194                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.060913                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.060913                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 65928.696262                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65928.696262                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data           29                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       261726                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       261726                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  17169579231                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  17169579231                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.060906                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.060906                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 65601.351150                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65601.351150                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       210498                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       210498                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data        57885                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        57885                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       268383                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       268383                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.215681                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.215681                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        33633                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        33633                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3713099850                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3713099850                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.125317                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.125317                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 110400.495050                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 110400.495050                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.601351                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           17930475                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1069400                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.766855                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158486396                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.045126                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.556225                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000088                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999133                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999221                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          380                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        162975672                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       162975672                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           18                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      5071562                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5071580                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           18                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      5071562                       # number of overall hits
system.cpu2.icache.overall_hits::total        5071580                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          540                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           542                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          540                       # number of overall misses
system.cpu2.icache.overall_misses::total          542                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     52758189                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     52758189                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     52758189                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     52758189                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           20                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5072102                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5072122                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           20                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5072102                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5072122                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.100000                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000106                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000107                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.100000                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000106                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000107                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 97700.350000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 97339.832103                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 97700.350000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 97339.832103                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks            8                       # number of writebacks
system.cpu2.icache.writebacks::total                8                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           72                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           72                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          468                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          468                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          468                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          468                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     46502451                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     46502451                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     46502451                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     46502451                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000092                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000092                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000092                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000092                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 99364.211538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 99364.211538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 99364.211538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 99364.211538                       # average overall mshr miss latency
system.cpu2.icache.replacements                     8                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           18                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      5071562                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5071580                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          540                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          542                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     52758189                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     52758189                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           20                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5072102                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5072122                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.100000                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000106                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000107                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 97700.350000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 97339.832103                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           72                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           72                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          468                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          468                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     46502451                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     46502451                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000092                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 99364.211538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 99364.211538                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          257.155143                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5072050                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              470                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         10791.595745                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   255.155143                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.498350                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.502256                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          359                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         40577446                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        40577446                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         20                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp         808420                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       617744                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      1476003                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq          276                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp          276                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        261451                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       261450                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq       808420                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          948                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3208241                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            3209189                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        30592                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    136850432                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           136881024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1024851                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               65590464                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2094998                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001385                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.037193                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2092096     99.86%     99.86% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                2902      0.14%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2094998                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      1424184390                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           4.6                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         467532                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1068419511                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          3.4                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst            1                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data        43338                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total          43339                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst            1                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data        43338                       # number of overall hits
system.cpu2.l2cache.overall_hits::total         43339                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          467                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1026060                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1026532                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          467                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1026060                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1026532                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     46181439                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  72663884712                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  72710066151                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     46181439                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  72663884712                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  72710066151                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          468                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1069398                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1069871                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          468                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1069398                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1069871                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.997863                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.959474                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.959491                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.997863                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.959474                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.959491                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 98889.591006                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 70818.358295                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 70830.783795                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 98889.591006                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 70818.358295                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 70830.783795                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1024851                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1024851                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          467                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1026060                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1026527                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          467                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1026060                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1026527                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     46025928                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  72322207065                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  72368232993                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     46025928                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  72322207065                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  72368232993                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.997863                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.959474                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.959487                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.997863                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.959474                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.959487                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 98556.591006                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 70485.358619                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 70498.129122                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 98556.591006                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 70485.358619                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 70498.129122                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1024851                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       290796                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       290796                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       290796                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       290796                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       778094                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       778094                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       778094                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       778094                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data          267                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total          267                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            9                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data       128871                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total       128871                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data          276                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total          276                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.032609                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.032609                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        14319                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        14319                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            9                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            9                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data       162504                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       162504                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.032609                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.032609                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        18056                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18056                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data         3347                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total         3347                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       258104                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       258104                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  16955927433                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  16955927433                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       261451                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       261451                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.987198                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.987198                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 65694.167595                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 65694.167595                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       258104                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       258104                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  16869979134                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  16869979134                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.987198                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.987198                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 65361.168885                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 65361.168885                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data        39991                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        39992                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          467                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       767956                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       768428                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     46181439                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  55707957279                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  55754138718                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          468                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data       807947                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total       808420                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.997863                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.950503                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.950531                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 98889.591006                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 72540.558677                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 72556.099879                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          467                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       767956                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       768423                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     46025928                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  55452227931                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  55498253859                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.997863                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.950503                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.950524                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 98556.591006                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 72207.558677                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72223.571990                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4072.790447                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           2139034                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1028947                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.078857                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    11.683908                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.017482                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.022599                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     2.758198                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4058.308259                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.002853                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000004                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000006                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000673                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.990798                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994334                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1064                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2913                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        35253539                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       35253539                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  31204431000                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30143.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30143.numOps                      0                       # Number of Ops committed
system.cpu2.thread30143.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     89555866                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        89555870                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     89555866                       # number of overall hits
system.cpu3.dcache.overall_hits::total       89555870                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      5019069                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5019075                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      5019070                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5019076                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data  44587336031                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  44587336031                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data  44587336031                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  44587336031                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     94574935                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     94574945                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     94574936                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     94574946                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.600000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.053070                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.053070                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.600000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.053070                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.053070                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  8883.586982                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  8883.576362                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  8883.585212                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  8883.574592                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          584                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          292                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1268127                       # number of writebacks
system.cpu3.dcache.writebacks::total          1268127                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3746226                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3746226                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3746226                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3746226                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1272843                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1272843                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1272844                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1272844                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  17177836967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  17177836967                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  17177936867                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  17177936867                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.013459                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013459                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.013459                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013459                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 13495.644763                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 13495.644763                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 13495.712646                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 13495.712646                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1268127                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            1                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     66042136                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       66042137                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            5                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      4985067                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4985072                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data  44411230647                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  44411230647                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     71027203                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     71027209                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.833333                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.070185                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.070185                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  8908.853311                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  8908.844375                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3746217                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3746217                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      1238850                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1238850                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  17013064905                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17013064905                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 13732.949837                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13732.949837                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            3                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     23513730                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      23513733                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        34002                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        34003                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    176105384                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    176105384                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.250000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.001444                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001444                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  5179.265455                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5179.113137                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        33993                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        33993                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    164772062                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    164772062                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.001444                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.001444                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  4847.235078                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4847.235078                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data        99900                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.755966                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           90829381                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268639                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.595924                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158484398                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.006896                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   509.749070                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.003920                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.995604                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999523                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        757868207                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       757868207                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           23                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     20651606                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        20651629                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           23                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     20651606                       # number of overall hits
system.cpu3.icache.overall_hits::total       20651629                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          149                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           151                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          149                       # number of overall misses
system.cpu3.icache.overall_misses::total          151                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     15070914                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     15070914                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     15070914                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     15070914                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     20651755                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     20651780                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     20651755                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     20651780                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.080000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.080000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 101147.073826                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 99807.377483                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 101147.073826                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 99807.377483                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          134                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     13838481                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13838481                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     13838481                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13838481                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 103272.246269                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 103272.246269                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 103272.246269                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 103272.246269                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           23                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     20651606                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       20651629                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          149                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     15070914                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     15070914                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     20651755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     20651780                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 101147.073826                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 99807.377483                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     13838481                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13838481                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 103272.246269                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 103272.246269                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          132.747592                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           20651765                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         151851.213235                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   130.747592                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.255366                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.259273                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        165214376                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       165214376                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1238989                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       304686                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      1079414                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         4208                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         4208                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         29786                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        29786                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1238991                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3813823                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            3814095                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    162353024                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           162361728                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                       115973                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                7422272                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       1388958                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000449                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.021174                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             1388335     99.96%     99.96% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 623      0.04%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         1388958                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      1690760214                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           5.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1268765631                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          4.1                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1149070                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1149071                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1149070                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1149071                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          133                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data       119565                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total       119706                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          133                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data       119565                       # number of overall misses
system.cpu3.l2cache.overall_misses::total       119706                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     13742244                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  11987756577                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  12001498821                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     13742244                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  11987756577                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  12001498821                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          134                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1268635                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1268777                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          134                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1268635                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1268777                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.094247                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.094348                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.094247                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.094348                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 103325.142857                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 100261.419119                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 100258.122575                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 103325.142857                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 100261.419119                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 100258.122575                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks       115973                       # number of writebacks
system.cpu3.l2cache.writebacks::total          115973                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data       119565                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total       119698                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data       119565                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total       119698                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     13697955                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  11947941432                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  11961639387                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     13697955                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  11947941432                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  11961639387                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.094247                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.094341                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.094247                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.094341                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 102992.142857                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 99928.419119                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 99931.823314                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 102992.142857                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 99928.419119                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 99931.823314                       # average overall mshr miss latency
system.cpu3.l2cache.replacements               115973                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       289081                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       289081                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       289081                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       289081                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       978930                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       978930                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       978930                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       978930                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         4208                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         4208                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         4208                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         4208                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        29366                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        29366                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data          419                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total          420                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data     14706945                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     14706945                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        29785                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        29786                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.014067                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.014101                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 35100.107399                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 35016.535714                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data          419                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total          419                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     14567418                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     14567418                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.014067                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.014067                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 34767.107399                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 34767.107399                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      1119704                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      1119705                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       119146                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       119286                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     13742244                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11973049632                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  11986791876                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1238850                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1238991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.096175                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.096277                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 103325.142857                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 100490.571501                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 100487.834918                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       119146                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       119279                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     13697955                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  11933374014                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  11947071969                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.096175                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.096271                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 102992.142857                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 100157.571501                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100160.732141                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        4046.008886                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           2540996                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs          120069                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           21.162798                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158484065                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    61.744336                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.024085                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.737385                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst     3.129337                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  3980.373744                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.015074                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000006                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000180                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.000764                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.971771                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.987795                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2709                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          708                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        40776005                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       40776005                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494055                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  31204431000                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1111299                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        629071                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean       1011381                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            656911                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                 9                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp                9                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             347067                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            347066                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1111299                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       798982                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       128758                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3075047                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       354878                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 4357665                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     34000128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      5399040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    131103808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     15051008                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                185553984                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            856447                       # Total snoops (count)
system.l3bus.snoopTraffic                    12770304                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2314968                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2314968    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2314968                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1445508384                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                4.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           178477152                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            29652056                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           684056425                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy            79911096                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst          942                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       124873                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data          663                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       375164                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data        17756                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              519398                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst          942                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       124873                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data          663                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       375164                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data        17756                       # number of overall hits
system.l3cache.overall_hits::total             519398                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            4                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          606                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       141301                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          330                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        43399                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          467                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       650896                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       101809                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            938968                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            4                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          606                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       141301                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          330                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        43399                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          467                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       650896                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       101809                       # number of overall misses
system.l3cache.overall_misses::total           938968                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     57349593                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  18451870968                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     34077888                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   5231675415                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     44156799                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  62959410515                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     13164489                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  11218865555                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  98010571222                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     57349593                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  18451870968                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     34077888                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   5231675415                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     44156799                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  62959410515                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     13164489                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  11218865555                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  98010571222                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            4                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst         1548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       266174                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          330                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        44062                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          467                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1026060                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data       119565                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1458366                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            4                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst         1548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       266174                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          330                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        44062                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          467                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1026060                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data       119565                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1458366                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.391473                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.530860                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.984953                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.634364                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.851495                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.643849                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.391473                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.530860                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.984953                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.634364                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.851495                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.643849                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 94636.292079                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 130585.565339                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 103266.327273                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 120548.294085                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 94554.173448                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 96727.296703                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 98981.120301                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 110195.223949                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 104381.162321                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 94636.292079                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 130585.565339                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 103266.327273                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 120548.294085                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 94554.173448                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 96727.296703                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 98981.120301                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 110195.223949                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 104381.162321                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         199536                       # number of writebacks
system.l3cache.writebacks::total               199536                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          606                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       141301                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          330                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        43399                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          467                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       650896                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       101809                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       938941                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          606                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       141301                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          330                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        43399                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          467                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       650896                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       101809                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       938941                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     53313633                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  17510806308                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     31880088                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   4942638075                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     41046579                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  58624449815                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     12278709                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  10540817615                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  91757230822                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     53313633                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  17510806308                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     31880088                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   4942638075                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     41046579                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  58624449815                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     12278709                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  10540817615                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  91757230822                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.391473                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.530860                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.984953                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.634364                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.851495                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.643831                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.391473                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.530860                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.984953                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.634364                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.851495                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.643831                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87976.292079                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 123925.565339                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 96606.327273                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 113888.294085                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87894.173448                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 90067.306935                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92321.120301                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 103535.223949                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 97724.170978                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87976.292079                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 123925.565339                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 96606.327273                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 113888.294085                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87894.173448                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 90067.306935                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92321.120301                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 103535.223949                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 97724.170978                       # average overall mshr miss latency
system.l3cache.replacements                    856447                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       429535                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       429535                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       429535                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       429535                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks      1011381                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total      1011381                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks      1011381                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total      1011381                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            9                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total               9                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data        35265                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data            2                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data        98929                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data          361                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           134557                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data        30130                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        23142                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data       159175                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data           58                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         212510                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   2937490569                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   2644583764                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data  14449321205                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data      7834158                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  20039229696                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data        65395                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data        23144                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       258104                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data          419                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       347067                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.460739                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.999914                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.616709                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.138425                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.612303                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 97493.878825                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 114276.370409                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 90776.322946                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 135071.689655                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 94297.819848                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        30130                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        23142                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data       159175                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data           58                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       212505                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   2736824769                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2490458044                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  13389222365                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data      7447878                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  18623953056                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.460739                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.999914                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.616709                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.138425                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.612288                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 90833.878825                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 107616.370409                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 84116.364787                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 128411.689655                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 87640.069909                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst          942                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        89608                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data          661                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       276235                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data        17395                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       384841                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          606                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       111171                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          330                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        20257                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          467                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       491721                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       101751                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       726458                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     57349593                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  15514380399                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     34077888                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   2587091651                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     44156799                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  48510089310                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     13164489                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  11211031397                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  77971341526                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst         1548                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       200779                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          330                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        20918                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          467                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       767956                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       119146                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1111299                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.391473                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.553698                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.968400                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.640298                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.854003                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.653702                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 94636.292079                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 139554.203875                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 103266.327273                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 127713.464531                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 94554.173448                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 98653.686359                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 98981.120301                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 110181.043891                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 107330.831963                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          606                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       111171                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          330                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        20257                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          467                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       491721                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       101751                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       726436                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     53313633                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  14773981539                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     31880088                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2452180031                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     41046579                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  45235227450                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     12278709                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  10533369737                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  73133277766                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.391473                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.553698                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.968400                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.640298                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.854003                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.653682                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 87976.292079                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 132894.203875                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 96606.327273                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 121053.464531                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 87894.173448                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 91993.686359                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 92321.120301                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 103521.043891                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 100674.082460                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            60341.524738                       # Cycle average of tags in use
system.l3cache.tags.total_refs                1960323                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1440914                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.360472                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945206378123                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 60341.524738                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.920739                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.920739                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65060                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1980                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        21803                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        41079                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.992737                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             47829570                       # Number of tag accesses
system.l3cache.tags.data_accesses            47829570                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199535.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    141301.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       330.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     43396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    650887.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    101774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000756737547                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12425                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12425                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1850927                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             189236                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      938941                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199535                       # Number of write requests accepted
system.mem_ctrls.readBursts                    938941                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199535                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      53.97                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                938941                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199535                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  311018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  232371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  165405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  108488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   51952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   26291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   10544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  10036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  11568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  12424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  12881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  13231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  13560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  13921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  14119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  14258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  14329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  13367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        12425                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.564185                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.432484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    539.629465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        12422     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::59392-60415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12425                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12425                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.054567                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.050640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.377767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            12109     97.46%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               77      0.62%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              159      1.28%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               55      0.44%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.13%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12425                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                60092224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12770240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1925.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    409.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   31204353411                       # Total gap between requests
system.mem_ctrls.avgGap                      27408.88                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        38784                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      9043264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        21120                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2777344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     41656768                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data      6513536                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12766592                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1242899.996142962482                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 289806951.080852687359                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 676826.730572900386                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 89004766.060429036617                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 957812.373265286209                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 1334962788.431525468826                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 272781.682321805274                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 208737465.688867747784                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 409127401.700669765472                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          606                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       141301                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          330                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        43399                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       650896                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       101809                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199535                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     30607296                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  12212757812                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     19513628                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   3314968492                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     23539210                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  34231271843                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      7293801                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data   6724487427                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1649720641233                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     50507.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     86430.80                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     59132.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     76383.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     50405.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     52591.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     54840.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     66050.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8267825.90                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           491100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               7662                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    15582                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  61075                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           17                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            8                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            4                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            1                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        38784                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      9043264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        21120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2777536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     41657280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data      6515776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      60093888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        38784                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        21120                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12770240                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12770240                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          606                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       141301                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          330                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        43399                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       650895                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       101809                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         938967                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199535                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199535                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         6153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        10255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         8204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         4102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         6153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         4102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        12306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1242900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    289806951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst       676827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     89010919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst       957812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data   1334979196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst       272782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    208809250                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1925812014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         6153                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         4102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         4102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1242900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst       676827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst       957812                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst       272782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3168780                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    409244308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       409244308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    409244308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         6153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        10255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         8204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         4102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         6153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         4102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        12306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1242900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    289806951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst       676827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     89010919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst       957812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data   1334979196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst       272782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    208809250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      2335056322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               938894                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199478                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        29487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        29188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        31167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        29720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        28893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        28745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        29298                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        28582                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        31365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        30983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        29991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        28988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        28120                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        28713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        29479                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        29179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        29908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        28065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        29333                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        28824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        29040                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        27831                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        28843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        29009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        29493                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        27589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        29202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7080                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7136                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         5645                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         5719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         5496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         6796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6255                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7083                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         5707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         6482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         6142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         6368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         5732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         6243                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         6257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         6740                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         6766                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         7189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         5979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         5751                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         5483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         5933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         5881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         5945                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         5351                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             40141305661                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3128394808                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        56564439509                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                42753.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           60245.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              612581                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              34640                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.24                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           17.37                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       491135                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   148.339499                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.255192                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   206.843910                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       349310     71.12%     71.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        74105     15.09%     86.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        18346      3.74%     89.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        12291      2.50%     92.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8706      1.77%     94.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6984      1.42%     95.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5163      1.05%     96.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3673      0.75%     97.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12557      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       491135                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              60089216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12766592                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1925.662292                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              409.127402                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.16                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1531778163.552002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2036413088.808005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3949281399.302404                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  749737265.087966                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 11124582346.414995                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 26310171759.984585                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 154479879.321596                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  45856443902.472069                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1469.548627                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE       265674                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2810500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28393665326                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             726458                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199535                       # Transaction distribution
system.membus.trans_dist::CleanEvict           656911                       # Transaction distribution
system.membus.trans_dist::ReadExReq            212510                       # Transaction distribution
system.membus.trans_dist::ReadExResp           212509                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         726458                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2734381                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2734381                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2734381                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     72864128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     72864128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                72864128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            938968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  938968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              938968                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           863644575                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1712308590                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         573197                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       313458                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          180                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       161300                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits         161270                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.981401                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed          71612                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups        71659                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits        71545                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          114                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted           22                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts        12248                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts          159                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     93366095                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.712928                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.563063                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     68202086     73.05%     73.05% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1      9837458     10.54%     83.58% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5348720      5.73%     89.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      3870969      4.15%     93.46% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      2167506      2.32%     95.78% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1270259      1.36%     97.14% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6       806163      0.86%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7       346229      0.37%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8      1516705      1.62%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     93366095                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted     53368110                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted      66563345                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           29734419                       # Number of memory references committed
system.switch_cpus0.commit.loads             25664031                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            572826                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating          53875744                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer           35899947                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        71560                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     11228357     16.87%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd       241515      0.36%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       178900      0.27%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc       107340      0.16%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     14007795     21.04%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp        17890      0.03%     38.73% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt        98510      0.15%     38.88% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv        26835      0.04%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     10921784     16.41%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead      5922408      8.90%     64.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite       707003      1.06%     65.29% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     19741623     29.66%     94.95% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite      3363385      5.05%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total     66563345                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples      1516705                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        57784887                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     24768561                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         10517874                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles       295997                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles           707                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved       161288                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts      66579165                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           25668743                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            4070873                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1321149                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               223626                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles     61489447                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts              53387985                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches             573197                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       304427                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             31877852                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles           1456                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines          5432974                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          445                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     93368027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.713205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     2.111581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        82400791     88.25%     88.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1          394924      0.42%     88.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2          654115      0.70%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1097411      1.18%     90.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         1241861      1.33%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5          823898      0.88%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6          551108      0.59%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7          429753      0.46%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8         5774166      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     93368027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.006117                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.569733                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            5432974                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads             141091                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads           4981                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation          558                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores           887                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8161                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  31204441323                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles           707                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        58000564                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       13843635                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         10585488                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     10937605                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts      66576572                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          246                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         41175                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4108992                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       6677850                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands     63767268                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          189413386                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups        64667671                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups         89303587                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps     63754783                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps           12477                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2540450                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               158424983                       # The number of ROB reads
system.switch_cpus0.rob.writes              133153127                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts         53368110                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps           66563345                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       24480274                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     19967270                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1245843                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     16823102                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       16779430                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.740405                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed          73955                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           10                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        70856                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        62697                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses         8159                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          520                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    104689795                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          244                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1245505                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     79931523                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.859598                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.472860                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     33612918     42.05%     42.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     17899694     22.39%     64.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      4011547      5.02%     69.46% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     10173579     12.73%     82.19% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      3416238      4.27%     86.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      1845212      2.31%     88.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6       879509      1.10%     89.88% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7       713697      0.89%     90.77% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8      7379129      9.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     79931523                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    102467059                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     148640502                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           21651046                       # Number of memory references committed
system.switch_cpus1.commit.loads             15123057                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          12159699                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            528424                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          148639918                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls        25873                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass          280      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    123314016     82.96%     82.96% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      3675160      2.47%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     14858845     10.00%     95.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6263777      4.21%     99.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       264212      0.18%     99.82% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       264212      0.18%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    148640502                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples      7379129                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         7729968                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     46497074                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         25604358                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12447554                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1360845                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     15230525                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          368                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     274956258                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         1003                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           24252089                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           10803696                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                16253                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  714                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1234626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             209728139                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           24480274                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16916082                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             91043833                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        2722404                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles           19                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles          122                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         28032653                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          203                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     93639802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.301541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.356433                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        37359519     39.90%     39.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5092685      5.44%     45.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         6132420      6.55%     51.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         4601900      4.91%     56.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4854434      5.18%     61.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         5828864      6.22%     68.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         3417068      3.65%     71.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         1895361      2.02%     73.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        24457551     26.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     93639802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.261243                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.238127                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           28032676                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   43                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            2874213                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       13304845                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         2912                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         8101                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       8743601                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           394                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  31204441323                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1360845                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12674673                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       22007379                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         32882322                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     24714580                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     267287924                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31944                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      16784454                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents         38443                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       5716042                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    383862826                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          685577946                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       464670032                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups          2697560                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    219109510                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       164753223                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         50807911                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               324476559                       # The number of ROB reads
system.switch_cpus1.rob.writes              520373557                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        102467059                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          148640502                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups        3370922                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      3367595                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         6921                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      1609462                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        1609053                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.974588                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed            166                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups          335                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits          101                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          234                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts       158383                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts         6818                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     93618861                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.871685                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.328994                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     79124404     84.52%     84.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      1996953      2.13%     86.65% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      1587740      1.70%     88.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      1171490      1.25%     89.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4       601936      0.64%     90.24% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5       654132      0.70%     90.94% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       229093      0.24%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       158589      0.17%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      8094524      8.65%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     93618861                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     57923514                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      81606180                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           21479083                       # Number of memory references committed
system.switch_cpus2.commit.loads             17181857                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           3347095                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          52585945                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           49212690                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls          131                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass         2042      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     31340540     38.40%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult         3480      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            7      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd           79      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     38.41% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       350636      0.43%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc          455      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     38.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     11404608     13.98%     52.82% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     52.82% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     52.82% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      1751292      2.15%     54.96% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       343753      0.42%     55.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     55.38% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14447702     17.70%     73.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       482503      0.59%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      1253295      1.54%     75.22% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite        30598      0.04%     75.25% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     15928562     19.52%     94.77% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      4266628      5.23%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     81606180                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      8094524                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         1049656                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     81631884                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles          8663133                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles      2289905                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles          7269                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved      1601000                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          105                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      81875814                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          482                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           17212182                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            4298118                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                38347                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                 8786                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles        48994                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              58258739                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches            3370922                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1609320                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             93585512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles          14744                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5072102                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     93641878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.876322                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.348944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        80307811     85.76%     85.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         1222623      1.31%     87.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          598423      0.64%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1035063      1.11%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4          871727      0.93%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          493231      0.53%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          480277      0.51%     90.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         1360692      1.45%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         7272031      7.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     93641878                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.035973                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.621712                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5072102                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   22                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1271049                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads          42894                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          515                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores          6966                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            29                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  31204441323                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles          7269                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles         2061107                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       38667287                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles          9870693                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     43035491                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      81825329                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       211192                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       4177224                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       2676155                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      36338155                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     96876823                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          220991691                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        70355695                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         95451292                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     96584898                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps          291925                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         13148806                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               167288900                       # The number of ROB reads
system.switch_cpus2.rob.writes              163552175                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         57923514                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           81606180                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups        3148816                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted      2927318                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       149720                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups      2775641                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        2775350                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         111750                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups          352                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits          122                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses          230                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts      5998737                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts       149698                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     92842114                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     3.200606                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.414110                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     32417317     34.92%     34.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     15299580     16.48%     51.40% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5949046      6.41%     57.80% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      5495464      5.92%     63.72% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      1419381      1.53%     65.25% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1038482      1.12%     66.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2770736      2.98%     69.35% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      1644263      1.77%     71.13% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     26807845     28.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     92842114                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus3.commit.loads             74300017                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           2648180                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     26807845                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         5448155                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     49222150                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         27947308                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     10914261                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        153412                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved      2689902                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     305772096                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           74734562                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           23618074                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                 4884                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       117320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             259237075                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches            3148816                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      2887222                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             93414550                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles         306868                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines         20651755                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     93685304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.298280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.566042                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        45115199     48.16%     48.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         2273794      2.43%     50.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         2438979      2.60%     53.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         1447988      1.55%     54.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         7054793      7.53%     62.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         1068274      1.14%     63.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         3378979      3.61%     67.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3588106      3.83%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        27319192     29.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     93685304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.033603                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.766464                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           20651755                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13976362925055                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            3707327                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        1046830                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses          176                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         4097                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores        151455                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  31204441323                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        153412                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        10471054                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       19442767                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         33756540                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     29861513                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     304774319                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       691159                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       8588108                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      17982067                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         80741                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    331545684                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          878989900                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       317201721                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        409402056                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps         9388530                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         57380804                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               369184021                       # The number of ROB reads
system.switch_cpus3.rob.writes              607148579                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
