<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › ds17287rtc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>ds17287rtc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * ds17287rtc.h - register definitions for the ds1728[57] RTC / CMOS RAM</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * (C) 2003 Guido Guenther &lt;agx@sigxcpu.org&gt;</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __LINUX_DS17287RTC_H</span>
<span class="cp">#define __LINUX_DS17287RTC_H</span>

<span class="cp">#include &lt;linux/rtc.h&gt;			</span><span class="cm">/* get the user-level API */</span><span class="cp"></span>
<span class="cp">#include &lt;linux/mc146818rtc.h&gt;</span>

<span class="cm">/* Register A */</span>
<span class="cp">#define DS_REGA_DV2	0x40		</span><span class="cm">/* countdown chain */</span><span class="cp"></span>
<span class="cp">#define DS_REGA_DV1	0x20		</span><span class="cm">/* oscillator enable */</span><span class="cp"></span>
<span class="cp">#define DS_REGA_DV0	0x10		</span><span class="cm">/* bank select */</span><span class="cp"></span>

<span class="cm">/* bank 1 registers */</span>
<span class="cp">#define DS_B1_MODEL	0x40		</span><span class="cm">/* model number byte */</span><span class="cp"></span>
<span class="cp">#define DS_B1_SN1 	0x41		</span><span class="cm">/* serial number byte 1 */</span><span class="cp"></span>
<span class="cp">#define DS_B1_SN2 	0x42		</span><span class="cm">/* serial number byte 2 */</span><span class="cp"></span>
<span class="cp">#define DS_B1_SN3 	0x43		</span><span class="cm">/* serial number byte 3 */</span><span class="cp"></span>
<span class="cp">#define DS_B1_SN4 	0x44		</span><span class="cm">/* serial number byte 4 */</span><span class="cp"></span>
<span class="cp">#define DS_B1_SN5 	0x45		</span><span class="cm">/* serial number byte 5 */</span><span class="cp"></span>
<span class="cp">#define DS_B1_SN6 	0x46		</span><span class="cm">/* serial number byte 6 */</span><span class="cp"></span>
<span class="cp">#define DS_B1_CRC 	0x47		</span><span class="cm">/* CRC byte */</span><span class="cp"></span>
<span class="cp">#define DS_B1_CENTURY 	0x48		</span><span class="cm">/* Century byte */</span><span class="cp"></span>
<span class="cp">#define DS_B1_DALARM 	0x49		</span><span class="cm">/* date alarm */</span><span class="cp"></span>
<span class="cp">#define DS_B1_XCTRL4A	0x4a		</span><span class="cm">/* extendec control register 4a */</span><span class="cp"></span>
<span class="cp">#define DS_B1_XCTRL4B	0x4b		</span><span class="cm">/* extendec control register 4b */</span><span class="cp"></span>
<span class="cp">#define DS_B1_RTCADDR2 	0x4e		</span><span class="cm">/* rtc address 2 */</span><span class="cp"></span>
<span class="cp">#define DS_B1_RTCADDR3 	0x4f		</span><span class="cm">/* rtc address 3 */</span><span class="cp"></span>
<span class="cp">#define DS_B1_RAMLSB	0x50		</span><span class="cm">/* extended ram LSB */</span><span class="cp"></span>
<span class="cp">#define DS_B1_RAMMSB	0x51		</span><span class="cm">/* extended ram MSB */</span><span class="cp"></span>
<span class="cp">#define DS_B1_RAMDPORT	0x53		</span><span class="cm">/* extended ram data port */</span><span class="cp"></span>

<span class="cm">/* register details */</span>
<span class="cm">/* extended control register 4a */</span>
<span class="cp">#define DS_XCTRL4A_VRT2	0x80 		</span><span class="cm">/* valid ram and time */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4A_INCR	0x40		</span><span class="cm">/* increment progress status */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4A_BME	0x20		</span><span class="cm">/* burst mode enable */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4A_PAB	0x08		</span><span class="cm">/* power active bar ctrl */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4A_RF	0x04		</span><span class="cm">/* ram clear flag */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4A_WF	0x02		</span><span class="cm">/* wake up alarm flag */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4A_KF	0x01		</span><span class="cm">/* kickstart flag */</span><span class="cp"></span>

<span class="cm">/* interrupt causes */</span>
<span class="cp">#define DS_XCTRL4A_IFS	(DS_XCTRL4A_RF|DS_XCTRL4A_WF|DS_XCTRL4A_KF)</span>

<span class="cm">/* extended control register 4b */</span>
<span class="cp">#define DS_XCTRL4B_ABE	0x80 		</span><span class="cm">/* auxiliary battery enable */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4B_E32K	0x40		</span><span class="cm">/* enable 32.768 kHz Output */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4B_CS	0x20		</span><span class="cm">/* crystal select */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4B_RCE	0x10		</span><span class="cm">/* ram clear enable */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4B_PRS	0x08		</span><span class="cm">/* PAB resec select */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4B_RIE	0x04		</span><span class="cm">/* ram clear interrupt enable */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4B_WFE	0x02		</span><span class="cm">/* wake up alarm interrupt enable */</span><span class="cp"></span>
<span class="cp">#define DS_XCTRL4B_KFE	0x01		</span><span class="cm">/* kickstart interrupt enable */</span><span class="cp"></span>

<span class="cm">/* interrupt enable bits */</span>
<span class="cp">#define DS_XCTRL4B_IFES	(DS_XCTRL4B_RIE|DS_XCTRL4B_WFE|DS_XCTRL4B_KFE)</span>

<span class="cp">#endif </span><span class="cm">/* __LINUX_DS17287RTC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
