

================================================================
== Vitis HLS Report for 'recv_data_burst_Pipeline_VITIS_LOOP_39_1'
================================================================
* Date:           Sun Nov 20 09:08:34 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8195|     8195|  81.950 us|  81.950 us|  8195|  8195|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_1  |     8193|     8193|         3|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 6 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reg_id = alloca i32 1"   --->   Operation 7 'alloca' 'reg_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j_3 = alloca i32 1"   --->   Operation 8 'alloca' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 9 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln39_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln39"   --->   Operation 10 'read' 'sext_ln39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln39_cast = sext i61 %sext_ln39_read"   --->   Operation 11 'sext' 'sext_ln39_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %idx"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j_3"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reg_id"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %i_4"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%idx_2 = load i14 %idx" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 34 'load' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.03ns)   --->   "%icmp_ln39 = icmp_eq  i14 %idx_2, i14 8192" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 35 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.83ns)   --->   "%add_ln39 = add i14 %idx_2, i14 1" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 36 'add' 'add_ln39' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.body.split, void %for.end.exitStub" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 37 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln39 = store i14 %add_ln39, i14 %idx" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 38 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%reg_id_5 = load i32 %reg_id" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 39 'load' 'reg_id_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%j_5 = load i32 %j_3" [sscale-max-sharing/src/correlation.cpp:11]   --->   Operation 40 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 %sext_ln39_cast" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 41 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%i_4_load = load i32 %i_4" [sscale-max-sharing/src/correlation.cpp:11]   --->   Operation 43 'load' 'i_4_load' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %j_5" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 44 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (7.30ns)   --->   "%val_V = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %data_addr" [sscale-max-sharing/src/correlation.cpp:43]   --->   Operation 45 'read' 'val_V' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %i_4_load" [sscale-max-sharing/src/correlation.cpp:11]   --->   Operation 46 'trunc' 'trunc_ln11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i32 %j_5" [sscale-max-sharing/src/correlation.cpp:11]   --->   Operation 47 'trunc' 'trunc_ln11_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %val_V" [sscale-max-sharing/src/correlation.cpp:16]   --->   Operation 48 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %reg_id_5" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 49 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 16, i32 31" [sscale-max-sharing/src/correlation.cpp:16]   --->   Operation 50 'partselect' 'trunc_ln16_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln16_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 32, i32 47" [sscale-max-sharing/src/correlation.cpp:16]   --->   Operation 51 'partselect' 'trunc_ln16_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln16_3 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %val_V, i32 48, i32 63" [sscale-max-sharing/src/correlation.cpp:16]   --->   Operation 52 'partselect' 'trunc_ln16_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.44ns)   --->   "%switch_ln46 = switch i3 %trunc_ln46, void %arrayidx531.case.7, i3 0, void %arrayidx531.case.0, i3 1, void %arrayidx531.case.1, i3 2, void %arrayidx531.case.2, i3 3, void %arrayidx531.case.3, i3 4, void %arrayidx531.case.4, i3 5, void %arrayidx531.case.5, i3 6, void %arrayidx531.case.6" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 53 'switch' 'switch_ln46' <Predicate = (!icmp_ln39)> <Delay = 0.44>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.027, void %arrayidx531.case.128" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 54 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1124, void %arrayidx2084.case.0123" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 55 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 56 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.023, void %arrayidx531.case.124" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 57 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1120, void %arrayidx2084.case.0119" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 58 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 59 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.019, void %arrayidx531.case.120" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 60 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1116, void %arrayidx2084.case.0115" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 61 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 62 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 4)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.015, void %arrayidx531.case.116" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 63 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1112, void %arrayidx2084.case.0111" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 64 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 65 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.011, void %arrayidx531.case.112" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 66 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1108, void %arrayidx2084.case.0107" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 67 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 68 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.07, void %arrayidx531.case.18" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 69 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1104, void %arrayidx2084.case.0103" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 70 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 71 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 1)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.03, void %arrayidx531.case.14" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 72 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1100, void %arrayidx2084.case.099" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 73 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 74 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 0)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %trunc_ln11_2, void %arrayidx531.case.031, void %arrayidx531.case.132" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 75 'br' 'br_ln46' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %trunc_ln11_2, void %arrayidx2084.case.1128, void %arrayidx2084.case.0127" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 76 'br' 'br_ln47' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit_ifconv" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 77 'br' 'br_ln49' <Predicate = (!icmp_ln39 & trunc_ln46 == 7)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%i_4_load_1 = load i32 %i_4" [sscale-max-sharing/src/correlation.cpp:64]   --->   Operation 78 'load' 'i_4_load_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.01ns)   --->   "%j = add i32 %j_5, i32 4" [sscale-max-sharing/src/correlation.cpp:61]   --->   Operation 79 'add' 'j' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.99ns)   --->   "%icmp_ln62 = icmp_eq  i32 %j, i32 64" [sscale-max-sharing/src/correlation.cpp:62]   --->   Operation 80 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.01ns)   --->   "%i = add i32 %i_4_load_1, i32 1" [sscale-max-sharing/src/correlation.cpp:64]   --->   Operation 81 'add' 'i' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.99ns)   --->   "%icmp_ln65 = icmp_eq  i32 %i, i32 64" [sscale-max-sharing/src/correlation.cpp:65]   --->   Operation 82 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln39)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.01ns)   --->   "%add_ln67 = add i32 %reg_id_5, i32 1" [sscale-max-sharing/src/correlation.cpp:67]   --->   Operation 83 'add' 'add_ln67' <Predicate = (!icmp_ln39)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node i_6)   --->   "%i_5 = select i1 %icmp_ln65, i32 0, i32 %i" [sscale-max-sharing/src/correlation.cpp:65]   --->   Operation 84 'select' 'i_5' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node reg_id_7)   --->   "%reg_id_6 = select i1 %icmp_ln65, i32 %add_ln67, i32 %reg_id_5" [sscale-max-sharing/src/correlation.cpp:65]   --->   Operation 85 'select' 'reg_id_6' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.44ns) (out node of the LUT)   --->   "%i_6 = select i1 %icmp_ln62, i32 %i_5, i32 %i_4_load_1" [sscale-max-sharing/src/correlation.cpp:62]   --->   Operation 86 'select' 'i_6' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.44ns) (out node of the LUT)   --->   "%reg_id_7 = select i1 %icmp_ln62, i32 %reg_id_6, i32 %reg_id_5" [sscale-max-sharing/src/correlation.cpp:62]   --->   Operation 87 'select' 'reg_id_7' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.44ns)   --->   "%j_6 = select i1 %icmp_ln62, i32 0, i32 %j" [sscale-max-sharing/src/correlation.cpp:62]   --->   Operation 88 'select' 'j_6' <Predicate = (!icmp_ln39)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %j_6, i32 %j_3" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 89 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %reg_id_7, i32 %reg_id" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 90 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln39 = store i32 %i_6, i32 %i_4" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 91 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.42>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body" [sscale-max-sharing/src/correlation.cpp:39]   --->   Operation 92 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 272 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [sscale-max-sharing/src/correlation.cpp:40]   --->   Operation 93 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [sscale-max-sharing/src/correlation.cpp:31]   --->   Operation 94 'specloopname' 'specloopname_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln11, i6 0" [sscale-max-sharing/src/correlation.cpp:11]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.80ns)   --->   "%addr = add i12 %shl_ln, i12 %trunc_ln39" [sscale-max-sharing/src/correlation.cpp:11]   --->   Operation 96 'add' 'addr' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i16 %trunc_ln16" [sscale-max-sharing/src/correlation.cpp:16]   --->   Operation 97 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %addr, i32 1, i32 11" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 98 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %lshr_ln" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 99 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 100 'getelementptr' 'reg_file_0_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 101 'getelementptr' 'reg_file_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 102 'getelementptr' 'reg_file_1_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 103 'getelementptr' 'reg_file_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 104 'getelementptr' 'reg_file_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 105 'getelementptr' 'reg_file_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 106 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 107 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 108 'getelementptr' 'reg_file_4_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 109 'getelementptr' 'reg_file_4_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 110 'getelementptr' 'reg_file_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 111 'getelementptr' 'reg_file_5_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 112 'getelementptr' 'reg_file_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 113 'getelementptr' 'reg_file_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 114 'getelementptr' 'reg_file_7_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln46" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 115 'getelementptr' 'reg_file_7_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln16_1 = bitcast i16 %trunc_ln16_1" [sscale-max-sharing/src/correlation.cpp:16]   --->   Operation 116 'bitcast' 'bitcast_ln16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.80ns)   --->   "%add_ln47 = add i12 %addr, i12 1" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 117 'add' 'add_ln47' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln47, i32 1, i32 11" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 118 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i11 %lshr_ln4"   --->   Operation 119 'zext' 'zext_ln1669' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln16_2 = bitcast i16 %trunc_ln16_2" [sscale-max-sharing/src/correlation.cpp:16]   --->   Operation 120 'bitcast' 'bitcast_ln16_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.80ns)   --->   "%add_ln48 = add i12 %addr, i12 2" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 121 'add' 'add_ln48' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln48, i32 1, i32 11" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 122 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1669_1 = zext i11 %lshr_ln5"   --->   Operation 123 'zext' 'zext_ln1669_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln16_3 = bitcast i16 %trunc_ln16_3" [sscale-max-sharing/src/correlation.cpp:16]   --->   Operation 124 'bitcast' 'bitcast_ln16_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.80ns)   --->   "%add_ln49 = add i12 %addr, i12 3" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 125 'add' 'add_ln49' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln49, i32 1, i32 11" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 126 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i11 %lshr_ln6" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 127 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_6_0_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 128 'store' 'store_ln46' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.6" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 129 'br' 'br_ln46' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_6_1_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 130 'store' 'store_ln46' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.6" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 131 'br' 'br_ln46' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_4 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 132 'getelementptr' 'reg_file_6_0_addr_4' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_4 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 133 'getelementptr' 'reg_file_6_1_addr_4' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_5 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 134 'getelementptr' 'reg_file_6_0_addr_5' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_5 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 135 'getelementptr' 'reg_file_6_1_addr_5' <Predicate = (trunc_ln46 == 6)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_6_1_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 136 'store' 'store_ln47' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 137 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_6_0_addr_5" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 137 'store' 'store_ln48' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 138 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_6_1_addr_5" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 138 'store' 'store_ln49' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit122" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 139 'br' 'br_ln49' <Predicate = (trunc_ln46 == 6 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_6_0_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 140 'store' 'store_ln47' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_6 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 141 'getelementptr' 'reg_file_6_1_addr_6' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_6_1_addr_6" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 142 'store' 'store_ln48' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_6 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 143 'getelementptr' 'reg_file_6_0_addr_6' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_6_0_addr_6" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 144 'store' 'store_ln49' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit122" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 145 'br' 'br_ln49' <Predicate = (trunc_ln46 == 6 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_5_0_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 146 'store' 'store_ln46' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.5" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 147 'br' 'br_ln46' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_5_1_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 148 'store' 'store_ln46' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.5" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 149 'br' 'br_ln46' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_4 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 150 'getelementptr' 'reg_file_5_0_addr_4' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_4 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 151 'getelementptr' 'reg_file_5_1_addr_4' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_5 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 152 'getelementptr' 'reg_file_5_0_addr_5' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_5 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 153 'getelementptr' 'reg_file_5_1_addr_5' <Predicate = (trunc_ln46 == 5)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_5_1_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 154 'store' 'store_ln47' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_5_0_addr_5" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 155 'store' 'store_ln48' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_5_1_addr_5" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 156 'store' 'store_ln49' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit118" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 157 'br' 'br_ln49' <Predicate = (trunc_ln46 == 5 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_5_0_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 158 'store' 'store_ln47' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_6 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 159 'getelementptr' 'reg_file_5_1_addr_6' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_5_1_addr_6" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 160 'store' 'store_ln48' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_6 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 161 'getelementptr' 'reg_file_5_0_addr_6' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_5_0_addr_6" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 162 'store' 'store_ln49' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit118" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 163 'br' 'br_ln49' <Predicate = (trunc_ln46 == 5 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_4_0_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 164 'store' 'store_ln46' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.4" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 165 'br' 'br_ln46' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_4_1_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 166 'store' 'store_ln46' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.4" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 167 'br' 'br_ln46' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_4 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 168 'getelementptr' 'reg_file_4_0_addr_4' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_4 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 169 'getelementptr' 'reg_file_4_1_addr_4' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_5 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 170 'getelementptr' 'reg_file_4_0_addr_5' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_5 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 171 'getelementptr' 'reg_file_4_1_addr_5' <Predicate = (trunc_ln46 == 4)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_4_1_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 172 'store' 'store_ln47' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 173 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_4_0_addr_5" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 173 'store' 'store_ln48' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 174 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_4_1_addr_5" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 174 'store' 'store_ln49' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit114" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 175 'br' 'br_ln49' <Predicate = (trunc_ln46 == 4 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_4_0_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 176 'store' 'store_ln47' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_6 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 177 'getelementptr' 'reg_file_4_1_addr_6' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_4_1_addr_6" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 178 'store' 'store_ln48' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_6 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 179 'getelementptr' 'reg_file_4_0_addr_6' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_4_0_addr_6" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 180 'store' 'store_ln49' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit114" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 181 'br' 'br_ln49' <Predicate = (trunc_ln46 == 4 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_3_0_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 182 'store' 'store_ln46' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.3" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 183 'br' 'br_ln46' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_3_1_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 184 'store' 'store_ln46' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.3" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 185 'br' 'br_ln46' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_4 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 186 'getelementptr' 'reg_file_3_0_addr_4' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_4 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 187 'getelementptr' 'reg_file_3_1_addr_4' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_5 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 188 'getelementptr' 'reg_file_3_0_addr_5' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_5 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 189 'getelementptr' 'reg_file_3_1_addr_5' <Predicate = (trunc_ln46 == 3)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_3_1_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 190 'store' 'store_ln47' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 191 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_3_0_addr_5" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 191 'store' 'store_ln48' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 192 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_3_1_addr_5" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 192 'store' 'store_ln49' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit110" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 193 'br' 'br_ln49' <Predicate = (trunc_ln46 == 3 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_3_0_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 194 'store' 'store_ln47' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_6 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 195 'getelementptr' 'reg_file_3_1_addr_6' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_3_1_addr_6" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 196 'store' 'store_ln48' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_6 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 197 'getelementptr' 'reg_file_3_0_addr_6' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_3_0_addr_6" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 198 'store' 'store_ln49' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit110" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 199 'br' 'br_ln49' <Predicate = (trunc_ln46 == 3 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_2_0_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 200 'store' 'store_ln46' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.2" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 201 'br' 'br_ln46' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_2_1_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 202 'store' 'store_ln46' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.2" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 203 'br' 'br_ln46' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_4 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 204 'getelementptr' 'reg_file_2_0_addr_4' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_4 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 205 'getelementptr' 'reg_file_2_1_addr_4' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_5 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 206 'getelementptr' 'reg_file_2_0_addr_5' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_5 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 207 'getelementptr' 'reg_file_2_1_addr_5' <Predicate = (trunc_ln46 == 2)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_2_1_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 208 'store' 'store_ln47' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_2_0_addr_5" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 209 'store' 'store_ln48' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 210 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_2_1_addr_5" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 210 'store' 'store_ln49' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit106" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 211 'br' 'br_ln49' <Predicate = (trunc_ln46 == 2 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_2_0_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 212 'store' 'store_ln47' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_6 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 213 'getelementptr' 'reg_file_2_1_addr_6' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_2_1_addr_6" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 214 'store' 'store_ln48' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_6 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 215 'getelementptr' 'reg_file_2_0_addr_6' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_2_0_addr_6" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 216 'store' 'store_ln49' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit106" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 217 'br' 'br_ln49' <Predicate = (trunc_ln46 == 2 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_1_0_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 218 'store' 'store_ln46' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.1" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 219 'br' 'br_ln46' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_1_1_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 220 'store' 'store_ln46' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.1" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 221 'br' 'br_ln46' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_4 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 222 'getelementptr' 'reg_file_1_0_addr_4' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_4 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 223 'getelementptr' 'reg_file_1_1_addr_4' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_5 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 224 'getelementptr' 'reg_file_1_0_addr_5' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_5 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 225 'getelementptr' 'reg_file_1_1_addr_5' <Predicate = (trunc_ln46 == 1)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_1_1_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 226 'store' 'store_ln47' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_1_0_addr_5" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 227 'store' 'store_ln48' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_1_1_addr_5" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 228 'store' 'store_ln49' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit102" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 229 'br' 'br_ln49' <Predicate = (trunc_ln46 == 1 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_1_0_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 230 'store' 'store_ln47' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_6 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 231 'getelementptr' 'reg_file_1_1_addr_6' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_1_1_addr_6" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 232 'store' 'store_ln48' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_6 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 233 'getelementptr' 'reg_file_1_0_addr_6' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_1_0_addr_6" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 234 'store' 'store_ln49' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit102" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 235 'br' 'br_ln49' <Predicate = (trunc_ln46 == 1 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_0_0_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 236 'store' 'store_ln46' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.0" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 237 'br' 'br_ln46' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_0_1_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 238 'store' 'store_ln46' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.0" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 239 'br' 'br_ln46' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_4 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 240 'getelementptr' 'reg_file_0_0_addr_4' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_4 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 241 'getelementptr' 'reg_file_0_1_addr_4' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_5 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 242 'getelementptr' 'reg_file_0_0_addr_5' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_5 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 243 'getelementptr' 'reg_file_0_1_addr_5' <Predicate = (trunc_ln46 == 0)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_0_1_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 244 'store' 'store_ln47' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_0_0_addr_5" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 245 'store' 'store_ln48' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 246 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_0_1_addr_5" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 246 'store' 'store_ln49' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit98" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 247 'br' 'br_ln49' <Predicate = (trunc_ln46 == 0 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_0_0_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 248 'store' 'store_ln47' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_6 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 249 'getelementptr' 'reg_file_0_1_addr_6' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_0_1_addr_6" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 250 'store' 'store_ln48' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_6 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 251 'getelementptr' 'reg_file_0_0_addr_6' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_0_0_addr_6" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 252 'store' 'store_ln49' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit98" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 253 'br' 'br_ln49' <Predicate = (trunc_ln46 == 0 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_7_0_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 254 'store' 'store_ln46' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.7" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 255 'br' 'br_ln46' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln46 = store i16 %bitcast_ln16, i11 %reg_file_7_1_addr" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 256 'store' 'store_ln46' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln46 = br void %arrayidx1042.case.7" [sscale-max-sharing/src/correlation.cpp:46]   --->   Operation 257 'br' 'br_ln46' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_4 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 258 'getelementptr' 'reg_file_7_0_addr_4' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_4 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln1669" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 259 'getelementptr' 'reg_file_7_1_addr_4' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_5 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 260 'getelementptr' 'reg_file_7_0_addr_5' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_5 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 261 'getelementptr' 'reg_file_7_1_addr_5' <Predicate = (trunc_ln46 == 7)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_7_1_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 262 'store' 'store_ln47' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_7_0_addr_5" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 263 'store' 'store_ln48' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 264 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_7_1_addr_5" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 264 'store' 'store_ln49' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit126" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 265 'br' 'br_ln49' <Predicate = (trunc_ln46 == 7 & !trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (1.23ns)   --->   "%store_ln47 = store i16 %bitcast_ln16_1, i11 %reg_file_7_0_addr_4" [sscale-max-sharing/src/correlation.cpp:47]   --->   Operation 266 'store' 'store_ln47' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_6 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln1669_1" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 267 'getelementptr' 'reg_file_7_1_addr_6' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (1.23ns)   --->   "%store_ln48 = store i16 %bitcast_ln16_2, i11 %reg_file_7_1_addr_6" [sscale-max-sharing/src/correlation.cpp:48]   --->   Operation 268 'store' 'store_ln48' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_6 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln46_1" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 269 'getelementptr' 'reg_file_7_0_addr_6' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln49 = store i16 %bitcast_ln16_3, i11 %reg_file_7_0_addr_6" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 270 'store' 'store_ln49' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx2084.exit126" [sscale-max-sharing/src/correlation.cpp:49]   --->   Operation 271 'br' 'br_ln49' <Predicate = (trunc_ln46 == 7 & trunc_ln11_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.47ns
The critical path consists of the following:
	'alloca' operation ('idx') [22]  (0 ns)
	'load' operation ('idx', sscale-max-sharing/src/correlation.cpp:39) on local variable 'idx' [50]  (0 ns)
	'add' operation ('add_ln39', sscale-max-sharing/src/correlation.cpp:39) [54]  (0.831 ns)
	'store' operation ('store_ln39', sscale-max-sharing/src/correlation.cpp:39) of variable 'add_ln39', sscale-max-sharing/src/correlation.cpp:39 on local variable 'idx' [339]  (0.427 ns)
	blocking operation 0.208 ns on control path)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('data_addr', sscale-max-sharing/src/correlation.cpp:39) [51]  (0 ns)
	bus read operation ('val.V', sscale-max-sharing/src/correlation.cpp:43) on port 'data' (sscale-max-sharing/src/correlation.cpp:43) [61]  (7.3 ns)

 <State 3>: 2.85ns
The critical path consists of the following:
	'add' operation ('addr', sscale-max-sharing/src/correlation.cpp:11) [65]  (0.809 ns)
	'add' operation ('add_ln47', sscale-max-sharing/src/correlation.cpp:47) [89]  (0.809 ns)
	'getelementptr' operation ('reg_file_6_1_addr_4', sscale-max-sharing/src/correlation.cpp:47) [113]  (0 ns)
	'store' operation ('store_ln47', sscale-max-sharing/src/correlation.cpp:47) of variable 'bitcast_ln16_1', sscale-max-sharing/src/correlation.cpp:16 on array 'reg_file_6_1' [118]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
