{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713829479734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713829479734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 17:44:39 2024 " "Processing started: Mon Apr 22 17:44:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713829479734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713829479734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Example_1 -c Example_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Example_1 -c Example_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713829479734 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713829480133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_1.v 1 1 " "Found 1 design units, including 1 entities, in source file example_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_1 " "Found entity 1: Example_1" {  } { { "Example_1.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/Example_1/Example_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713829480195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713829480195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_2.v 1 1 " "Found 1 design units, including 1 entities, in source file example_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_2 " "Found entity 1: Example_2" {  } { { "Example_2.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/Example_1/Example_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713829480204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713829480204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example_3.v 2 2 " "Found 2 design units, including 2 entities, in source file example_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example_3 " "Found entity 1: Example_3" {  } { { "Example_3.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/Example_1/Example_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713829480207 ""} { "Info" "ISGN_ENTITY_NAME" "2 DivFrec " "Found entity 2: DivFrec" {  } { { "Example_3.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/Example_1/Example_3.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713829480207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713829480207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/Example_1/DivFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713829480216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713829480216 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "DivFrec DivFrec.v(1) " "Verilog HDL error at DivFrec.v(1): module \"DivFrec\" cannot be declared more than once" {  } { { "DivFrec.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/Example_1/DivFrec.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1713829480218 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "DivFrec Example_3.v(93) " "HDL info at Example_3.v(93): see declaration for object \"DivFrec\"" {  } { { "Example_3.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/Example_1/Example_3.v" 93 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713829480218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfrec.v 0 0 " "Found 0 design units, including 0 entities, in source file divfrec.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713829480218 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4557 " "Peak virtual memory: 4557 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713829480376 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 22 17:44:40 2024 " "Processing ended: Mon Apr 22 17:44:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713829480376 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713829480376 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713829480376 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713829480376 ""}
