0.7
2020.2
May 22 2024
19:03:11
F:/my@VLSI course/verilog/code/ALU_design/ALU_design.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
,,,,,,ALU_testbench,,,,,,,,
F:/my@VLSI course/verilog/code/ALU_design/ALU_design.srcs/sources_1/new/ALU_design.v,1730351488,verilog,,F:/my@VLSI course/verilog/code/ALU_design/ALU_design.srcs/sim_1/new/ALU_testbench.v,,ALU_design,,,,,,,,
