INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/single_port_RAM_2/single_port_RAM_2.srcs/sources_1/new/single_port_RAM_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_port_RAM_2
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/my@VLSI course/verilog/code/single_port_RAM_2/single_port_RAM_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
