#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x560661a62ae0 .scope module, "UFIB_tb" "UFIB_tb" 2 9;
 .timescale -9 -12;
P_0x560661aa7010 .param/l "lpBlockAdrsWidth" 1 2 52, +C4<00000000000000000000000000000001>;
P_0x560661aa7050 .param/l "lpBlockConnectNum" 1 2 51, +C4<00000000000000000000000000000001>;
P_0x560661aa7090 .param/l "lpCsrAdrsWidth" 1 2 53, +C4<00000000000000000000000000010000>;
P_0x560661aa70d0 .param/l "lpMUfiAdrsWidth" 1 2 119, +C4<0000000000000000000000000000000000000000000000000000000001100000>;
P_0x560661aa7110 .param/l "lpMUfiDqWidth" 1 2 118, +C4<0000000000000000000000000000000000000000000000000000000000110000>;
P_0x560661aa7150 .param/l "lpNullActiveWidth" 1 2 75, +C4<00000000000000000000000000001000>;
P_0x560661aa7190 .param/l "lpNullAdrsMap" 1 2 62, C4<0>;
P_0x560661aa71d0 .param/l "lpRAMAdrsMap" 1 2 59, C4<1>;
P_0x560661aa7210 .param/l "lpRAMCsrActiveWidth" 1 2 72, +C4<00000000000000000000000000001000>;
P_0x560661aa7250 .param/l "lpRamAdrsWidth" 1 2 112, +C4<00000000000000000000000000000101>;
P_0x560661aa7290 .param/l "lpRamDepth" 1 2 16, +C4<00000000000000000000000000100000>;
P_0x560661aa72d0 .param/l "lpRamDqWidth" 1 2 113, +C4<00000000000000000000000000010000>;
P_0x560661aa7310 .param/l "lpSCLKCycle" 1 2 26, +C4<00000000000000000000000000000010>;
P_0x560661aa7350 .param/l "lpSUsiBusWidth" 1 2 54, +C4<0000000000000000000000000000000000000000000000000000000000100000>;
P_0x560661aa7390 .param/l "lpUfiAdrsBusWidth" 1 2 115, +C4<00000000000000000000000000100000>;
P_0x560661aa73d0 .param/l "lpUfiBlockAdrsWidth" 1 2 117, +C4<00000000000000000000000000000010>;
P_0x560661aa7410 .param/l "lpUfiBlockConnectNum" 1 2 116, +C4<00000000000000000000000000000011>;
P_0x560661aa7450 .param/l "lpUfiDqBusWidth" 1 2 114, +C4<00000000000000000000000000010000>;
P_0x560661aa7490 .param/l "lpUfiNullAdrsMap" 1 2 131, C4<00>;
P_0x560661aa74d0 .param/l "lpUfiRWT1stAdrsMap" 1 2 128, C4<00>;
P_0x560661aa7510 .param/l "lpUfiRWT2ndAdrsMap" 1 2 129, C4<01>;
P_0x560661aa7550 .param/l "lpUfibMasterBlockNum" 1 2 15, +C4<00000000000000000000000000000011>;
P_0x560661aa7590 .param/l "lpUsiBusWidth" 1 2 50, +C4<00000000000000000000000000100000>;
v0x560661ad5390_0 .var "qMUfiWAdrs", 95 0;
v0x560661ad54a0_0 .var "qMUfiWd", 47 0;
v0x560661ad5570_0 .var "qMemWEd", 0 0;
v0x560661ad5640_0 .var "qRd", 15 0;
v0x560661ad5730 .array "rMem", 0 31, 15 0;
v0x560661ad5d50_0 .var "rSUsiAdrs", 31 0;
v0x560661ad5e60_0 .var "rSUsiWd", 31 0;
v0x560661ad5f70_0 .net "wAdrs", 4 0, L_0x560661adbf70;  1 drivers
v0x560661ad6080_0 .net "wCe", 0 0, L_0x560661adc6d0;  1 drivers
v0x560661ad6120_0 .net "wCmd", 0 0, L_0x560661adc630;  1 drivers
v0x560661ad6210_0 .net "wMUfiAdrs", 31 0, L_0x560661ad9a00;  1 drivers
v0x560661ad6360_0 .net "wMUfiRd", 15 0, L_0x560661ad9990;  1 drivers
v0x560661ad64b0_0 .net "wMUfiRdy", 2 0, v0x560661ac1f50_0;  1 drivers
v0x560661ad6570 .array "wMUfiWAdrs", 2 0;
v0x560661ad6570_0 .net v0x560661ad6570 0, 31 0, L_0x560661ad7360; 1 drivers
v0x560661ad6570_1 .net v0x560661ad6570 1, 31 0, L_0x560661ad7d50; 1 drivers
v0x560661ad6570_2 .net v0x560661ad6570 2, 31 0, L_0x560661ad86b0; 1 drivers
v0x560661ad6630 .array "wMUfiWd", 2 0;
v0x560661ad6630_0 .net v0x560661ad6630 0, 15 0, L_0x560661ad71b0; 1 drivers
v0x560661ad6630_1 .net v0x560661ad6630 1, 15 0, L_0x560661ad7b10; 1 drivers
v0x560661ad6630_2 .net v0x560661ad6630 2, 15 0, L_0x560661ad8490; 1 drivers
v0x560661ad66d0_0 .var "wSCLK", 0 0;
v0x560661ad6770_0 .var "wSRST", 0 0;
v0x560661ad6920_0 .net "wSUfiAdrs", 31 0, L_0x560661adb820;  1 drivers
v0x560661ad69c0_0 .net "wSUfiRd", 15 0, v0x560661ab7990_0;  1 drivers
v0x560661ad6a60_0 .net "wSUfiRdy", 0 0, L_0x560661adc2b0;  1 drivers
v0x560661ad6b00_0 .net "wSUfiWAdrs", 31 0, v0x560661ac21f0_0;  1 drivers
v0x560661ad6ba0_0 .net "wSUfiWd", 15 0, L_0x560661ad9b00;  1 drivers
o0x7fbcbf1d5468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x560661ad6c40_0 .net "wSUsiRd", 31 0, o0x7fbcbf1d5468;  0 drivers
v0x560661ad6d20_0 .net "wWd", 15 0, L_0x560661adc460;  1 drivers
v0x560661ad6de0_0 .var "wnSRST", 0 0;
v0x560661ad5730_0 .array/port v0x560661ad5730, 0;
v0x560661ad5730_1 .array/port v0x560661ad5730, 1;
v0x560661ad5730_2 .array/port v0x560661ad5730, 2;
E_0x560661954c60/0 .event edge, v0x560661927eb0_0, v0x560661ad5730_0, v0x560661ad5730_1, v0x560661ad5730_2;
v0x560661ad5730_3 .array/port v0x560661ad5730, 3;
v0x560661ad5730_4 .array/port v0x560661ad5730, 4;
v0x560661ad5730_5 .array/port v0x560661ad5730, 5;
v0x560661ad5730_6 .array/port v0x560661ad5730, 6;
E_0x560661954c60/1 .event edge, v0x560661ad5730_3, v0x560661ad5730_4, v0x560661ad5730_5, v0x560661ad5730_6;
v0x560661ad5730_7 .array/port v0x560661ad5730, 7;
v0x560661ad5730_8 .array/port v0x560661ad5730, 8;
v0x560661ad5730_9 .array/port v0x560661ad5730, 9;
v0x560661ad5730_10 .array/port v0x560661ad5730, 10;
E_0x560661954c60/2 .event edge, v0x560661ad5730_7, v0x560661ad5730_8, v0x560661ad5730_9, v0x560661ad5730_10;
v0x560661ad5730_11 .array/port v0x560661ad5730, 11;
v0x560661ad5730_12 .array/port v0x560661ad5730, 12;
v0x560661ad5730_13 .array/port v0x560661ad5730, 13;
v0x560661ad5730_14 .array/port v0x560661ad5730, 14;
E_0x560661954c60/3 .event edge, v0x560661ad5730_11, v0x560661ad5730_12, v0x560661ad5730_13, v0x560661ad5730_14;
v0x560661ad5730_15 .array/port v0x560661ad5730, 15;
v0x560661ad5730_16 .array/port v0x560661ad5730, 16;
v0x560661ad5730_17 .array/port v0x560661ad5730, 17;
v0x560661ad5730_18 .array/port v0x560661ad5730, 18;
E_0x560661954c60/4 .event edge, v0x560661ad5730_15, v0x560661ad5730_16, v0x560661ad5730_17, v0x560661ad5730_18;
v0x560661ad5730_19 .array/port v0x560661ad5730, 19;
v0x560661ad5730_20 .array/port v0x560661ad5730, 20;
v0x560661ad5730_21 .array/port v0x560661ad5730, 21;
v0x560661ad5730_22 .array/port v0x560661ad5730, 22;
E_0x560661954c60/5 .event edge, v0x560661ad5730_19, v0x560661ad5730_20, v0x560661ad5730_21, v0x560661ad5730_22;
v0x560661ad5730_23 .array/port v0x560661ad5730, 23;
v0x560661ad5730_24 .array/port v0x560661ad5730, 24;
v0x560661ad5730_25 .array/port v0x560661ad5730, 25;
v0x560661ad5730_26 .array/port v0x560661ad5730, 26;
E_0x560661954c60/6 .event edge, v0x560661ad5730_23, v0x560661ad5730_24, v0x560661ad5730_25, v0x560661ad5730_26;
v0x560661ad5730_27 .array/port v0x560661ad5730, 27;
v0x560661ad5730_28 .array/port v0x560661ad5730, 28;
v0x560661ad5730_29 .array/port v0x560661ad5730, 29;
v0x560661ad5730_30 .array/port v0x560661ad5730, 30;
E_0x560661954c60/7 .event edge, v0x560661ad5730_27, v0x560661ad5730_28, v0x560661ad5730_29, v0x560661ad5730_30;
v0x560661ad5730_31 .array/port v0x560661ad5730, 31;
E_0x560661954c60/8 .event edge, v0x560661ad5730_31, v0x5606619372b0_0, v0x560661928070_0;
E_0x560661954c60 .event/or E_0x560661954c60/0, E_0x560661954c60/1, E_0x560661954c60/2, E_0x560661954c60/3, E_0x560661954c60/4, E_0x560661954c60/5, E_0x560661954c60/6, E_0x560661954c60/7, E_0x560661954c60/8;
L_0x560661ad7610 .part v0x560661ac1f50_0, 0, 1;
L_0x560661ad8000 .part v0x560661ac1f50_0, 1, 1;
L_0x560661ad8960 .part v0x560661ac1f50_0, 2, 1;
S_0x560661a80130 .scope module, "RAMBlock" "RAMBlock" 2 220, 3 9 0, S_0x560661a62ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /OUTPUT 32 "oSUsiRd";
    .port_info 9 /INPUT 32 "iSUsiWd";
    .port_info 10 /INPUT 32 "iSUsiAdrs";
    .port_info 11 /OUTPUT 16 "oSUfiRd";
    .port_info 12 /OUTPUT 32 "oSUfiAdrs";
    .port_info 13 /INPUT 16 "iSUfiWd";
    .port_info 14 /INPUT 32 "iSUfiAdrs";
    .port_info 15 /OUTPUT 1 "oSUfiRdy";
    .port_info 16 /OUTPUT 1 "oTestErr";
    .port_info 17 /OUTPUT 1 "oDone";
    .port_info 18 /INPUT 1 "iSRST";
    .port_info 19 /INPUT 1 "inSRST";
    .port_info 20 /INPUT 1 "iSCLK";
P_0x560661a232e0 .param/l "lpFifoDepth" 1 3 108, +C4<00000000000000000000000100000000>;
P_0x560661a23320 .param/l "pAdrsMap" 0 3 11, C4<1>;
P_0x560661a23360 .param/l "pBlockAdrsWidth" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x560661a233a0 .param/l "pCsrActiveWidth" 0 3 14, +C4<00000000000000000000000000001000>;
P_0x560661a233e0 .param/l "pCsrAdrsWidth" 0 3 13, +C4<00000000000000000000000000010000>;
P_0x560661a23420 .param/l "pRamAdrsWidth" 0 3 18, +C4<00000000000000000000000000000101>;
P_0x560661a23460 .param/l "pRamDqWidth" 0 3 19, +C4<00000000000000000000000000010000>;
P_0x560661a234a0 .param/l "pUfiAdrsBusWidth" 0 3 16, +C4<00000000000000000000000000100000>;
P_0x560661a234e0 .param/l "pUfiDqBusWidth" 0 3 15, +C4<00000000000000000000000000010000>;
P_0x560661a23520 .param/l "pUfiEnableBit" 0 3 17, +C4<00000000000000000000000000100000>;
P_0x560661a23560 .param/l "pUsiBusWidth" 0 3 12, +C4<00000000000000000000000000100000>;
v0x560661abd9f0_0 .net "iSCLK", 0 0, v0x560661ad66d0_0;  1 drivers
v0x560661abdab0_0 .net "iSRAMD", 15 0, v0x560661ad5640_0;  1 drivers
v0x560661abdb70_0 .net "iSRST", 0 0, v0x560661ad6770_0;  1 drivers
v0x560661abdc10_0 .net "iSUfiAdrs", 31 0, v0x560661ac21f0_0;  alias, 1 drivers
v0x560661abdcb0_0 .net "iSUfiWd", 15 0, L_0x560661ad9b00;  alias, 1 drivers
v0x560661abdda0_0 .net "iSUsiAdrs", 31 0, v0x560661ad5d50_0;  1 drivers
v0x560661abde60_0 .net "iSUsiWd", 31 0, v0x560661ad5e60_0;  1 drivers
v0x560661abdf00_0 .net "inSRST", 0 0, v0x560661ad6de0_0;  1 drivers
L_0x7fbcbf186138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560661abdfa0_0 .net "oDone", 0 0, L_0x7fbcbf186138;  1 drivers
v0x560661abe0d0_0 .net "oSRAMA", 4 0, L_0x560661adbf70;  alias, 1 drivers
v0x560661abe190_0 .net "oSRAMD", 15 0, L_0x560661adc460;  alias, 1 drivers
v0x560661abe230_0 .net "oSRAM_CE", 0 0, L_0x560661adc6d0;  alias, 1 drivers
L_0x7fbcbf1862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560661abe300_0 .net "oSRAM_LB", 0 0, L_0x7fbcbf1862a0;  1 drivers
v0x560661abe3d0_0 .net "oSRAM_OE", 0 0, L_0x560661adc570;  1 drivers
L_0x7fbcbf1862e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560661abe4a0_0 .net "oSRAM_UB", 0 0, L_0x7fbcbf1862e8;  1 drivers
v0x560661abe570_0 .net "oSRAM_WE", 0 0, L_0x560661adc630;  alias, 1 drivers
v0x560661abe640_0 .net "oSUfiAdrs", 31 0, L_0x560661adb820;  alias, 1 drivers
v0x560661abe710_0 .net "oSUfiRd", 15 0, v0x560661ab7990_0;  alias, 1 drivers
v0x560661abe7b0_0 .net "oSUfiRdy", 0 0, L_0x560661adc2b0;  alias, 1 drivers
v0x560661abe880_0 .net "oSUsiRd", 31 0, L_0x560661ad9e30;  1 drivers
L_0x7fbcbf1860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x560661abe950_0 .net "oTestErr", 0 0, L_0x7fbcbf1860f0;  1 drivers
v0x560661abe9f0_0 .var "qMemRdCsr", 15 0;
v0x560661abeac0_0 .var "qRamIfPortUnitAdrs", 4 0;
v0x560661abeb90_0 .var "qRamIfPortUnitCke", 0 0;
v0x560661abec60_0 .var "qRamIfPortUnitCmd", 0 0;
v0x560661abed30_0 .var "qRamIfPortUnitWd", 15 0;
v0x560661abee00_0 .net "wCsrRamRst", 0 0, L_0x560661ad9dc0;  1 drivers
v0x560661abeed0_0 .net "wRamIfPortUnitAdrs", 31 0, L_0x560661adabb0;  1 drivers
v0x560661abefa0_0 .net "wRamIfPortUnitRd", 15 0, L_0x560661adc740;  1 drivers
v0x560661abf040_0 .net "wRamIfPortUnitRvd", 0 0, L_0x560661adc7f0;  1 drivers
v0x560661abf0e0_0 .net "wRamIfPortUnitWd", 15 0, L_0x560661ada310;  1 drivers
E_0x560661954150 .event edge, v0x560661aba420_0, v0x560661abcd70_0;
S_0x560661a57d10 .scope module, "RAMIfPortUnit" "RAMIfPortUnit" 3 151, 4 16 0, S_0x560661a80130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "oSRAMA";
    .port_info 1 /OUTPUT 16 "oSRAMD";
    .port_info 2 /INPUT 16 "iSRAMD";
    .port_info 3 /OUTPUT 1 "oSRAM_LB";
    .port_info 4 /OUTPUT 1 "oSRAM_UB";
    .port_info 5 /OUTPUT 1 "oSRAM_OE";
    .port_info 6 /OUTPUT 1 "oSRAM_WE";
    .port_info 7 /OUTPUT 1 "oSRAM_CE";
    .port_info 8 /INPUT 5 "iAdrs";
    .port_info 9 /INPUT 1 "iCmd";
    .port_info 10 /INPUT 16 "iWd";
    .port_info 11 /OUTPUT 16 "oRd";
    .port_info 12 /OUTPUT 1 "oRvd";
    .port_info 13 /INPUT 1 "iRST";
    .port_info 14 /INPUT 1 "iCKE";
    .port_info 15 /INPUT 1 "iCLK";
P_0x5606619184e0 .param/l "pRamAdrsWidth" 0 4 17, +C4<00000000000000000000000000000101>;
P_0x560661918520 .param/l "pRamDqWidth" 0 4 18, +C4<00000000000000000000000000010000>;
L_0x560661adbf70 .functor BUFZ 5, v0x560661937370_0, C4<00000>, C4<00000>, C4<00000>;
L_0x560661adc460 .functor BUFZ 16, v0x56066196aaa0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560661adc570 .functor BUFZ 1, v0x560661937510_0, C4<0>, C4<0>, C4<0>;
L_0x560661adc630 .functor BUFZ 1, v0x56066196a9e0_0, C4<0>, C4<0>, C4<0>;
L_0x560661adc6d0 .functor BUFZ 1, v0x560661937450_0, C4<0>, C4<0>, C4<0>;
L_0x560661adc740 .functor BUFZ 16, v0x56066196a840_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560661adc7f0 .functor BUFZ 1, v0x56066196a920_0, C4<0>, C4<0>, C4<0>;
v0x560661a8f650_0 .net "iAdrs", 4 0, v0x560661abeac0_0;  1 drivers
v0x560661a8df30_0 .net "iCKE", 0 0, v0x560661abeb90_0;  1 drivers
v0x560661a8dfd0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661a8cc40_0 .net "iCmd", 0 0, v0x560661abec60_0;  1 drivers
v0x560661a973a0_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661a834b0_0 .net "iSRAMD", 15 0, v0x560661ad5640_0;  alias, 1 drivers
v0x560661a84b60_0 .net "iWd", 15 0, v0x560661abed30_0;  1 drivers
v0x560661927d10_0 .net "oRd", 15 0, L_0x560661adc740;  alias, 1 drivers
v0x560661927df0_0 .net "oRvd", 0 0, L_0x560661adc7f0;  alias, 1 drivers
v0x560661927eb0_0 .net "oSRAMA", 4 0, L_0x560661adbf70;  alias, 1 drivers
v0x560661927f90_0 .net "oSRAMD", 15 0, L_0x560661adc460;  alias, 1 drivers
v0x560661928070_0 .net "oSRAM_CE", 0 0, L_0x560661adc6d0;  alias, 1 drivers
v0x560661928130_0 .net "oSRAM_LB", 0 0, L_0x7fbcbf1862a0;  alias, 1 drivers
v0x560661937150_0 .net "oSRAM_OE", 0 0, L_0x560661adc570;  alias, 1 drivers
v0x5606619371f0_0 .net "oSRAM_UB", 0 0, L_0x7fbcbf1862e8;  alias, 1 drivers
v0x5606619372b0_0 .net "oSRAM_WE", 0 0, L_0x560661adc630;  alias, 1 drivers
v0x560661937370_0 .var "rAdrs", 4 0;
v0x560661937450_0 .var "rCE", 0 0;
v0x560661937510_0 .var "rOE", 0 0;
v0x56066196a840_0 .var "rRd", 15 0;
v0x56066196a920_0 .var "rRvd", 0 0;
v0x56066196a9e0_0 .var "rWE", 0 0;
v0x56066196aaa0_0 .var "rWd", 15 0;
E_0x5606618b3b10 .event posedge, v0x560661a8dfd0_0;
S_0x560661a575f0 .scope module, "RamCsr" "RAMCsr" 3 64, 5 11 0, S_0x560661a80130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "oSUsiRd";
    .port_info 1 /INPUT 32 "iSUsiWd";
    .port_info 2 /INPUT 32 "iSUsiAdrs";
    .port_info 3 /OUTPUT 1 "oRamRst";
    .port_info 4 /INPUT 16 "iMemRd";
    .port_info 5 /INPUT 1 "iSRST";
    .port_info 6 /INPUT 1 "iSCLK";
P_0x560661a8f920 .param/l "pAdrsMap" 0 5 13, C4<1>;
P_0x560661a8f960 .param/l "pBlockAdrsWidth" 0 5 12, +C4<00000000000000000000000000000001>;
P_0x560661a8f9a0 .param/l "pCsrActiveWidth" 0 5 16, +C4<00000000000000000000000000001000>;
P_0x560661a8f9e0 .param/l "pCsrAdrsWidth" 0 5 15, +C4<00000000000000000000000000010000>;
P_0x560661a8fa20 .param/l "pRamAdrsWidth" 0 5 17, +C4<00000000000000000000000000000101>;
P_0x560661a8fa60 .param/l "pRamDqWidth" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x560661a8faa0 .param/l "pUsiBusWidth" 0 5 14, +C4<00000000000000000000000000100000>;
P_0x560661a8fae0 .param/l "p_non_variable" 0 5 19, +C4<00000000000000000000000000000000>;
L_0x560661ad9dc0 .functor BUFZ 1, v0x5606618ebf70_0, C4<0>, C4<0>, C4<0>;
L_0x560661ad9e30 .functor BUFZ 32, v0x5606618ec030_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56066193b880_0 .net "iMemRd", 15 0, v0x560661abe9f0_0;  1 drivers
v0x56066196fe90_0 .net "iSCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x56066196ff80_0 .net "iSRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661970080_0 .net "iSUsiAdrs", 31 0, v0x560661ad5d50_0;  alias, 1 drivers
v0x560661970120_0 .net "iSUsiWd", 31 0, v0x560661ad5e60_0;  alias, 1 drivers
v0x5606619701c0_0 .net "oRamRst", 0 0, L_0x560661ad9dc0;  alias, 1 drivers
v0x5606618ebcf0_0 .net "oSUsiRd", 31 0, L_0x560661ad9e30;  alias, 1 drivers
v0x5606618ebdd0_0 .var "qCsrWCke00", 0 0;
v0x5606618ebe90_0 .var "rMemRd", 15 0;
v0x5606618ebf70_0 .var "rRamRst", 0 0;
v0x5606618ec030_0 .var "rSUsiRd", 31 0;
E_0x560661aa64e0 .event edge, v0x560661970080_0;
S_0x560661a57940 .scope module, "RamReadWriteArbiter" "RamReadWriteArbiter" 3 120, 6 14 0, S_0x560661a80130;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiWd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 1 "oSUfiRdy";
    .port_info 3 /OUTPUT 16 "oSUfiRd";
    .port_info 4 /OUTPUT 32 "oSUfiAdrs";
    .port_info 5 /OUTPUT 16 "oRamIfPortUnitWd";
    .port_info 6 /OUTPUT 32 "oRamIfPortUnitAdrs";
    .port_info 7 /INPUT 16 "iRamIfPortUnitDq";
    .port_info 8 /INPUT 1 "iRamIfPortUnitWe";
    .port_info 9 /INPUT 1 "iRST";
    .port_info 10 /INPUT 1 "inARST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x560661a06990 .param/l "pFifoDepth" 0 6 17, +C4<00000000000000000000000100000000>;
P_0x560661a069d0 .param/l "pUfiAdrsBusWidth" 0 6 16, +C4<00000000000000000000000000100000>;
P_0x560661a06a10 .param/l "pUfiDqBusWidth" 0 6 15, +C4<00000000000000000000000000010000>;
P_0x560661a06a50 .param/l "pUfiEnableBit" 0 6 18, +C4<00000000000000000000000000100000>;
L_0x560661adb910 .functor BUFZ 1, v0x560661ab8d00_0, C4<0>, C4<0>, C4<0>;
L_0x560661adbac0 .functor NOT 1, L_0x560661adb9d0, C4<0>, C4<0>, C4<0>;
L_0x560661adbc80 .functor NOT 1, L_0x560661adbb80, C4<0>, C4<0>, C4<0>;
L_0x560661adbde0 .functor NOT 1, L_0x560661adbcf0, C4<0>, C4<0>, C4<0>;
L_0x560661adbfe0 .functor NOT 1, L_0x560661adbed0, C4<0>, C4<0>, C4<0>;
v0x560661abbc10_0 .net *"_ivl_24", 30 0, L_0x560661adb6f0;  1 drivers
v0x560661abbd10_0 .net *"_ivl_29", 0 0, L_0x560661adb910;  1 drivers
v0x560661abbdf0_0 .net *"_ivl_31", 0 0, L_0x560661adb9d0;  1 drivers
v0x560661abbee0_0 .net *"_ivl_32", 0 0, L_0x560661adbac0;  1 drivers
v0x560661abbfc0_0 .net *"_ivl_35", 0 0, L_0x560661adbb80;  1 drivers
v0x560661abc0a0_0 .net *"_ivl_36", 0 0, L_0x560661adbc80;  1 drivers
v0x560661abc180_0 .net *"_ivl_39", 0 0, L_0x560661adbcf0;  1 drivers
v0x560661abc260_0 .net *"_ivl_40", 0 0, L_0x560661adbde0;  1 drivers
v0x560661abc340_0 .net *"_ivl_43", 0 0, L_0x560661adbed0;  1 drivers
v0x560661abc420_0 .net *"_ivl_44", 0 0, L_0x560661adbfe0;  1 drivers
v0x560661abc500_0 .net *"_ivl_46", 3 0, L_0x560661adc0a0;  1 drivers
v0x560661abc5e0_0 .net *"_ivl_9", 30 0, L_0x560661adaae0;  1 drivers
v0x560661abc6c0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661abc760_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661abc800_0 .net "iRamIfPortUnitDq", 15 0, L_0x560661adc740;  alias, 1 drivers
v0x560661abc8c0_0 .net "iRamIfPortUnitWe", 0 0, L_0x560661adc7f0;  alias, 1 drivers
v0x560661abc9b0_0 .net "iSUfiAdrs", 31 0, v0x560661ac21f0_0;  alias, 1 drivers
v0x560661abcb80_0 .net "iSUfiWd", 15 0, L_0x560661ad9b00;  alias, 1 drivers
v0x560661abcc40_0 .net "inARST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661abcd70_0 .net "oRamIfPortUnitAdrs", 31 0, L_0x560661adabb0;  alias, 1 drivers
v0x560661abce50_0 .net "oRamIfPortUnitWd", 15 0, L_0x560661ada310;  alias, 1 drivers
v0x560661abcf10_0 .net "oSUfiAdrs", 31 0, L_0x560661adb820;  alias, 1 drivers
v0x560661abcff0_0 .net "oSUfiRd", 15 0, v0x560661ab7990_0;  alias, 1 drivers
v0x560661abd100_0 .net "oSUfiRdy", 0 0, L_0x560661adc2b0;  alias, 1 drivers
v0x560661abd1c0_0 .var "qAdrsReadFifoRe", 0 0;
v0x560661abd2b0_0 .var "qAdrsReadFifoWe", 0 0;
v0x560661abd350_0 .var "qFifoWriteRe", 0 0;
v0x560661abd440_0 .net "wAdrsReadFifoRd", 31 0, v0x560661914a50_0;  1 drivers
v0x560661abd530_0 .net "wDqReadFifoRvd", 0 0, v0x560661ab8d00_0;  1 drivers
v0x560661abd5d0_0 .net "wFifoReadEmp", 0 0, L_0x560661adaef0;  1 drivers
v0x560661abd670_0 .net "wFifoReadFull", 1 0, L_0x560661adb540;  1 drivers
v0x560661abd710_0 .net "wFifoWriteEmp", 0 0, L_0x560661ada180;  1 drivers
v0x560661abd7b0_0 .net "wFifoWriteFull", 1 0, L_0x560661ada970;  1 drivers
E_0x560661aa6520 .event edge, v0x5606619147d0_0, v0x560661ab8640_0;
E_0x560661942320 .event edge, v0x560661abb110_0;
L_0x560661ada3b0 .part v0x560661ac21f0_0, 31, 1;
L_0x560661ada8a0 .part v0x560661ac21f0_0, 31, 1;
L_0x560661ada970 .concat8 [ 1 1 0 0], v0x560661abb470_0, v0x5606619bd8c0_0;
L_0x560661adaae0 .part v0x56066198ca60_0, 0, 31;
L_0x560661adabb0 .concat8 [ 31 1 0 0], L_0x560661adaae0, v0x5606619cdea0_0;
L_0x560661adb540 .concat8 [ 1 1 0 0], v0x560661ab8a10_0, v0x5606619e8ca0_0;
L_0x560661adb6f0 .part v0x560661914a50_0, 0, 31;
L_0x560661adb820 .concat8 [ 31 1 0 0], L_0x560661adb6f0, L_0x560661adb910;
L_0x560661adb9d0 .part L_0x560661adb540, 0, 1;
L_0x560661adbb80 .part L_0x560661adb540, 1, 1;
L_0x560661adbcf0 .part L_0x560661ada970, 1, 1;
L_0x560661adbed0 .part L_0x560661ada970, 1, 1;
L_0x560661adc0a0 .concat [ 1 1 1 1], L_0x560661adbfe0, L_0x560661adbde0, L_0x560661adbc80, L_0x560661adbac0;
L_0x560661adc2b0 .reduce/and L_0x560661adc0a0;
S_0x560661a6d5c0 .scope module, "AdrsReadSyncFifoController" "SyncFifoController" 6 112, 7 8 0, S_0x560661a57940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x560661a06af0 .param/l "pAddrWidth" 1 7 28, C4<00001000>;
P_0x560661a06b30 .param/l "pFifoBitWidth" 0 7 10, +C4<00000000000000000000000000100000>;
P_0x560661a06b70 .param/str "pFifoBlockRam" 0 7 11, "yes";
P_0x560661a06bb0 .param/l "pFifoDepth" 0 7 9, +C4<00000000000000000000000100000000>;
L_0x560661adb300 .functor BUFZ 1, v0x5606619e8c00_0, C4<0>, C4<0>, C4<0>;
L_0x560661adb3d0 .functor BUFZ 1, v0x5606619e8fc0_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf186258 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5606619735e0_0 .net/2u *"_ivl_0", 7 0, L_0x7fbcbf186258;  1 drivers
v0x5606619736e0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x5606619737a0_0 .net "iRe", 0 0, v0x560661abd1c0_0;  1 drivers
v0x560661973840_0 .net "iWd", 31 0, v0x560661ac21f0_0;  alias, 1 drivers
v0x56066188fd20_0 .net "iWe", 0 0, v0x560661abd2b0_0;  1 drivers
v0x56066188fe10_0 .net "inARST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x56066188feb0_0 .net "oEmp", 0 0, L_0x560661adb300;  1 drivers
v0x56066188ff70_0 .net "oFull", 0 0, v0x5606619e8ca0_0;  1 drivers
v0x560661890030_0 .net "oRd", 31 0, v0x560661914a50_0;  alias, 1 drivers
v0x5606618900f0_0 .net "oRvd", 0 0, L_0x560661adb3d0;  1 drivers
v0x5606619e8c00_0 .var "qEmp", 0 0;
v0x5606619e8ca0_0 .var "qFull", 0 0;
v0x5606619e8d60_0 .var "qRe", 0 0;
v0x5606619e8e20_0 .var "qWe", 0 0;
v0x5606619e8ef0_0 .var "rRa", 7 0;
v0x5606619e8fc0_0 .var "rRe", 0 0;
v0x5606618d5780_0 .var "rWa", 7 0;
v0x5606618d5870_0 .net "wWa", 7 0, L_0x560661adb170;  1 drivers
E_0x5606619004f0/0 .event edge, v0x5606618d5870_0, v0x560661914650_0, v0x5606619146f0_0, v0x56066188fd20_0;
E_0x5606619004f0/1 .event edge, v0x5606619e8ca0_0, v0x5606619737a0_0, v0x5606619e8c00_0;
E_0x5606619004f0 .event/or E_0x5606619004f0/0, E_0x5606619004f0/1;
E_0x560661900590/0 .event negedge, v0x56066188fe10_0;
E_0x560661900590/1 .event posedge, v0x560661a8dfd0_0;
E_0x560661900590 .event/or E_0x560661900590/0, E_0x560661900590/1;
L_0x560661adb170 .arith/sum 8, v0x5606618d5780_0, L_0x7fbcbf186258;
S_0x560661a6d1e0 .scope module, "DualPortBramTrion" "DualPortBramTrion" 7 73, 8 8 0, S_0x560661a6d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iCLK";
P_0x560661a06c50 .param/l "pAddrWidth" 0 8 11, C4<00001000>;
P_0x560661a06c90 .param/l "pBitWidth" 0 8 10, +C4<00000000000000000000000000100000>;
P_0x560661a06cd0 .param/l "pBuffDepth" 0 8 9, +C4<00000000000000000000000100000000>;
P_0x560661a06d10 .param/str "pFifoBlockRam" 0 8 12, "yes";
v0x56066190cd10 .array "bram", 255 0, 31 0;
v0x56066190cec0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661914650_0 .net "iRa", 7 0, v0x5606619e8ef0_0;  1 drivers
v0x5606619146f0_0 .net "iWa", 7 0, v0x5606618d5780_0;  1 drivers
v0x5606619147d0_0 .net "iWd", 31 0, v0x560661ac21f0_0;  alias, 1 drivers
v0x5606619148b0_0 .net "iWe", 0 0, v0x5606619e8e20_0;  1 drivers
v0x560661914970_0 .net "oRd", 31 0, v0x560661914a50_0;  alias, 1 drivers
v0x560661914a50_0 .var "rRd", 31 0;
v0x56066191d7a0_0 .var/i "x_ini", 31 0;
S_0x56066191d980 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 7 86, 7 86 0, S_0x560661a6d5c0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x56066191d980
v0x560661973440_0 .var/i "i", 31 0;
v0x560661973520_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661973440_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x560661973440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x560661973520_0;
    %load/vec4 v0x560661973440_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x560661973440_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.2 ;
    %load/vec4 v0x560661973440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661973440_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_0.4 ;
    %end;
S_0x5606618d5a50 .scope module, "AdrsWriteSyncFifoController" "SyncFifoController" 6 66, 7 8 0, S_0x560661a57940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x560661a222e0 .param/l "pAddrWidth" 1 7 28, C4<00001000>;
P_0x560661a22320 .param/l "pFifoBitWidth" 0 7 10, +C4<00000000000000000000000000100000>;
P_0x560661a22360 .param/str "pFifoBlockRam" 0 7 11, "yes";
P_0x560661a223a0 .param/l "pFifoDepth" 0 7 9, +C4<00000000000000000000000100000000>;
L_0x560661ada640 .functor BUFZ 1, v0x5606619bd800_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf1861c8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x56066198cd20_0 .net/2u *"_ivl_0", 7 0, L_0x7fbcbf1861c8;  1 drivers
v0x5606619ace30_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x5606619aced0_0 .net "iRe", 0 0, v0x560661abd350_0;  1 drivers
v0x5606619acf70_0 .net "iWd", 31 0, v0x560661ac21f0_0;  alias, 1 drivers
v0x5606619ad010_0 .net "iWe", 0 0, L_0x560661ada8a0;  1 drivers
v0x5606619ad120_0 .net "inARST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x5606619ad1c0_0 .net "oEmp", 0 0, L_0x560661ada640;  1 drivers
v0x5606619bd5b0_0 .net "oFull", 0 0, v0x5606619bd8c0_0;  1 drivers
v0x5606619bd670_0 .net "oRd", 31 0, v0x56066198ca60_0;  1 drivers
v0x5606619bd760_0 .net "oRvd", 0 0, v0x5606619cdea0_0;  1 drivers
v0x5606619bd800_0 .var "qEmp", 0 0;
v0x5606619bd8c0_0 .var "qFull", 0 0;
v0x5606619bd980_0 .var "qRe", 0 0;
v0x5606619cdd30_0 .var "qWe", 0 0;
v0x5606619cddd0_0 .var "rRa", 7 0;
v0x5606619cdea0_0 .var "rRe", 0 0;
v0x5606619cdf40_0 .var "rWa", 7 0;
v0x5606619ce140_0 .net "wWa", 7 0, L_0x560661ada4b0;  1 drivers
E_0x5606618d5c00/0 .event edge, v0x5606619ce140_0, v0x56066197dae0_0, v0x56066197dbb0_0, v0x5606619ad010_0;
E_0x5606618d5c00/1 .event edge, v0x5606619bd8c0_0, v0x5606619aced0_0, v0x5606619bd800_0;
E_0x5606618d5c00 .event/or E_0x5606618d5c00/0, E_0x5606618d5c00/1;
L_0x560661ada4b0 .arith/sum 8, v0x5606619cdf40_0, L_0x7fbcbf1861c8;
S_0x5606618e1600 .scope module, "DualPortBramTrion" "DualPortBramTrion" 7 73, 8 8 0, S_0x5606618d5a50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 32 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iCLK";
P_0x56066194e980 .param/l "pAddrWidth" 0 8 11, C4<00001000>;
P_0x56066194e9c0 .param/l "pBitWidth" 0 8 10, +C4<00000000000000000000000000100000>;
P_0x56066194ea00 .param/l "pBuffDepth" 0 8 9, +C4<00000000000000000000000100000000>;
P_0x56066194ea40 .param/str "pFifoBlockRam" 0 8 12, "yes";
v0x56066194ece0 .array "bram", 255 0, 31 0;
v0x56066197da20_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x56066197dae0_0 .net "iRa", 7 0, v0x5606619cddd0_0;  1 drivers
v0x56066197dbb0_0 .net "iWa", 7 0, v0x5606619cdf40_0;  1 drivers
v0x56066197dc90_0 .net "iWd", 31 0, v0x560661ac21f0_0;  alias, 1 drivers
v0x56066197dda0_0 .net "iWe", 0 0, v0x5606619cdd30_0;  1 drivers
v0x56066198c980_0 .net "oRd", 31 0, v0x56066198ca60_0;  alias, 1 drivers
v0x56066198ca60_0 .var "rRd", 31 0;
v0x56066198cb40_0 .var/i "x_ini", 31 0;
S_0x560661998860 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 7 86, 7 86 0, S_0x5606618d5a50;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x560661998860
v0x560661998af0_0 .var/i "i", 31 0;
v0x560661998bd0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.AdrsWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661998af0_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x560661998af0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x560661998bd0_0;
    %load/vec4 v0x560661998af0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x560661998af0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.8 ;
    %load/vec4 v0x560661998af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661998af0_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_1.10 ;
    %end;
S_0x5606619ddb50 .scope module, "DqReadSyncFifoController" "SyncFifoController" 6 96, 7 8 0, S_0x560661a57940;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x5606619ddce0 .param/l "pAddrWidth" 1 7 28, C4<00001000>;
P_0x5606619ddd20 .param/l "pFifoBitWidth" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x5606619ddd60 .param/str "pFifoBlockRam" 0 7 11, "yes";
P_0x5606619ddda0 .param/l "pFifoDepth" 0 7 9, +C4<00000000000000000000000100000000>;
L_0x560661adaef0 .functor BUFZ 1, v0x560661ab8950_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf186210 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x560661ab80b0_0 .net/2u *"_ivl_0", 7 0, L_0x7fbcbf186210;  1 drivers
v0x560661ab81b0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ab8270_0 .net "iRe", 0 0, v0x560661abd1c0_0;  alias, 1 drivers
v0x560661ab8370_0 .net "iWd", 15 0, L_0x560661adc740;  alias, 1 drivers
v0x560661ab8460_0 .net "iWe", 0 0, L_0x560661adc7f0;  alias, 1 drivers
v0x560661ab8550_0 .net "inARST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661ab8640_0 .net "oEmp", 0 0, L_0x560661adaef0;  alias, 1 drivers
v0x560661ab86e0_0 .net "oFull", 0 0, v0x560661ab8a10_0;  1 drivers
v0x560661ab8780_0 .net "oRd", 15 0, v0x560661ab7990_0;  alias, 1 drivers
v0x560661ab88b0_0 .net "oRvd", 0 0, v0x560661ab8d00_0;  alias, 1 drivers
v0x560661ab8950_0 .var "qEmp", 0 0;
v0x560661ab8a10_0 .var "qFull", 0 0;
v0x560661ab8ad0_0 .var "qRe", 0 0;
v0x560661ab8b90_0 .var "qWe", 0 0;
v0x560661ab8c30_0 .var "rRa", 7 0;
v0x560661ab8d00_0 .var "rRe", 0 0;
v0x560661ab8da0_0 .var "rWa", 7 0;
v0x560661ab8fa0_0 .net "wWa", 7 0, L_0x560661adad40;  1 drivers
E_0x56066190cc30/0 .event edge, v0x560661ab8fa0_0, v0x560661951eb0_0, v0x560661ab7620_0, v0x560661927df0_0;
E_0x56066190cc30/1 .event edge, v0x560661ab8a10_0, v0x5606619737a0_0, v0x560661ab8950_0;
E_0x56066190cc30 .event/or E_0x56066190cc30/0, E_0x56066190cc30/1;
L_0x560661adad40 .arith/sum 8, v0x560661ab8da0_0, L_0x7fbcbf186210;
S_0x5606619e3100 .scope module, "DualPortBramTrion" "DualPortBramTrion" 7 73, 8 8 0, S_0x5606619ddb50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iCLK";
P_0x5606619e3300 .param/l "pAddrWidth" 0 8 11, C4<00001000>;
P_0x5606619e3340 .param/l "pBitWidth" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x5606619e3380 .param/l "pBuffDepth" 0 8 9, +C4<00000000000000000000000100000000>;
P_0x5606619e33c0 .param/str "pFifoBlockRam" 0 8 12, "yes";
v0x560661951cf0 .array "bram", 255 0, 15 0;
v0x560661951df0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661951eb0_0 .net "iRa", 7 0, v0x560661ab8c30_0;  1 drivers
v0x560661ab7620_0 .net "iWa", 7 0, v0x560661ab8da0_0;  1 drivers
v0x560661ab7700_0 .net "iWd", 15 0, L_0x560661adc740;  alias, 1 drivers
v0x560661ab7810_0 .net "iWe", 0 0, v0x560661ab8b90_0;  1 drivers
v0x560661ab78b0_0 .net "oRd", 15 0, v0x560661ab7990_0;  alias, 1 drivers
v0x560661ab7990_0 .var "rRd", 15 0;
v0x560661ab7a70_0 .var/i "x_ini", 31 0;
S_0x560661ab7c50 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 7 86, 7 86 0, S_0x5606619ddb50;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x560661ab7c50
v0x560661ab7ee0_0 .var/i "i", 31 0;
v0x560661ab7fc0_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqReadSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ab7ee0_0, 0, 32;
T_2.12 ;
    %load/vec4 v0x560661ab7ee0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.13, 5;
    %load/vec4 v0x560661ab7fc0_0;
    %load/vec4 v0x560661ab7ee0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x560661ab7ee0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_2.14 ;
    %load/vec4 v0x560661ab7ee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ab7ee0_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_2.16 ;
    %end;
S_0x560661ab9180 .scope module, "DqWriteSyncFifoController" "SyncFifoController" 6 50, 7 8 0, S_0x560661a57940;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x560661ab9360 .param/l "pAddrWidth" 1 7 28, C4<00001000>;
P_0x560661ab93a0 .param/l "pFifoBitWidth" 0 7 10, +C4<00000000000000000000000000010000>;
P_0x560661ab93e0 .param/str "pFifoBlockRam" 0 7 11, "yes";
P_0x560661ab9420 .param/l "pFifoDepth" 0 7 9, +C4<00000000000000000000000100000000>;
L_0x560661ada180 .functor BUFZ 1, v0x560661abb3b0_0, C4<0>, C4<0>, C4<0>;
L_0x560661ada240 .functor BUFZ 1, v0x560661abb790_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf186180 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x560661ababf0_0 .net/2u *"_ivl_0", 7 0, L_0x7fbcbf186180;  1 drivers
v0x560661abacf0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661abadb0_0 .net "iRe", 0 0, v0x560661abd350_0;  alias, 1 drivers
v0x560661abaeb0_0 .net "iWd", 15 0, L_0x560661ad9b00;  alias, 1 drivers
v0x560661abaf80_0 .net "iWe", 0 0, L_0x560661ada3b0;  1 drivers
v0x560661abb070_0 .net "inARST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661abb110_0 .net "oEmp", 0 0, L_0x560661ada180;  alias, 1 drivers
v0x560661abb1b0_0 .net "oFull", 0 0, v0x560661abb470_0;  1 drivers
v0x560661abb250_0 .net "oRd", 15 0, L_0x560661ada310;  alias, 1 drivers
v0x560661abb310_0 .net "oRvd", 0 0, L_0x560661ada240;  1 drivers
v0x560661abb3b0_0 .var "qEmp", 0 0;
v0x560661abb470_0 .var "qFull", 0 0;
v0x560661abb530_0 .var "qRe", 0 0;
v0x560661abb5f0_0 .var "qWe", 0 0;
v0x560661abb6c0_0 .var "rRa", 7 0;
v0x560661abb790_0 .var "rRe", 0 0;
v0x560661abb830_0 .var "rWa", 7 0;
v0x560661abba30_0 .net "wWa", 7 0, L_0x560661ad9fa0;  1 drivers
E_0x560661951c10/0 .event edge, v0x560661abba30_0, v0x560661aba080_0, v0x560661aba150_0, v0x560661abaf80_0;
E_0x560661951c10/1 .event edge, v0x560661abb470_0, v0x5606619aced0_0, v0x560661abb3b0_0;
E_0x560661951c10 .event/or E_0x560661951c10/0, E_0x560661951c10/1;
L_0x560661ad9fa0 .arith/sum 8, v0x560661abb830_0, L_0x7fbcbf186180;
S_0x560661ab97e0 .scope module, "DualPortBramTrion" "DualPortBramTrion" 7 73, 8 8 0, S_0x560661ab9180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 16 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iCLK";
P_0x560661ab99e0 .param/l "pAddrWidth" 0 8 11, C4<00001000>;
P_0x560661ab9a20 .param/l "pBitWidth" 0 8 10, +C4<00000000000000000000000000010000>;
P_0x560661ab9a60 .param/l "pBuffDepth" 0 8 9, +C4<00000000000000000000000100000000>;
P_0x560661ab9aa0 .param/str "pFifoBlockRam" 0 8 12, "yes";
L_0x560661ada310 .functor BUFZ 16, v0x560661aba500_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560661ab9db0 .array "bram", 255 0, 15 0;
v0x560661ab9eb0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661aba080_0 .net "iRa", 7 0, v0x560661abb6c0_0;  1 drivers
v0x560661aba150_0 .net "iWa", 7 0, v0x560661abb830_0;  1 drivers
v0x560661aba230_0 .net "iWd", 15 0, L_0x560661ad9b00;  alias, 1 drivers
v0x560661aba360_0 .net "iWe", 0 0, v0x560661abb5f0_0;  1 drivers
v0x560661aba420_0 .net "oRd", 15 0, L_0x560661ada310;  alias, 1 drivers
v0x560661aba500_0 .var "rRd", 15 0;
v0x560661aba5e0_0 .var/i "x_ini", 31 0;
S_0x560661aba7c0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 7 86, 7 86 0, S_0x560661ab9180;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x560661aba7c0
v0x560661abaa50_0 .var/i "i", 31 0;
v0x560661abab30_0 .var "iVAL", 31 0;
TD_UFIB_tb.RAMBlock.RamReadWriteArbiter.DqWriteSyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661abaa50_0, 0, 32;
T_3.18 ;
    %load/vec4 v0x560661abaa50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.19, 5;
    %load/vec4 v0x560661abab30_0;
    %load/vec4 v0x560661abaa50_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.20, 8;
    %load/vec4 v0x560661abaa50_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_3.20 ;
    %load/vec4 v0x560661abaa50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661abaa50_0, 0, 32;
    %jmp T_3.18;
T_3.19 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_3.22 ;
    %end;
S_0x560661abf360 .scope module, "UFIB" "UFIB" 2 153, 9 21 0, S_0x560661a62ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iSUfiRd";
    .port_info 1 /INPUT 32 "iSUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiRd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /OUTPUT 16 "oSUfiWd";
    .port_info 5 /OUTPUT 32 "oSUfiAdrs";
    .port_info 6 /INPUT 1 "iSUfiRdy";
    .port_info 7 /INPUT 48 "iMUfiWd";
    .port_info 8 /INPUT 96 "iMUfiAdrs";
    .port_info 9 /OUTPUT 3 "oMUfiRdy";
    .port_info 10 /INPUT 1 "iRST";
    .port_info 11 /INPUT 1 "iCLK";
P_0x5606618a1c70 .param/l "lpBlockConnectNum" 1 9 101, C4<10>;
P_0x5606618a1cb0 .param/l "pBlockAdrsWidth" 0 9 24, +C4<00000000000000000000000000000010>;
P_0x5606618a1cf0 .param/l "pBlockConnectNum" 0 9 23, +C4<00000000000000000000000000000011>;
P_0x5606618a1d30 .param/l "pMUfiAdrsWidth" 0 9 29, +C4<0000000000000000000000000000000000000000000000000000000001100000>;
P_0x5606618a1d70 .param/l "pMUfiDqWidth" 0 9 28, +C4<0000000000000000000000000000000000000000000000000000000000110000>;
P_0x5606618a1db0 .param/l "pUfiAdrsBusWidth" 0 9 26, +C4<00000000000000000000000000100000>;
P_0x5606618a1df0 .param/l "pUfiDqBusWidth" 0 9 25, +C4<00000000000000000000000000010000>;
L_0x560661ad9990 .functor BUFZ 16, v0x560661ab7990_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x560661ad9a00 .functor BUFZ 32, L_0x560661adb820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x560661ad9b00 .functor BUFZ 16, v0x560661ac22d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x560661ac12b0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ac1350_0 .net "iMUfiAdrs", 95 0, v0x560661ad5390_0;  1 drivers
v0x560661ac1430_0 .net "iMUfiWd", 47 0, v0x560661ad54a0_0;  1 drivers
v0x560661ac14f0_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661ac1590_0 .net "iSUfiAdrs", 31 0, L_0x560661adb820;  alias, 1 drivers
v0x560661ac16a0_0 .net "iSUfiRd", 15 0, v0x560661ab7990_0;  alias, 1 drivers
v0x560661ac17f0_0 .net "iSUfiRdy", 0 0, L_0x560661adc2b0;  alias, 1 drivers
v0x560661ac1890_0 .net "oMUfiAdrs", 31 0, L_0x560661ad9a00;  alias, 1 drivers
v0x560661ac1970_0 .net "oMUfiRd", 15 0, L_0x560661ad9990;  alias, 1 drivers
v0x560661ac1ae0_0 .net "oMUfiRdy", 2 0, v0x560661ac1f50_0;  alias, 1 drivers
v0x560661ac1bc0_0 .net "oSUfiAdrs", 31 0, v0x560661ac21f0_0;  alias, 1 drivers
v0x560661ac1c80_0 .net "oSUfiWd", 15 0, L_0x560661ad9b00;  alias, 1 drivers
v0x560661ac1dd0_0 .var "qBlockSelectCke", 0 0;
v0x560661ac1e90_0 .var "qBlockSelectRst", 0 0;
v0x560661ac1f50_0 .var "qMUfiRdy", 2 0;
v0x560661ac2030_0 .var "rBlockSelect", 1 0;
v0x560661ac2110_0 .var "rLatencyCnt", 2 0;
v0x560661ac21f0_0 .var "rMUfiAdrs", 31 0;
v0x560661ac22d0_0 .var "rMUfiWd", 15 0;
v0x560661ac23b0 .array "wBlockId", 0 2;
v0x560661ac23b0_0 .net v0x560661ac23b0 0, 1 0, L_0x560661ad8d10; 1 drivers
v0x560661ac23b0_1 .net v0x560661ac23b0 1, 1 0, L_0x560661ad9160; 1 drivers
v0x560661ac23b0_2 .net v0x560661ac23b0 2, 1 0, L_0x560661ad9690; 1 drivers
v0x560661ac24f0_0 .net "wEnableBit", 2 0, L_0x560661ad9730;  1 drivers
v0x560661ac25d0 .array "wMUfiAdrs", 0 2;
v0x560661ac25d0_0 .net v0x560661ac25d0 0, 31 0, L_0x560661ad8b30; 1 drivers
v0x560661ac25d0_1 .net v0x560661ac25d0 1, 31 0, L_0x560661ad8f40; 1 drivers
v0x560661ac25d0_2 .net v0x560661ac25d0 2, 31 0, L_0x560661ad9450; 1 drivers
v0x560661ac2710 .array "wMUfiWd", 0 2;
v0x560661ac2710_0 .net v0x560661ac2710 0, 15 0, L_0x560661ad8a90; 1 drivers
v0x560661ac2710_1 .net v0x560661ac2710 1, 15 0, L_0x560661ad8ea0; 1 drivers
v0x560661ac2710_2 .net v0x560661ac2710 2, 15 0, L_0x560661ad92f0; 1 drivers
E_0x560661ab9cd0 .event edge, v0x560661a973a0_0, v0x560661ac2030_0, v0x560661ac24f0_0, v0x560661ac2110_0;
L_0x560661ad8a90 .part v0x560661ad54a0_0, 0, 16;
L_0x560661ad8b30 .part v0x560661ad5390_0, 0, 32;
L_0x560661ad8ea0 .part v0x560661ad54a0_0, 16, 16;
L_0x560661ad8f40 .part v0x560661ad5390_0, 32, 32;
L_0x560661ad92f0 .part v0x560661ad54a0_0, 32, 16;
L_0x560661ad9450 .part v0x560661ad5390_0, 64, 32;
L_0x560661ad9730 .concat8 [ 1 1 1 0], L_0x560661ad8e00, L_0x560661ad9250, L_0x560661ad98a0;
S_0x560661abfb70 .scope generate, "genblk1[0]" "genblk1[0]" 9 87, 9 87 0, S_0x560661abf360;
 .timescale 0 0;
P_0x560661abfd90 .param/l "x" 0 9 87, +C4<00>;
v0x560661abfe70_0 .net *"_ivl_12", 0 0, L_0x560661ad8e00;  1 drivers
v0x560661abff50_0 .net *"_ivl_7", 3 0, L_0x560661ad8c20;  1 drivers
L_0x560661ad8c20 .part L_0x560661ad8b30, 25, 4;
L_0x560661ad8d10 .part L_0x560661ad8c20, 0, 2;
L_0x560661ad8e00 .part L_0x560661ad8b30, 31, 1;
S_0x560661ac0030 .scope generate, "genblk1[1]" "genblk1[1]" 9 87, 9 87 0, S_0x560661abf360;
 .timescale 0 0;
P_0x560661ac0250 .param/l "x" 0 9 87, +C4<01>;
v0x560661ac0310_0 .net *"_ivl_12", 0 0, L_0x560661ad9250;  1 drivers
v0x560661ac03f0_0 .net *"_ivl_7", 3 0, L_0x560661ad9040;  1 drivers
L_0x560661ad9040 .part L_0x560661ad8f40, 25, 4;
L_0x560661ad9160 .part L_0x560661ad9040, 0, 2;
L_0x560661ad9250 .part L_0x560661ad8f40, 31, 1;
S_0x560661ac04d0 .scope generate, "genblk1[2]" "genblk1[2]" 9 87, 9 87 0, S_0x560661abf360;
 .timescale 0 0;
P_0x560661ac0700 .param/l "x" 0 9 87, +C4<010>;
v0x560661ac07c0_0 .net *"_ivl_12", 0 0, L_0x560661ad98a0;  1 drivers
v0x560661ac08a0_0 .net *"_ivl_7", 3 0, L_0x560661ad95f0;  1 drivers
L_0x560661ad95f0 .part L_0x560661ad9450, 25, 4;
L_0x560661ad9690 .part L_0x560661ad95f0, 0, 2;
L_0x560661ad98a0 .part L_0x560661ad9450, 31, 1;
S_0x560661ac0980 .scope generate, "genblk2[0]" "genblk2[0]" 9 110, 9 110 0, S_0x560661abf360;
 .timescale 0 0;
P_0x560661ac0b80 .param/l "x" 0 9 110, +C4<00>;
E_0x560661ac0c60 .event edge, v0x560661abd100_0, v0x560661ac2030_0;
S_0x560661ac0cc0 .scope generate, "genblk2[1]" "genblk2[1]" 9 110, 9 110 0, S_0x560661abf360;
 .timescale 0 0;
P_0x560661ac0f10 .param/l "x" 0 9 110, +C4<01>;
S_0x560661ac0ff0 .scope generate, "genblk2[2]" "genblk2[2]" 9 110, 9 110 0, S_0x560661abf360;
 .timescale 0 0;
P_0x560661ac11d0 .param/l "x" 0 9 110, +C4<010>;
S_0x560661ac29d0 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 2 277, 2 277 0, S_0x560661a62ae0;
 .timescale -9 -12;
v0x560661ac2b60_0 .var/i "bitcnt", 31 0;
v0x560661ac2c40_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x560661ac29d0
v0x560661ac2de0_0 .var/i "i", 31 0;
v0x560661ac2ec0_0 .var/i "number", 31 0;
TD_UFIB_tb.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac2b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac2de0_0, 0, 32;
T_4.24 ;
    %load/vec4 v0x560661ac2de0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.25, 5;
    %load/vec4 v0x560661ac2ec0_0;
    %load/vec4 v0x560661ac2de0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560661ac2b60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560661ac2b60_0, 0, 32;
T_4.26 ;
    %load/vec4 v0x560661ac2de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ac2de0_0, 0, 32;
    %jmp T_4.24;
T_4.25 ;
    %load/vec4 v0x560661ac2b60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac2de0_0, 0, 32;
T_4.30 ;
    %load/vec4 v0x560661ac2de0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.31, 5;
    %load/vec4 v0x560661ac2ec0_0;
    %load/vec4 v0x560661ac2de0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v0x560661ac2de0_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_4.32 ;
    %load/vec4 v0x560661ac2de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ac2de0_0, 0, 32;
    %jmp T_4.30;
T_4.31 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_4.34, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_4.34 ;
    %jmp T_4.29;
T_4.28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac2c40_0, 0, 32;
    %load/vec4 v0x560661ac2ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.36, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_4.37;
T_4.36 ;
T_4.38 ;
    %load/vec4 v0x560661ac2ec0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_4.39, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560661ac2c40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560661ac2c40_0, 0, 32;
    %load/vec4 v0x560661ac2ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x560661ac2ec0_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %load/vec4 v0x560661ac2c40_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_4.37 ;
T_4.29 ;
    %end;
S_0x560661ac2fa0 .scope generate, "genblk1[0]" "genblk1[0]" 2 167, 2 167 0, S_0x560661a62ae0;
 .timescale -9 -12;
P_0x560661ac31a0 .param/l "x" 0 2 167, +C4<00>;
E_0x560661ac3280/0 .event edge, v0x560661ac8800_0, v0x560661ace3d0_0, v0x560661ad3f90_0, v0x560661ac8690_0;
E_0x560661ac3280/1 .event edge, v0x560661ace2f0_0, v0x560661ad3e20_0;
E_0x560661ac3280 .event/or E_0x560661ac3280/0, E_0x560661ac3280/1;
S_0x560661ac3300 .scope generate, "genblk1[1]" "genblk1[1]" 2 167, 2 167 0, S_0x560661a62ae0;
 .timescale -9 -12;
P_0x560661ac3550 .param/l "x" 0 2 167, +C4<01>;
S_0x560661ac3630 .scope generate, "genblk1[2]" "genblk1[2]" 2 167, 2 167 0, S_0x560661a62ae0;
 .timescale -9 -12;
P_0x560661ac3810 .param/l "x" 0 2 167, +C4<010>;
S_0x560661ac38f0 .scope generate, "genblk2[0]" "genblk2[0]" 2 181, 2 181 0, S_0x560661a62ae0;
 .timescale -9 -12;
P_0x560661ac3ad0 .param/l "x" 0 2 181, +C4<00>;
S_0x560661ac3bb0 .scope module, "UfibReadWriteTester" "UfibReadWriteTester" 2 189, 10 8 0, S_0x560661ac38f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iMUfiRd";
    .port_info 1 /INPUT 32 "iMUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiWd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /INPUT 1 "iMUfiRdy";
    .port_info 5 /INPUT 1 "iRST";
    .port_info 6 /INPUT 1 "inRST";
    .port_info 7 /INPUT 1 "iCLK";
P_0x5606618a1a00 .param/l "lpSfcBitWidth" 1 10 34, +C4<00000000000000000000000000110000>;
P_0x5606618a1a40 .param/l "lpSfcDepth" 1 10 33, +C4<00000000000000000000000100000000>;
P_0x5606618a1a80 .param/l "pRamAdrsWidth" 0 10 10, +C4<00000000000000000000000000000101>;
P_0x5606618a1ac0 .param/l "pReadWrite" 0 10 14, +C4<00000000000000000000000000000001>;
P_0x5606618a1b00 .param/l "pUfiAdrsBusWidth" 0 10 13, +C4<00000000000000000000000000100000>;
P_0x5606618a1b40 .param/l "pUfiAdrsMap" 0 10 11, C4<0000>;
P_0x5606618a1b80 .param/l "pUfiDqBusWidth" 0 10 12, +C4<00000000000000000000000000010000>;
L_0x560661ad7450 .functor BUFZ 1, v0x560661ac6760_0, C4<0>, C4<0>, C4<0>;
v0x560661ac7eb0_0 .net *"_ivl_10", 0 0, L_0x560661ad7450;  1 drivers
v0x560661ac7fb0_0 .net *"_ivl_5", 30 0, L_0x560661ad72c0;  1 drivers
v0x560661ac8090_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ac8340_0 .net "iMUfiAdrs", 31 0, L_0x560661ad9a00;  alias, 1 drivers
v0x560661ac8410_0 .net "iMUfiRd", 15 0, L_0x560661ad9990;  alias, 1 drivers
v0x560661ac84b0_0 .net "iMUfiRdy", 0 0, L_0x560661ad7610;  1 drivers
v0x560661ac8550_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661ac85f0_0 .net "inRST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661ac8690_0 .net "oMUfiAdrs", 31 0, L_0x560661ad7360;  alias, 1 drivers
v0x560661ac8800_0 .net "oMUfiWd", 15 0, L_0x560661ad71b0;  alias, 1 drivers
v0x560661ac88e0_0 .var "qBurstCntCke", 0 0;
v0x560661ac89b0_0 .var "qPdgCke", 0 0;
v0x560661ac8a50_0 .var "qSfcRe", 0 0;
v0x560661ac8b20_0 .var "qSfcWd", 47 0;
v0x560661ac8bc0_0 .var "qSfcWe", 0 0;
v0x560661ac8c60_0 .var "rPdgWAdrs", 4 0;
v0x560661ac8d20_0 .var "rPdgWd", 15 0;
v0x560661ac8e00_0 .net "wBurstRun", 0 0, L_0x560661ad7530;  1 drivers
v0x560661ac8ed0_0 .net "wSfcEmp", 0 0, L_0x560661921280;  1 drivers
v0x560661ac8fa0_0 .net "wSfcFull", 0 0, L_0x5606618cc170;  1 drivers
v0x560661ac9070_0 .net "wSfcRd", 47 0, v0x560661ac5430_0;  1 drivers
v0x560661ac9160_0 .net "wSfcRvd", 0 0, v0x560661ac6760_0;  1 drivers
E_0x560661ac40e0/0 .event edge, v0x560661ac8d20_0, v0x560661ac8c60_0, v0x560661ac60d0_0, v0x560661ac84b0_0;
E_0x560661ac40e0/1 .event edge, v0x560661ac6010_0, v0x560661ac78a0_0;
E_0x560661ac40e0 .event/or E_0x560661ac40e0/0, E_0x560661ac40e0/1;
L_0x560661ad71b0 .part v0x560661ac5430_0, 0, 16;
L_0x560661ad72c0 .part v0x560661ac5430_0, 16, 31;
L_0x560661ad7360 .concat8 [ 31 1 0 0], L_0x560661ad72c0, L_0x560661ad7450;
S_0x560661ac4160 .scope module, "SyncFifoController" "SyncFifoController" 10 46, 7 8 0, S_0x560661ac3bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x560661ac4360 .param/l "pAddrWidth" 1 7 28, C4<00001000>;
P_0x560661ac43a0 .param/l "pFifoBitWidth" 0 7 10, +C4<00000000000000000000000000110000>;
P_0x560661ac43e0 .param/str "pFifoBlockRam" 0 7 11, "yes";
P_0x560661ac4420 .param/l "pFifoDepth" 0 7 9, +C4<00000000000000000000000100000000>;
L_0x5606618cc170 .functor BUFZ 1, v0x560661ac6440_0, C4<0>, C4<0>, C4<0>;
L_0x560661921280 .functor BUFZ 1, v0x560661ac6380_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf186018 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x560661ac5b20_0 .net/2u *"_ivl_0", 7 0, L_0x7fbcbf186018;  1 drivers
v0x560661ac5c20_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ac5ce0_0 .net "iRe", 0 0, v0x560661ac8a50_0;  1 drivers
v0x560661ac5db0_0 .net "iWd", 47 0, v0x560661ac8b20_0;  1 drivers
v0x560661ac5e80_0 .net "iWe", 0 0, v0x560661ac8bc0_0;  1 drivers
v0x560661ac5f70_0 .net "inARST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661ac6010_0 .net "oEmp", 0 0, L_0x560661921280;  alias, 1 drivers
v0x560661ac60d0_0 .net "oFull", 0 0, L_0x5606618cc170;  alias, 1 drivers
v0x560661ac6190_0 .net "oRd", 47 0, v0x560661ac5430_0;  alias, 1 drivers
v0x560661ac62e0_0 .net "oRvd", 0 0, v0x560661ac6760_0;  alias, 1 drivers
v0x560661ac6380_0 .var "qEmp", 0 0;
v0x560661ac6440_0 .var "qFull", 0 0;
v0x560661ac6500_0 .var "qRe", 0 0;
v0x560661ac65c0_0 .var "qWe", 0 0;
v0x560661ac6690_0 .var "rRa", 7 0;
v0x560661ac6760_0 .var "rRe", 0 0;
v0x560661ac6800_0 .var "rWa", 7 0;
v0x560661ac6a00_0 .net "wWa", 7 0, L_0x560661ad6e80;  1 drivers
E_0x560661ac4780/0 .event edge, v0x560661ac6a00_0, v0x560661ac4fb0_0, v0x560661ac5080_0, v0x560661ac5e80_0;
E_0x560661ac4780/1 .event edge, v0x560661ac6440_0, v0x560661ac5ce0_0, v0x560661ac6380_0;
E_0x560661ac4780 .event/or E_0x560661ac4780/0, E_0x560661ac4780/1;
L_0x560661ad6e80 .arith/sum 8, v0x560661ac6800_0, L_0x7fbcbf186018;
S_0x560661ac4820 .scope module, "DualPortBramTrion" "DualPortBramTrion" 7 73, 8 8 0, S_0x560661ac4160;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iCLK";
P_0x560661ac4a20 .param/l "pAddrWidth" 0 8 11, C4<00001000>;
P_0x560661ac4a60 .param/l "pBitWidth" 0 8 10, +C4<00000000000000000000000000110000>;
P_0x560661ac4aa0 .param/l "pBuffDepth" 0 8 9, +C4<00000000000000000000000100000000>;
P_0x560661ac4ae0 .param/str "pFifoBlockRam" 0 8 12, "yes";
v0x560661ac4df0 .array "bram", 255 0, 47 0;
v0x560661ac4ef0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ac4fb0_0 .net "iRa", 7 0, v0x560661ac6690_0;  1 drivers
v0x560661ac5080_0 .net "iWa", 7 0, v0x560661ac6800_0;  1 drivers
v0x560661ac5160_0 .net "iWd", 47 0, v0x560661ac8b20_0;  alias, 1 drivers
v0x560661ac5290_0 .net "iWe", 0 0, v0x560661ac65c0_0;  1 drivers
v0x560661ac5350_0 .net "oRd", 47 0, v0x560661ac5430_0;  alias, 1 drivers
v0x560661ac5430_0 .var "rRd", 47 0;
v0x560661ac5510_0 .var/i "x_ini", 31 0;
S_0x560661ac56f0 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 7 86, 7 86 0, S_0x560661ac4160;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x560661ac56f0
v0x560661ac5980_0 .var/i "i", 31 0;
v0x560661ac5a60_0 .var "iVAL", 31 0;
TD_UFIB_tb.genblk2\x5B0\x5D.UfibReadWriteTester.SyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac5980_0, 0, 32;
T_5.40 ;
    %load/vec4 v0x560661ac5980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.41, 5;
    %load/vec4 v0x560661ac5a60_0;
    %load/vec4 v0x560661ac5980_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.42, 8;
    %load/vec4 v0x560661ac5980_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_5.42 ;
    %load/vec4 v0x560661ac5980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ac5980_0, 0, 32;
    %jmp T_5.40;
T_5.41 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_5.44, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_5.44 ;
    %end;
S_0x560661ac6be0 .scope module, "UfibBurstCnt" "UfibBurstCnt" 10 70, 11 7 0, S_0x560661ac3bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oBurstRun";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCKE";
    .port_info 3 /INPUT 1 "iCLK";
P_0x560661ac6230 .param/l "pBurstCntBitWidth" 0 11 9, +C4<00000000000000000000000000000101>;
P_0x560661ac6270 .param/l "pBurstCntNum" 0 11 8, +C4<00000000000000000000000000100000>;
L_0x560661ad7530 .functor BUFZ 1, v0x560661ac7c90_0, C4<0>, C4<0>, C4<0>;
v0x560661ac7660_0 .net "iCKE", 0 0, v0x560661ac88e0_0;  1 drivers
v0x560661ac7740_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ac7800_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661ac78a0_0 .net "oBurstRun", 0 0, L_0x560661ad7530;  alias, 1 drivers
v0x560661ac7940_0 .var "qBurstCntCke", 0 0;
v0x560661ac7a30_0 .var "qBurstRunCke", 0 0;
v0x560661ac7af0_0 .var "qBurstWaitCntCke", 0 0;
v0x560661ac7bb0_0 .var "rBurstCnt", 4 0;
v0x560661ac7c90_0 .var "rBurstRun", 0 0;
v0x560661ac7d50_0 .var "rBurstWaitCnt", 2 0;
E_0x560661ac4d10 .event edge, v0x560661ac7c90_0, v0x560661ac7d50_0, v0x560661ac7bb0_0, v0x560661ac7660_0;
S_0x560661ac6f80 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 11 61, 11 61 0, S_0x560661ac6be0;
 .timescale 0 0;
v0x560661ac7180_0 .var/i "bitcnt", 31 0;
v0x560661ac7280_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x560661ac6f80
v0x560661ac7450_0 .var/i "i", 31 0;
v0x560661ac7530_0 .var/i "number", 31 0;
TD_UFIB_tb.genblk2\x5B0\x5D.UfibReadWriteTester.UfibBurstCnt.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac7180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac7450_0, 0, 32;
T_6.46 ;
    %load/vec4 v0x560661ac7450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.47, 5;
    %load/vec4 v0x560661ac7530_0;
    %load/vec4 v0x560661ac7450_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.48, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560661ac7180_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560661ac7180_0, 0, 32;
T_6.48 ;
    %load/vec4 v0x560661ac7450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ac7450_0, 0, 32;
    %jmp T_6.46;
T_6.47 ;
    %load/vec4 v0x560661ac7180_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.50, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac7450_0, 0, 32;
T_6.52 ;
    %load/vec4 v0x560661ac7450_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.53, 5;
    %load/vec4 v0x560661ac7530_0;
    %load/vec4 v0x560661ac7450_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.54, 8;
    %load/vec4 v0x560661ac7450_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_6.54 ;
    %load/vec4 v0x560661ac7450_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ac7450_0, 0, 32;
    %jmp T_6.52;
T_6.53 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_6.56, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_6.56 ;
    %jmp T_6.51;
T_6.50 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac7280_0, 0, 32;
    %load/vec4 v0x560661ac7530_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.58, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_6.59;
T_6.58 ;
T_6.60 ;
    %load/vec4 v0x560661ac7530_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_6.61, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560661ac7280_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560661ac7280_0, 0, 32;
    %load/vec4 v0x560661ac7530_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x560661ac7530_0, 0, 32;
    %jmp T_6.60;
T_6.61 ;
    %load/vec4 v0x560661ac7280_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_6.59 ;
T_6.51 ;
    %end;
S_0x560661ac92f0 .scope generate, "genblk2[1]" "genblk2[1]" 2 181, 2 181 0, S_0x560661a62ae0;
 .timescale -9 -12;
P_0x560661ac94a0 .param/l "x" 0 2 181, +C4<01>;
S_0x560661ac9580 .scope module, "UfibReadWriteTester" "UfibReadWriteTester" 2 189, 10 8 0, S_0x560661ac92f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iMUfiRd";
    .port_info 1 /INPUT 32 "iMUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiWd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /INPUT 1 "iMUfiRdy";
    .port_info 5 /INPUT 1 "iRST";
    .port_info 6 /INPUT 1 "inRST";
    .port_info 7 /INPUT 1 "iCLK";
P_0x560661ac9760 .param/l "lpSfcBitWidth" 1 10 34, +C4<00000000000000000000000000110000>;
P_0x560661ac97a0 .param/l "lpSfcDepth" 1 10 33, +C4<00000000000000000000000100000000>;
P_0x560661ac97e0 .param/l "pRamAdrsWidth" 0 10 10, +C4<00000000000000000000000000000101>;
P_0x560661ac9820 .param/l "pReadWrite" 0 10 14, +C4<00000000000000000000000000000010>;
P_0x560661ac9860 .param/l "pUfiAdrsBusWidth" 0 10 13, +C4<00000000000000000000000000100000>;
P_0x560661ac98a0 .param/l "pUfiAdrsMap" 0 10 11, C4<0000>;
P_0x560661ac98e0 .param/l "pUfiDqBusWidth" 0 10 12, +C4<00000000000000000000000000010000>;
L_0x560661ad7e40 .functor BUFZ 1, v0x560661acc410_0, C4<0>, C4<0>, C4<0>;
v0x560661acdb60_0 .net *"_ivl_10", 0 0, L_0x560661ad7e40;  1 drivers
v0x560661acdc60_0 .net *"_ivl_5", 30 0, L_0x560661ad7cb0;  1 drivers
v0x560661acdd40_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661acdde0_0 .net "iMUfiAdrs", 31 0, L_0x560661ad9a00;  alias, 1 drivers
v0x560661acde80_0 .net "iMUfiRd", 15 0, L_0x560661ad9990;  alias, 1 drivers
v0x560661acdfe0_0 .net "iMUfiRdy", 0 0, L_0x560661ad8000;  1 drivers
v0x560661ace0a0_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661ace250_0 .net "inRST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661ace2f0_0 .net "oMUfiAdrs", 31 0, L_0x560661ad7d50;  alias, 1 drivers
v0x560661ace3d0_0 .net "oMUfiWd", 15 0, L_0x560661ad7b10;  alias, 1 drivers
v0x560661ace4b0_0 .var "qBurstCntCke", 0 0;
v0x560661ace550_0 .var "qPdgCke", 0 0;
v0x560661ace5f0_0 .var "qSfcRe", 0 0;
v0x560661ace690_0 .var "qSfcWd", 47 0;
v0x560661ace730_0 .var "qSfcWe", 0 0;
v0x560661ace7d0_0 .var "rPdgWAdrs", 4 0;
v0x560661ace890_0 .var "rPdgWd", 15 0;
v0x560661acea80_0 .net "wBurstRun", 0 0, L_0x560661ad7f20;  1 drivers
v0x560661aceb20_0 .net "wSfcEmp", 0 0, L_0x560661ad7900;  1 drivers
v0x560661acebf0_0 .net "wSfcFull", 0 0, L_0x560661ad77a0;  1 drivers
v0x560661acecc0_0 .net "wSfcRd", 47 0, v0x560661acb060_0;  1 drivers
v0x560661acedb0_0 .net "wSfcRvd", 0 0, v0x560661acc410_0;  1 drivers
E_0x560661ac9d10/0 .event edge, v0x560661ace890_0, v0x560661ace7d0_0, v0x560661acbe10_0, v0x560661acdfe0_0;
E_0x560661ac9d10/1 .event edge, v0x560661acbd50_0, v0x560661acd550_0;
E_0x560661ac9d10 .event/or E_0x560661ac9d10/0, E_0x560661ac9d10/1;
L_0x560661ad7b10 .part v0x560661acb060_0, 0, 16;
L_0x560661ad7cb0 .part v0x560661acb060_0, 16, 31;
L_0x560661ad7d50 .concat8 [ 31 1 0 0], L_0x560661ad7cb0, L_0x560661ad7e40;
S_0x560661ac9d90 .scope module, "SyncFifoController" "SyncFifoController" 10 46, 7 8 0, S_0x560661ac9580;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x560661ac9f90 .param/l "pAddrWidth" 1 7 28, C4<00001000>;
P_0x560661ac9fd0 .param/l "pFifoBitWidth" 0 7 10, +C4<00000000000000000000000000110000>;
P_0x560661aca010 .param/str "pFifoBlockRam" 0 7 11, "yes";
P_0x560661aca050 .param/l "pFifoDepth" 0 7 9, +C4<00000000000000000000000100000000>;
L_0x560661ad77a0 .functor BUFZ 1, v0x560661acc0f0_0, C4<0>, C4<0>, C4<0>;
L_0x560661ad7900 .functor BUFZ 1, v0x560661acc030_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf186060 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x560661acb750_0 .net/2u *"_ivl_0", 7 0, L_0x7fbcbf186060;  1 drivers
v0x560661acb850_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661acb910_0 .net "iRe", 0 0, v0x560661ace5f0_0;  1 drivers
v0x560661acb9e0_0 .net "iWd", 47 0, v0x560661ace690_0;  1 drivers
v0x560661acbab0_0 .net "iWe", 0 0, v0x560661ace730_0;  1 drivers
v0x560661acbba0_0 .net "inARST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661acbd50_0 .net "oEmp", 0 0, L_0x560661ad7900;  alias, 1 drivers
v0x560661acbe10_0 .net "oFull", 0 0, L_0x560661ad77a0;  alias, 1 drivers
v0x560661acbed0_0 .net "oRd", 47 0, v0x560661acb060_0;  alias, 1 drivers
v0x560661acbf90_0 .net "oRvd", 0 0, v0x560661acc410_0;  alias, 1 drivers
v0x560661acc030_0 .var "qEmp", 0 0;
v0x560661acc0f0_0 .var "qFull", 0 0;
v0x560661acc1b0_0 .var "qRe", 0 0;
v0x560661acc270_0 .var "qWe", 0 0;
v0x560661acc340_0 .var "rRa", 7 0;
v0x560661acc410_0 .var "rRe", 0 0;
v0x560661acc4b0_0 .var "rWa", 7 0;
v0x560661acc6b0_0 .net "wWa", 7 0, L_0x560661ad7700;  1 drivers
E_0x560661aca3b0/0 .event edge, v0x560661acc6b0_0, v0x560661acabe0_0, v0x560661acacb0_0, v0x560661acbab0_0;
E_0x560661aca3b0/1 .event edge, v0x560661acc0f0_0, v0x560661acb910_0, v0x560661acc030_0;
E_0x560661aca3b0 .event/or E_0x560661aca3b0/0, E_0x560661aca3b0/1;
L_0x560661ad7700 .arith/sum 8, v0x560661acc4b0_0, L_0x7fbcbf186060;
S_0x560661aca450 .scope module, "DualPortBramTrion" "DualPortBramTrion" 7 73, 8 8 0, S_0x560661ac9d90;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iCLK";
P_0x560661aca650 .param/l "pAddrWidth" 0 8 11, C4<00001000>;
P_0x560661aca690 .param/l "pBitWidth" 0 8 10, +C4<00000000000000000000000000110000>;
P_0x560661aca6d0 .param/l "pBuffDepth" 0 8 9, +C4<00000000000000000000000100000000>;
P_0x560661aca710 .param/str "pFifoBlockRam" 0 8 12, "yes";
v0x560661acaa20 .array "bram", 255 0, 47 0;
v0x560661acab20_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661acabe0_0 .net "iRa", 7 0, v0x560661acc340_0;  1 drivers
v0x560661acacb0_0 .net "iWa", 7 0, v0x560661acc4b0_0;  1 drivers
v0x560661acad90_0 .net "iWd", 47 0, v0x560661ace690_0;  alias, 1 drivers
v0x560661acaec0_0 .net "iWe", 0 0, v0x560661acc270_0;  1 drivers
v0x560661acaf80_0 .net "oRd", 47 0, v0x560661acb060_0;  alias, 1 drivers
v0x560661acb060_0 .var "rRd", 47 0;
v0x560661acb140_0 .var/i "x_ini", 31 0;
S_0x560661acb320 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 7 86, 7 86 0, S_0x560661ac9d90;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x560661acb320
v0x560661acb5b0_0 .var/i "i", 31 0;
v0x560661acb690_0 .var "iVAL", 31 0;
TD_UFIB_tb.genblk2\x5B1\x5D.UfibReadWriteTester.SyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661acb5b0_0, 0, 32;
T_7.62 ;
    %load/vec4 v0x560661acb5b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.63, 5;
    %load/vec4 v0x560661acb690_0;
    %load/vec4 v0x560661acb5b0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.64, 8;
    %load/vec4 v0x560661acb5b0_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_7.64 ;
    %load/vec4 v0x560661acb5b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661acb5b0_0, 0, 32;
    %jmp T_7.62;
T_7.63 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_7.66, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_7.66 ;
    %end;
S_0x560661acc890 .scope module, "UfibBurstCnt" "UfibBurstCnt" 10 70, 11 7 0, S_0x560661ac9580;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oBurstRun";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCKE";
    .port_info 3 /INPUT 1 "iCLK";
P_0x560661abcce0 .param/l "pBurstCntBitWidth" 0 11 9, +C4<00000000000000000000000000000101>;
P_0x560661abcd20 .param/l "pBurstCntNum" 0 11 8, +C4<00000000000000000000000000100000>;
L_0x560661ad7f20 .functor BUFZ 1, v0x560661acd940_0, C4<0>, C4<0>, C4<0>;
v0x560661acd310_0 .net "iCKE", 0 0, v0x560661ace4b0_0;  1 drivers
v0x560661acd3f0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661acd4b0_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661acd550_0 .net "oBurstRun", 0 0, L_0x560661ad7f20;  alias, 1 drivers
v0x560661acd5f0_0 .var "qBurstCntCke", 0 0;
v0x560661acd6e0_0 .var "qBurstRunCke", 0 0;
v0x560661acd7a0_0 .var "qBurstWaitCntCke", 0 0;
v0x560661acd860_0 .var "rBurstCnt", 4 0;
v0x560661acd940_0 .var "rBurstRun", 0 0;
v0x560661acda00_0 .var "rBurstWaitCnt", 2 0;
E_0x560661aca940 .event edge, v0x560661acd940_0, v0x560661acda00_0, v0x560661acd860_0, v0x560661acd310_0;
S_0x560661accc30 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 11 61, 11 61 0, S_0x560661acc890;
 .timescale 0 0;
v0x560661acce30_0 .var/i "bitcnt", 31 0;
v0x560661accf30_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x560661accc30
v0x560661acd100_0 .var/i "i", 31 0;
v0x560661acd1e0_0 .var/i "number", 31 0;
TD_UFIB_tb.genblk2\x5B1\x5D.UfibReadWriteTester.UfibBurstCnt.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661acce30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661acd100_0, 0, 32;
T_8.68 ;
    %load/vec4 v0x560661acd100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.69, 5;
    %load/vec4 v0x560661acd1e0_0;
    %load/vec4 v0x560661acd100_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.70, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560661acce30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560661acce30_0, 0, 32;
T_8.70 ;
    %load/vec4 v0x560661acd100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661acd100_0, 0, 32;
    %jmp T_8.68;
T_8.69 ;
    %load/vec4 v0x560661acce30_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.72, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661acd100_0, 0, 32;
T_8.74 ;
    %load/vec4 v0x560661acd100_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_8.75, 5;
    %load/vec4 v0x560661acd1e0_0;
    %load/vec4 v0x560661acd100_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.76, 8;
    %load/vec4 v0x560661acd100_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_8.76 ;
    %load/vec4 v0x560661acd100_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661acd100_0, 0, 32;
    %jmp T_8.74;
T_8.75 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_8.78, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_8.78 ;
    %jmp T_8.73;
T_8.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661accf30_0, 0, 32;
    %load/vec4 v0x560661acd1e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.80, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_8.81;
T_8.80 ;
T_8.82 ;
    %load/vec4 v0x560661acd1e0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_8.83, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560661accf30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560661accf30_0, 0, 32;
    %load/vec4 v0x560661acd1e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x560661acd1e0_0, 0, 32;
    %jmp T_8.82;
T_8.83 ;
    %load/vec4 v0x560661accf30_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_8.81 ;
T_8.73 ;
    %end;
S_0x560661acef40 .scope generate, "genblk2[2]" "genblk2[2]" 2 181, 2 181 0, S_0x560661a62ae0;
 .timescale -9 -12;
P_0x560661ac3500 .param/l "x" 0 2 181, +C4<010>;
S_0x560661acf180 .scope module, "UfibReadWriteTester" "UfibReadWriteTester" 2 189, 10 8 0, S_0x560661acef40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "iMUfiRd";
    .port_info 1 /INPUT 32 "iMUfiAdrs";
    .port_info 2 /OUTPUT 16 "oMUfiWd";
    .port_info 3 /OUTPUT 32 "oMUfiAdrs";
    .port_info 4 /INPUT 1 "iMUfiRdy";
    .port_info 5 /INPUT 1 "iRST";
    .port_info 6 /INPUT 1 "inRST";
    .port_info 7 /INPUT 1 "iCLK";
P_0x560661acf360 .param/l "lpSfcBitWidth" 1 10 34, +C4<00000000000000000000000000110000>;
P_0x560661acf3a0 .param/l "lpSfcDepth" 1 10 33, +C4<00000000000000000000000100000000>;
P_0x560661acf3e0 .param/l "pRamAdrsWidth" 0 10 10, +C4<00000000000000000000000000000101>;
P_0x560661acf420 .param/l "pReadWrite" 0 10 14, +C4<00000000000000000000000000000011>;
P_0x560661acf460 .param/l "pUfiAdrsBusWidth" 0 10 13, +C4<00000000000000000000000000100000>;
P_0x560661acf4a0 .param/l "pUfiAdrsMap" 0 10 11, C4<0000>;
P_0x560661acf4e0 .param/l "pUfiDqBusWidth" 0 10 12, +C4<00000000000000000000000000010000>;
L_0x560661ad87a0 .functor BUFZ 1, v0x560661ad20f0_0, C4<0>, C4<0>, C4<0>;
v0x560661ad3840_0 .net *"_ivl_10", 0 0, L_0x560661ad87a0;  1 drivers
v0x560661ad3940_0 .net *"_ivl_5", 30 0, L_0x560661ad8610;  1 drivers
v0x560661ad3a20_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ad3ac0_0 .net "iMUfiAdrs", 31 0, L_0x560661ad9a00;  alias, 1 drivers
v0x560661ad3b60_0 .net "iMUfiRd", 15 0, L_0x560661ad9990;  alias, 1 drivers
v0x560661ad3c20_0 .net "iMUfiRdy", 0 0, L_0x560661ad8960;  1 drivers
v0x560661ad3ce0_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661ad3d80_0 .net "inRST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661ad3e20_0 .net "oMUfiAdrs", 31 0, L_0x560661ad86b0;  alias, 1 drivers
v0x560661ad3f90_0 .net "oMUfiWd", 15 0, L_0x560661ad8490;  alias, 1 drivers
v0x560661ad4070_0 .var "qBurstCntCke", 0 0;
v0x560661ad4110_0 .var "qPdgCke", 0 0;
v0x560661ad41b0_0 .var "qSfcRe", 0 0;
v0x560661ad4280_0 .var "qSfcWd", 47 0;
v0x560661ad4320_0 .var "qSfcWe", 0 0;
v0x560661ad43c0_0 .var "rPdgWAdrs", 4 0;
v0x560661ad4480_0 .var "rPdgWd", 15 0;
v0x560661ad4670_0 .net "wBurstRun", 0 0, L_0x560661ad8880;  1 drivers
v0x560661ad4740_0 .net "wSfcEmp", 0 0, L_0x560661ad82a0;  1 drivers
v0x560661ad4810_0 .net "wSfcFull", 0 0, L_0x560661ad8140;  1 drivers
v0x560661ad48e0_0 .net "wSfcRd", 47 0, v0x560661ad0dc0_0;  1 drivers
v0x560661ad49d0_0 .net "wSfcRvd", 0 0, v0x560661ad20f0_0;  1 drivers
E_0x560661acfa70/0 .event edge, v0x560661ad4480_0, v0x560661ad43c0_0, v0x560661ad1a60_0, v0x560661ad3c20_0;
E_0x560661acfa70/1 .event edge, v0x560661ad19a0_0, v0x560661ad3230_0;
E_0x560661acfa70 .event/or E_0x560661acfa70/0, E_0x560661acfa70/1;
L_0x560661ad8490 .part v0x560661ad0dc0_0, 0, 16;
L_0x560661ad8610 .part v0x560661ad0dc0_0, 16, 31;
L_0x560661ad86b0 .concat8 [ 31 1 0 0], L_0x560661ad8610, L_0x560661ad87a0;
S_0x560661acfaf0 .scope module, "SyncFifoController" "SyncFifoController" 10 46, 7 8 0, S_0x560661acf180;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 1 "iWe";
    .port_info 2 /OUTPUT 1 "oFull";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 1 "iRe";
    .port_info 5 /OUTPUT 1 "oRvd";
    .port_info 6 /OUTPUT 1 "oEmp";
    .port_info 7 /INPUT 1 "inARST";
    .port_info 8 /INPUT 1 "iCLK";
P_0x560661acfcf0 .param/l "pAddrWidth" 1 7 28, C4<00001000>;
P_0x560661acfd30 .param/l "pFifoBitWidth" 0 7 10, +C4<00000000000000000000000000110000>;
P_0x560661acfd70 .param/str "pFifoBlockRam" 0 7 11, "yes";
P_0x560661acfdb0 .param/l "pFifoDepth" 0 7 9, +C4<00000000000000000000000100000000>;
L_0x560661ad8140 .functor BUFZ 1, v0x560661ad1dd0_0, C4<0>, C4<0>, C4<0>;
L_0x560661ad82a0 .functor BUFZ 1, v0x560661ad1d10_0, C4<0>, C4<0>, C4<0>;
L_0x7fbcbf1860a8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x560661ad14b0_0 .net/2u *"_ivl_0", 7 0, L_0x7fbcbf1860a8;  1 drivers
v0x560661ad15b0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ad1670_0 .net "iRe", 0 0, v0x560661ad41b0_0;  1 drivers
v0x560661ad1740_0 .net "iWd", 47 0, v0x560661ad4280_0;  1 drivers
v0x560661ad1810_0 .net "iWe", 0 0, v0x560661ad4320_0;  1 drivers
v0x560661ad1900_0 .net "inARST", 0 0, v0x560661ad6de0_0;  alias, 1 drivers
v0x560661ad19a0_0 .net "oEmp", 0 0, L_0x560661ad82a0;  alias, 1 drivers
v0x560661ad1a60_0 .net "oFull", 0 0, L_0x560661ad8140;  alias, 1 drivers
v0x560661ad1b20_0 .net "oRd", 47 0, v0x560661ad0dc0_0;  alias, 1 drivers
v0x560661ad1c70_0 .net "oRvd", 0 0, v0x560661ad20f0_0;  alias, 1 drivers
v0x560661ad1d10_0 .var "qEmp", 0 0;
v0x560661ad1dd0_0 .var "qFull", 0 0;
v0x560661ad1e90_0 .var "qRe", 0 0;
v0x560661ad1f50_0 .var "qWe", 0 0;
v0x560661ad2020_0 .var "rRa", 7 0;
v0x560661ad20f0_0 .var "rRe", 0 0;
v0x560661ad2190_0 .var "rWa", 7 0;
v0x560661ad2390_0 .net "wWa", 7 0, L_0x560661ad80a0;  1 drivers
E_0x560661ad0110/0 .event edge, v0x560661ad2390_0, v0x560661ad0940_0, v0x560661ad0a10_0, v0x560661ad1810_0;
E_0x560661ad0110/1 .event edge, v0x560661ad1dd0_0, v0x560661ad1670_0, v0x560661ad1d10_0;
E_0x560661ad0110 .event/or E_0x560661ad0110/0, E_0x560661ad0110/1;
L_0x560661ad80a0 .arith/sum 8, v0x560661ad2190_0, L_0x7fbcbf1860a8;
S_0x560661ad01b0 .scope module, "DualPortBramTrion" "DualPortBramTrion" 7 73, 8 8 0, S_0x560661acfaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 48 "iWd";
    .port_info 1 /INPUT 8 "iWa";
    .port_info 2 /INPUT 1 "iWe";
    .port_info 3 /OUTPUT 48 "oRd";
    .port_info 4 /INPUT 8 "iRa";
    .port_info 5 /INPUT 1 "iCLK";
P_0x560661ad03b0 .param/l "pAddrWidth" 0 8 11, C4<00001000>;
P_0x560661ad03f0 .param/l "pBitWidth" 0 8 10, +C4<00000000000000000000000000110000>;
P_0x560661ad0430 .param/l "pBuffDepth" 0 8 9, +C4<00000000000000000000000100000000>;
P_0x560661ad0470 .param/str "pFifoBlockRam" 0 8 12, "yes";
v0x560661ad0780 .array "bram", 255 0, 47 0;
v0x560661ad0880_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ad0940_0 .net "iRa", 7 0, v0x560661ad2020_0;  1 drivers
v0x560661ad0a10_0 .net "iWa", 7 0, v0x560661ad2190_0;  1 drivers
v0x560661ad0af0_0 .net "iWd", 47 0, v0x560661ad4280_0;  alias, 1 drivers
v0x560661ad0c20_0 .net "iWe", 0 0, v0x560661ad1f50_0;  1 drivers
v0x560661ad0ce0_0 .net "oRd", 47 0, v0x560661ad0dc0_0;  alias, 1 drivers
v0x560661ad0dc0_0 .var "rRd", 47 0;
v0x560661ad0ea0_0 .var/i "x_ini", 31 0;
S_0x560661ad1080 .scope function.vec4.s8, "fBitWidth" "fBitWidth" 7 86, 7 86 0, S_0x560661acfaf0;
 .timescale 0 0;
; Variable fBitWidth is vec4 return value of scope S_0x560661ad1080
v0x560661ad1310_0 .var/i "i", 31 0;
v0x560661ad13f0_0 .var "iVAL", 31 0;
TD_UFIB_tb.genblk2\x5B2\x5D.UfibReadWriteTester.SyncFifoController.fBitWidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad1310_0, 0, 32;
T_9.84 ;
    %load/vec4 v0x560661ad1310_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.85, 5;
    %load/vec4 v0x560661ad13f0_0;
    %load/vec4 v0x560661ad1310_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.86, 8;
    %load/vec4 v0x560661ad1310_0;
    %addi 1, 0, 32;
    %pad/s 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_9.86 ;
    %load/vec4 v0x560661ad1310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ad1310_0, 0, 32;
    %jmp T_9.84;
T_9.85 ;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_9.88, 4;
    %retload/vec4 0; Load fBitWidth (draw_signal_vec4)
    %subi 1, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to fBitWidth (store_vec4_to_lval)
T_9.88 ;
    %end;
S_0x560661ad2570 .scope module, "UfibBurstCnt" "UfibBurstCnt" 10 70, 11 7 0, S_0x560661acf180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "oBurstRun";
    .port_info 1 /INPUT 1 "iRST";
    .port_info 2 /INPUT 1 "iCKE";
    .port_info 3 /INPUT 1 "iCLK";
P_0x560661ad1bc0 .param/l "pBurstCntBitWidth" 0 11 9, +C4<00000000000000000000000000000101>;
P_0x560661ad1c00 .param/l "pBurstCntNum" 0 11 8, +C4<00000000000000000000000000100000>;
L_0x560661ad8880 .functor BUFZ 1, v0x560661ad3620_0, C4<0>, C4<0>, C4<0>;
v0x560661ad2ff0_0 .net "iCKE", 0 0, v0x560661ad4070_0;  1 drivers
v0x560661ad30d0_0 .net "iCLK", 0 0, v0x560661ad66d0_0;  alias, 1 drivers
v0x560661ad3190_0 .net "iRST", 0 0, v0x560661ad6770_0;  alias, 1 drivers
v0x560661ad3230_0 .net "oBurstRun", 0 0, L_0x560661ad8880;  alias, 1 drivers
v0x560661ad32d0_0 .var "qBurstCntCke", 0 0;
v0x560661ad33c0_0 .var "qBurstRunCke", 0 0;
v0x560661ad3480_0 .var "qBurstWaitCntCke", 0 0;
v0x560661ad3540_0 .var "rBurstCnt", 4 0;
v0x560661ad3620_0 .var "rBurstRun", 0 0;
v0x560661ad36e0_0 .var "rBurstWaitCnt", 2 0;
E_0x560661ad06a0 .event edge, v0x560661ad3620_0, v0x560661ad36e0_0, v0x560661ad3540_0, v0x560661ad2ff0_0;
S_0x560661ad2910 .scope function.vec4.u32, "f_detect_bitwidth" "f_detect_bitwidth" 11 61, 11 61 0, S_0x560661ad2570;
 .timescale 0 0;
v0x560661ad2b10_0 .var/i "bitcnt", 31 0;
v0x560661ad2c10_0 .var/i "bitwidth", 31 0;
; Variable f_detect_bitwidth is vec4 return value of scope S_0x560661ad2910
v0x560661ad2de0_0 .var/i "i", 31 0;
v0x560661ad2ec0_0 .var/i "number", 31 0;
TD_UFIB_tb.genblk2\x5B2\x5D.UfibReadWriteTester.UfibBurstCnt.f_detect_bitwidth ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad2b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad2de0_0, 0, 32;
T_10.90 ;
    %load/vec4 v0x560661ad2de0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.91, 5;
    %load/vec4 v0x560661ad2ec0_0;
    %load/vec4 v0x560661ad2de0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.92, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560661ad2b10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560661ad2b10_0, 0, 32;
T_10.92 ;
    %load/vec4 v0x560661ad2de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ad2de0_0, 0, 32;
    %jmp T_10.90;
T_10.91 ;
    %load/vec4 v0x560661ad2b10_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.94, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad2de0_0, 0, 32;
T_10.96 ;
    %load/vec4 v0x560661ad2de0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.97, 5;
    %load/vec4 v0x560661ad2ec0_0;
    %load/vec4 v0x560661ad2de0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.98, 8;
    %load/vec4 v0x560661ad2de0_0;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_10.98 ;
    %load/vec4 v0x560661ad2de0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ad2de0_0, 0, 32;
    %jmp T_10.96;
T_10.97 ;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_10.100, 4;
    %retload/vec4 0; Load f_detect_bitwidth (draw_signal_vec4)
    %subi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_10.100 ;
    %jmp T_10.95;
T_10.94 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad2c10_0, 0, 32;
    %load/vec4 v0x560661ad2ec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.102, 4;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
    %jmp T_10.103;
T_10.102 ;
T_10.104 ;
    %load/vec4 v0x560661ad2ec0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz T_10.105, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x560661ad2c10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x560661ad2c10_0, 0, 32;
    %load/vec4 v0x560661ad2ec0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x560661ad2ec0_0, 0, 32;
    %jmp T_10.104;
T_10.105 ;
    %load/vec4 v0x560661ad2c10_0;
    %ret/vec4 0, 0, 32;  Assign to f_detect_bitwidth (store_vec4_to_lval)
T_10.103 ;
T_10.95 ;
    %end;
S_0x560661ad4b60 .scope task, "reset_init" "reset_init" 2 38, 2 38 0, S_0x560661a62ae0;
 .timescale -9 -12;
TD_UFIB_tb.reset_init ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560661ad6770_0, 0, 1;
    %load/vec4 v0x560661ad6770_0;
    %inv;
    %store/vec4 v0x560661ad6de0_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x560661ad4cf0 .scope task, "usi_csr_setting" "usi_csr_setting" 2 86, 2 86 0, S_0x560661a62ae0;
 .timescale -9 -12;
v0x560661ad4ed0_0 .var "adrs", 31 0;
v0x560661ad4fd0_0 .var "wd", 31 0;
TD_UFIB_tb.usi_csr_setting ;
    %load/vec4 v0x560661ad4fd0_0;
    %store/vec4 v0x560661ad5e60_0, 0, 32;
    %load/vec4 v0x560661ad4ed0_0;
    %store/vec4 v0x560661ad5d50_0, 0, 32;
    %delay 2000, 0;
    %end;
S_0x560661ad50b0 .scope task, "wait_flag" "wait_flag" 2 98, 2 98 0, S_0x560661a62ae0;
 .timescale -9 -12;
v0x560661ad5290_0 .var "flag", 31 0;
TD_UFIB_tb.wait_flag ;
T_13.106 ;
    %load/vec4 v0x560661ad6c40_0;
    %load/vec4 v0x560661ad5290_0;
    %cmp/e;
    %jmp/0xz T_13.107, 4;
    %delay 2000, 0;
    %jmp T_13.106;
T_13.107 ;
    %end;
    .scope S_0x560661ac2fa0;
T_14 ;
    %wait E_0x560661ac3280;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560661ad6630, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad54a0_0, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560661ad6570, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad5390_0, 4, 5;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x560661ac3300;
T_15 ;
    %wait E_0x560661ac3280;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560661ad6630, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad54a0_0, 4, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560661ad6570, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad5390_0, 4, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x560661ac3630;
T_16 ;
    %wait E_0x560661ac3280;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560661ad6630, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad54a0_0, 4, 5;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x560661ad6570, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad5390_0, 4, 5;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x560661ac4820;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ac5510_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x560661ac5510_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 3, v0x560661ac5510_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661ac4df0, 0, 4;
    %load/vec4 v0x560661ac5510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ac5510_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .thread T_17;
    .scope S_0x560661ac4820;
T_18 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ac5290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x560661ac5160_0;
    %load/vec4 v0x560661ac5080_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661ac4df0, 0, 4;
T_18.0 ;
    %load/vec4 v0x560661ac4fb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560661ac4df0, 4;
    %assign/vec4 v0x560661ac5430_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x560661ac4160;
T_19 ;
    %wait E_0x560661900590;
    %load/vec4 v0x560661ac5f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661ac6800_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x560661ac65c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x560661ac6a00_0;
    %assign/vec4 v0x560661ac6800_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x560661ac6800_0;
    %assign/vec4 v0x560661ac6800_0, 0;
T_19.3 ;
T_19.1 ;
    %load/vec4 v0x560661ac5f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661ac6690_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x560661ac6500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x560661ac6690_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560661ac6690_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x560661ac6690_0;
    %assign/vec4 v0x560661ac6690_0, 0;
T_19.7 ;
T_19.5 ;
    %load/vec4 v0x560661ac5f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ac6760_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x560661ac6500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ac6760_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ac6760_0, 0;
T_19.11 ;
T_19.9 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x560661ac4160;
T_20 ;
    %wait E_0x560661ac4780;
    %load/vec4 v0x560661ac6a00_0;
    %load/vec4 v0x560661ac6690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661ac6440_0, 0;
    %load/vec4 v0x560661ac6800_0;
    %load/vec4 v0x560661ac6690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661ac6380_0, 0;
    %load/vec4 v0x560661ac5e80_0;
    %load/vec4 v0x560661ac6440_0;
    %inv;
    %and;
    %assign/vec4 v0x560661ac65c0_0, 0;
    %load/vec4 v0x560661ac5ce0_0;
    %load/vec4 v0x560661ac6380_0;
    %inv;
    %and;
    %assign/vec4 v0x560661ac6500_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x560661ac6be0;
T_21 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ac7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ac7c90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x560661ac7a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x560661ac7c90_0;
    %inv;
    %assign/vec4 v0x560661ac7c90_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x560661ac7c90_0;
    %assign/vec4 v0x560661ac7c90_0, 0;
T_21.3 ;
T_21.1 ;
    %load/vec4 v0x560661ac7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560661ac7bb0_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x560661ac7940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x560661ac7bb0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560661ac7bb0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x560661ac7bb0_0;
    %assign/vec4 v0x560661ac7bb0_0, 0;
T_21.7 ;
T_21.5 ;
    %load/vec4 v0x560661ac7800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560661ac7d50_0, 0;
    %jmp T_21.9;
T_21.8 ;
    %load/vec4 v0x560661ac7af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %load/vec4 v0x560661ac7d50_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560661ac7d50_0, 0;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x560661ac7d50_0;
    %assign/vec4 v0x560661ac7d50_0, 0;
T_21.11 ;
T_21.9 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x560661ac6be0;
T_22 ;
    %wait E_0x560661ac4d10;
    %load/vec4 v0x560661ac7c90_0;
    %load/vec4 v0x560661ac7d50_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560661ac7bb0_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 2, 3;
    %cmp/x;
    %jmp/1 T_22.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_22.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ac7a30_0, 0;
    %jmp T_22.3;
T_22.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ac7a30_0, 0;
    %jmp T_22.3;
T_22.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ac7a30_0, 0;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %load/vec4 v0x560661ac7660_0;
    %load/vec4 v0x560661ac7c90_0;
    %and;
    %assign/vec4 v0x560661ac7940_0, 0;
    %load/vec4 v0x560661ac7c90_0;
    %inv;
    %assign/vec4 v0x560661ac7af0_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x560661ac3bb0;
T_23 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ac8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560661ac8d20_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x560661ac89b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x560661ac8d20_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560661ac8d20_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x560661ac8d20_0;
    %assign/vec4 v0x560661ac8d20_0, 0;
T_23.3 ;
T_23.1 ;
    %load/vec4 v0x560661ac8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560661ac8c60_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x560661ac89b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x560661ac8c60_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560661ac8c60_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x560661ac8c60_0;
    %assign/vec4 v0x560661ac8c60_0, 0;
T_23.7 ;
T_23.5 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x560661ac3bb0;
T_24 ;
    %wait E_0x560661ac40e0;
    %load/vec4 v0x560661ac8d20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac8b20_0, 4, 5;
    %load/vec4 v0x560661ac8c60_0;
    %pad/u 24;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac8b20_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac8b20_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 44, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac8b20_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 46, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac8b20_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 47, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac8b20_0, 4, 5;
    %load/vec4 v0x560661ac8fa0_0;
    %inv;
    %assign/vec4 v0x560661ac8bc0_0, 0;
    %load/vec4 v0x560661ac84b0_0;
    %load/vec4 v0x560661ac8ed0_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x560661ac88e0_0, 0;
    %load/vec4 v0x560661ac8fa0_0;
    %inv;
    %assign/vec4 v0x560661ac89b0_0, 0;
    %load/vec4 v0x560661ac84b0_0;
    %load/vec4 v0x560661ac8ed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560661ac8e00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ac8a50_0, 0;
    %jmp T_24.2;
T_24.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ac8a50_0, 0;
    %jmp T_24.2;
T_24.2 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x560661aca450;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661acb140_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x560661acb140_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 3, v0x560661acb140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661acaa20, 0, 4;
    %load/vec4 v0x560661acb140_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661acb140_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0x560661aca450;
T_26 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661acaec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x560661acad90_0;
    %load/vec4 v0x560661acacb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661acaa20, 0, 4;
T_26.0 ;
    %load/vec4 v0x560661acabe0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560661acaa20, 4;
    %assign/vec4 v0x560661acb060_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x560661ac9d90;
T_27 ;
    %wait E_0x560661900590;
    %load/vec4 v0x560661acbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661acc4b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x560661acc270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x560661acc6b0_0;
    %assign/vec4 v0x560661acc4b0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x560661acc4b0_0;
    %assign/vec4 v0x560661acc4b0_0, 0;
T_27.3 ;
T_27.1 ;
    %load/vec4 v0x560661acbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661acc340_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x560661acc1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x560661acc340_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560661acc340_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x560661acc340_0;
    %assign/vec4 v0x560661acc340_0, 0;
T_27.7 ;
T_27.5 ;
    %load/vec4 v0x560661acbba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661acc410_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x560661acc1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661acc410_0, 0;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661acc410_0, 0;
T_27.11 ;
T_27.9 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x560661ac9d90;
T_28 ;
    %wait E_0x560661aca3b0;
    %load/vec4 v0x560661acc6b0_0;
    %load/vec4 v0x560661acc340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661acc0f0_0, 0;
    %load/vec4 v0x560661acc4b0_0;
    %load/vec4 v0x560661acc340_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661acc030_0, 0;
    %load/vec4 v0x560661acbab0_0;
    %load/vec4 v0x560661acc0f0_0;
    %inv;
    %and;
    %assign/vec4 v0x560661acc270_0, 0;
    %load/vec4 v0x560661acb910_0;
    %load/vec4 v0x560661acc030_0;
    %inv;
    %and;
    %assign/vec4 v0x560661acc1b0_0, 0;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x560661acc890;
T_29 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661acd4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661acd940_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x560661acd6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x560661acd940_0;
    %inv;
    %assign/vec4 v0x560661acd940_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x560661acd940_0;
    %assign/vec4 v0x560661acd940_0, 0;
T_29.3 ;
T_29.1 ;
    %load/vec4 v0x560661acd4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560661acd860_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x560661acd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %load/vec4 v0x560661acd860_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560661acd860_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x560661acd860_0;
    %assign/vec4 v0x560661acd860_0, 0;
T_29.7 ;
T_29.5 ;
    %load/vec4 v0x560661acd4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560661acda00_0, 0;
    %jmp T_29.9;
T_29.8 ;
    %load/vec4 v0x560661acd7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.10, 8;
    %load/vec4 v0x560661acda00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560661acda00_0, 0;
    %jmp T_29.11;
T_29.10 ;
    %load/vec4 v0x560661acda00_0;
    %assign/vec4 v0x560661acda00_0, 0;
T_29.11 ;
T_29.9 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x560661acc890;
T_30 ;
    %wait E_0x560661aca940;
    %load/vec4 v0x560661acd940_0;
    %load/vec4 v0x560661acda00_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560661acd860_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 2, 3;
    %cmp/x;
    %jmp/1 T_30.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_30.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661acd6e0_0, 0;
    %jmp T_30.3;
T_30.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661acd6e0_0, 0;
    %jmp T_30.3;
T_30.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661acd6e0_0, 0;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %load/vec4 v0x560661acd310_0;
    %load/vec4 v0x560661acd940_0;
    %and;
    %assign/vec4 v0x560661acd5f0_0, 0;
    %load/vec4 v0x560661acd940_0;
    %inv;
    %assign/vec4 v0x560661acd7a0_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x560661ac9580;
T_31 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ace0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560661ace890_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x560661ace550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x560661ace890_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560661ace890_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x560661ace890_0;
    %assign/vec4 v0x560661ace890_0, 0;
T_31.3 ;
T_31.1 ;
    %load/vec4 v0x560661ace0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560661ace7d0_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x560661ace550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x560661ace7d0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560661ace7d0_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x560661ace7d0_0;
    %assign/vec4 v0x560661ace7d0_0, 0;
T_31.7 ;
T_31.5 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x560661ac9580;
T_32 ;
    %wait E_0x560661ac9d10;
    %load/vec4 v0x560661ace890_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ace690_0, 4, 5;
    %load/vec4 v0x560661ace7d0_0;
    %pad/u 24;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ace690_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ace690_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 44, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ace690_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 46, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ace690_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 47, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ace690_0, 4, 5;
    %load/vec4 v0x560661acebf0_0;
    %inv;
    %assign/vec4 v0x560661ace730_0, 0;
    %load/vec4 v0x560661acdfe0_0;
    %load/vec4 v0x560661aceb20_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x560661ace4b0_0, 0;
    %load/vec4 v0x560661acebf0_0;
    %inv;
    %assign/vec4 v0x560661ace550_0, 0;
    %load/vec4 v0x560661acdfe0_0;
    %load/vec4 v0x560661aceb20_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560661acea80_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ace5f0_0, 0;
    %jmp T_32.2;
T_32.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ace5f0_0, 0;
    %jmp T_32.2;
T_32.2 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x560661ad01b0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad0ea0_0, 0, 32;
T_33.0 ;
    %load/vec4 v0x560661ad0ea0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_33.1, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 3, v0x560661ad0ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661ad0780, 0, 4;
    %load/vec4 v0x560661ad0ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ad0ea0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %end;
    .thread T_33;
    .scope S_0x560661ad01b0;
T_34 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ad0c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x560661ad0af0_0;
    %load/vec4 v0x560661ad0a10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661ad0780, 0, 4;
T_34.0 ;
    %load/vec4 v0x560661ad0940_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560661ad0780, 4;
    %assign/vec4 v0x560661ad0dc0_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0x560661acfaf0;
T_35 ;
    %wait E_0x560661900590;
    %load/vec4 v0x560661ad1900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661ad2190_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x560661ad1f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x560661ad2390_0;
    %assign/vec4 v0x560661ad2190_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x560661ad2190_0;
    %assign/vec4 v0x560661ad2190_0, 0;
T_35.3 ;
T_35.1 ;
    %load/vec4 v0x560661ad1900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661ad2020_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0x560661ad1e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.6, 8;
    %load/vec4 v0x560661ad2020_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560661ad2020_0, 0;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0x560661ad2020_0;
    %assign/vec4 v0x560661ad2020_0, 0;
T_35.7 ;
T_35.5 ;
    %load/vec4 v0x560661ad1900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ad20f0_0, 0;
    %jmp T_35.9;
T_35.8 ;
    %load/vec4 v0x560661ad1e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ad20f0_0, 0;
    %jmp T_35.11;
T_35.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ad20f0_0, 0;
T_35.11 ;
T_35.9 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x560661acfaf0;
T_36 ;
    %wait E_0x560661ad0110;
    %load/vec4 v0x560661ad2390_0;
    %load/vec4 v0x560661ad2020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661ad1dd0_0, 0;
    %load/vec4 v0x560661ad2190_0;
    %load/vec4 v0x560661ad2020_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661ad1d10_0, 0;
    %load/vec4 v0x560661ad1810_0;
    %load/vec4 v0x560661ad1dd0_0;
    %inv;
    %and;
    %assign/vec4 v0x560661ad1f50_0, 0;
    %load/vec4 v0x560661ad1670_0;
    %load/vec4 v0x560661ad1d10_0;
    %inv;
    %and;
    %assign/vec4 v0x560661ad1e90_0, 0;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x560661ad2570;
T_37 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ad3190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ad3620_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x560661ad33c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x560661ad3620_0;
    %inv;
    %assign/vec4 v0x560661ad3620_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x560661ad3620_0;
    %assign/vec4 v0x560661ad3620_0, 0;
T_37.3 ;
T_37.1 ;
    %load/vec4 v0x560661ad3190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560661ad3540_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x560661ad32d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x560661ad3540_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560661ad3540_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x560661ad3540_0;
    %assign/vec4 v0x560661ad3540_0, 0;
T_37.7 ;
T_37.5 ;
    %load/vec4 v0x560661ad3190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.8, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560661ad36e0_0, 0;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x560661ad3480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.10, 8;
    %load/vec4 v0x560661ad36e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560661ad36e0_0, 0;
    %jmp T_37.11;
T_37.10 ;
    %load/vec4 v0x560661ad36e0_0;
    %assign/vec4 v0x560661ad36e0_0, 0;
T_37.11 ;
T_37.9 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x560661ad2570;
T_38 ;
    %wait E_0x560661ad06a0;
    %load/vec4 v0x560661ad3620_0;
    %load/vec4 v0x560661ad36e0_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560661ad3540_0;
    %pushi/vec4 31, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 7, 2, 3;
    %cmp/x;
    %jmp/1 T_38.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 3;
    %cmp/x;
    %jmp/1 T_38.1, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ad33c0_0, 0;
    %jmp T_38.3;
T_38.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ad33c0_0, 0;
    %jmp T_38.3;
T_38.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ad33c0_0, 0;
    %jmp T_38.3;
T_38.3 ;
    %pop/vec4 1;
    %load/vec4 v0x560661ad2ff0_0;
    %load/vec4 v0x560661ad3620_0;
    %and;
    %assign/vec4 v0x560661ad32d0_0, 0;
    %load/vec4 v0x560661ad3620_0;
    %inv;
    %assign/vec4 v0x560661ad3480_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x560661acf180;
T_39 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ad3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x560661ad4480_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x560661ad4110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x560661ad4480_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x560661ad4480_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x560661ad4480_0;
    %assign/vec4 v0x560661ad4480_0, 0;
T_39.3 ;
T_39.1 ;
    %load/vec4 v0x560661ad3ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.4, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560661ad43c0_0, 0;
    %jmp T_39.5;
T_39.4 ;
    %load/vec4 v0x560661ad4110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %load/vec4 v0x560661ad43c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560661ad43c0_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %load/vec4 v0x560661ad43c0_0;
    %assign/vec4 v0x560661ad43c0_0, 0;
T_39.7 ;
T_39.5 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x560661acf180;
T_40 ;
    %wait E_0x560661acfa70;
    %load/vec4 v0x560661ad4480_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad4280_0, 4, 5;
    %load/vec4 v0x560661ad43c0_0;
    %pad/u 24;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad4280_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad4280_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 44, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad4280_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 46, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad4280_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 47, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ad4280_0, 4, 5;
    %load/vec4 v0x560661ad4810_0;
    %inv;
    %assign/vec4 v0x560661ad4320_0, 0;
    %load/vec4 v0x560661ad3c20_0;
    %load/vec4 v0x560661ad4740_0;
    %inv;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x560661ad4070_0, 0;
    %load/vec4 v0x560661ad4810_0;
    %inv;
    %assign/vec4 v0x560661ad4110_0, 0;
    %load/vec4 v0x560661ad3c20_0;
    %load/vec4 v0x560661ad4740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x560661ad4670_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ad41b0_0, 0;
    %jmp T_40.2;
T_40.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ad41b0_0, 0;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x560661ac0980;
T_41 ;
    %wait E_0x560661ac0c60;
    %load/vec4 v0x560661ac17f0_0;
    %load/vec4 v0x560661ac2030_0;
    %pad/u 3;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac1f50_0, 4, 5;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x560661ac0cc0;
T_42 ;
    %wait E_0x560661ac0c60;
    %load/vec4 v0x560661ac17f0_0;
    %load/vec4 v0x560661ac2030_0;
    %pad/u 3;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac1f50_0, 4, 5;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x560661ac0ff0;
T_43 ;
    %wait E_0x560661ac0c60;
    %load/vec4 v0x560661ac17f0_0;
    %load/vec4 v0x560661ac2030_0;
    %pad/u 4;
    %pushi/vec4 2, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x560661ac1f50_0, 4, 5;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x560661abf360;
T_44 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ac2030_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x560661ac2710, 4;
    %assign/vec4 v0x560661ac22d0_0, 0;
    %load/vec4 v0x560661ac14f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x560661ac21f0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x560661ac2030_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x560661ac25d0, 4;
    %assign/vec4 v0x560661ac21f0_0, 0;
T_44.1 ;
    %load/vec4 v0x560661ac1e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x560661ac2030_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x560661ac1dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %load/vec4 v0x560661ac2030_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x560661ac2030_0, 0;
    %jmp T_44.5;
T_44.4 ;
    %load/vec4 v0x560661ac2030_0;
    %assign/vec4 v0x560661ac2030_0, 0;
T_44.5 ;
T_44.3 ;
    %load/vec4 v0x560661ac14f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.6, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x560661ac2110_0, 0;
    %jmp T_44.7;
T_44.6 ;
    %load/vec4 v0x560661ac2110_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x560661ac2110_0, 0;
T_44.7 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x560661abf360;
T_45 ;
    %wait E_0x560661ab9cd0;
    %load/vec4 v0x560661ac14f0_0;
    %load/vec4 v0x560661ac2030_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %or/r;
    %assign/vec4 v0x560661ac1e90_0, 0;
    %load/vec4 v0x560661ac24f0_0;
    %load/vec4 v0x560661ac2030_0;
    %part/u 1;
    %inv;
    %load/vec4 v0x560661ac2110_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %and/r;
    %assign/vec4 v0x560661ac1dd0_0, 0;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x560661a575f0;
T_46 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x56066196ff80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5606618ebf70_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5606618ebe90_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5606618ebdd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_46.2, 8;
    %load/vec4 v0x560661970120_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_46.3, 8;
T_46.2 ; End of true expr.
    %load/vec4 v0x5606618ebf70_0;
    %jmp/0 T_46.3, 8;
 ; End of false expr.
    %blend;
T_46.3;
    %assign/vec4 v0x5606618ebf70_0, 0;
    %load/vec4 v0x56066193b880_0;
    %assign/vec4 v0x5606618ebe90_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x560661a575f0;
T_47 ;
    %wait E_0x560661aa64e0;
    %load/vec4 v0x560661970080_0;
    %parti/s 1, 30, 6;
    %load/vec4 v0x560661970080_0;
    %parti/s 17, 0, 2;
    %pushi/vec4 65536, 0, 17;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x5606618ebdd0_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x560661a575f0;
T_48 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661970080_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %load/vec4 v0x560661970120_0;
    %assign/vec4 v0x5606618ec030_0, 0;
    %jmp T_48.3;
T_48.0 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5606618ebf70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5606618ec030_0, 0;
    %jmp T_48.3;
T_48.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56066193b880_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5606618ec030_0, 0;
    %jmp T_48.3;
T_48.3 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48;
    .scope S_0x560661ab97e0;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661aba5e0_0, 0, 32;
T_49.0 ;
    %load/vec4 v0x560661aba5e0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_49.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x560661aba5e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661ab9db0, 0, 4;
    %load/vec4 v0x560661aba5e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661aba5e0_0, 0, 32;
    %jmp T_49.0;
T_49.1 ;
    %end;
    .thread T_49;
    .scope S_0x560661ab97e0;
T_50 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661aba360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x560661aba230_0;
    %load/vec4 v0x560661aba150_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661ab9db0, 0, 4;
T_50.0 ;
    %load/vec4 v0x560661aba080_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560661ab9db0, 4;
    %assign/vec4 v0x560661aba500_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x560661ab9180;
T_51 ;
    %wait E_0x560661900590;
    %load/vec4 v0x560661abb070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661abb830_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x560661abb5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x560661abba30_0;
    %assign/vec4 v0x560661abb830_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x560661abb830_0;
    %assign/vec4 v0x560661abb830_0, 0;
T_51.3 ;
T_51.1 ;
    %load/vec4 v0x560661abb070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661abb6c0_0, 0;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0x560661abb530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %load/vec4 v0x560661abb6c0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560661abb6c0_0, 0;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v0x560661abb6c0_0;
    %assign/vec4 v0x560661abb6c0_0, 0;
T_51.7 ;
T_51.5 ;
    %load/vec4 v0x560661abb070_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661abb790_0, 0;
    %jmp T_51.9;
T_51.8 ;
    %load/vec4 v0x560661abb530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661abb790_0, 0;
    %jmp T_51.11;
T_51.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661abb790_0, 0;
T_51.11 ;
T_51.9 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x560661ab9180;
T_52 ;
    %wait E_0x560661951c10;
    %load/vec4 v0x560661abba30_0;
    %load/vec4 v0x560661abb6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661abb470_0, 0;
    %load/vec4 v0x560661abb830_0;
    %load/vec4 v0x560661abb6c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661abb3b0_0, 0;
    %load/vec4 v0x560661abaf80_0;
    %load/vec4 v0x560661abb470_0;
    %inv;
    %and;
    %assign/vec4 v0x560661abb5f0_0, 0;
    %load/vec4 v0x560661abadb0_0;
    %load/vec4 v0x560661abb3b0_0;
    %inv;
    %and;
    %assign/vec4 v0x560661abb530_0, 0;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x5606618e1600;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56066198cb40_0, 0, 32;
T_53.0 ;
    %load/vec4 v0x56066198cb40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_53.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56066198cb40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56066194ece0, 0, 4;
    %load/vec4 v0x56066198cb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56066198cb40_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %end;
    .thread T_53;
    .scope S_0x5606618e1600;
T_54 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x56066197dda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x56066197dc90_0;
    %load/vec4 v0x56066197dbb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56066194ece0, 0, 4;
T_54.0 ;
    %load/vec4 v0x56066197dae0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56066194ece0, 4;
    %assign/vec4 v0x56066198ca60_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5606618d5a50;
T_55 ;
    %wait E_0x560661900590;
    %load/vec4 v0x5606619ad120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5606619cdf40_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5606619cdd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x5606619ce140_0;
    %assign/vec4 v0x5606619cdf40_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x5606619cdf40_0;
    %assign/vec4 v0x5606619cdf40_0, 0;
T_55.3 ;
T_55.1 ;
    %load/vec4 v0x5606619ad120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5606619cddd0_0, 0;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v0x5606619bd980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x5606619cddd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5606619cddd0_0, 0;
    %jmp T_55.7;
T_55.6 ;
    %load/vec4 v0x5606619cddd0_0;
    %assign/vec4 v0x5606619cddd0_0, 0;
T_55.7 ;
T_55.5 ;
    %load/vec4 v0x5606619ad120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5606619cdea0_0, 0;
    %jmp T_55.9;
T_55.8 ;
    %load/vec4 v0x5606619bd980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5606619cdea0_0, 0;
    %jmp T_55.11;
T_55.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5606619cdea0_0, 0;
T_55.11 ;
T_55.9 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5606618d5a50;
T_56 ;
    %wait E_0x5606618d5c00;
    %load/vec4 v0x5606619ce140_0;
    %load/vec4 v0x5606619cddd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5606619bd8c0_0, 0;
    %load/vec4 v0x5606619cdf40_0;
    %load/vec4 v0x5606619cddd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5606619bd800_0, 0;
    %load/vec4 v0x5606619ad010_0;
    %load/vec4 v0x5606619bd8c0_0;
    %inv;
    %and;
    %assign/vec4 v0x5606619cdd30_0, 0;
    %load/vec4 v0x5606619aced0_0;
    %load/vec4 v0x5606619bd800_0;
    %inv;
    %and;
    %assign/vec4 v0x5606619bd980_0, 0;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x5606619e3100;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ab7a70_0, 0, 32;
T_57.0 ;
    %load/vec4 v0x560661ab7a70_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_57.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x560661ab7a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661951cf0, 0, 4;
    %load/vec4 v0x560661ab7a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x560661ab7a70_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %end;
    .thread T_57;
    .scope S_0x5606619e3100;
T_58 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ab7810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x560661ab7700_0;
    %load/vec4 v0x560661ab7620_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661951cf0, 0, 4;
T_58.0 ;
    %load/vec4 v0x560661951eb0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x560661951cf0, 4;
    %assign/vec4 v0x560661ab7990_0, 0;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5606619ddb50;
T_59 ;
    %wait E_0x560661900590;
    %load/vec4 v0x560661ab8550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661ab8da0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x560661ab8b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x560661ab8fa0_0;
    %assign/vec4 v0x560661ab8da0_0, 0;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x560661ab8da0_0;
    %assign/vec4 v0x560661ab8da0_0, 0;
T_59.3 ;
T_59.1 ;
    %load/vec4 v0x560661ab8550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x560661ab8c30_0, 0;
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v0x560661ab8ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %load/vec4 v0x560661ab8c30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x560661ab8c30_0, 0;
    %jmp T_59.7;
T_59.6 ;
    %load/vec4 v0x560661ab8c30_0;
    %assign/vec4 v0x560661ab8c30_0, 0;
T_59.7 ;
T_59.5 ;
    %load/vec4 v0x560661ab8550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ab8d00_0, 0;
    %jmp T_59.9;
T_59.8 ;
    %load/vec4 v0x560661ab8ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661ab8d00_0, 0;
    %jmp T_59.11;
T_59.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661ab8d00_0, 0;
T_59.11 ;
T_59.9 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5606619ddb50;
T_60 ;
    %wait E_0x56066190cc30;
    %load/vec4 v0x560661ab8fa0_0;
    %load/vec4 v0x560661ab8c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661ab8a10_0, 0;
    %load/vec4 v0x560661ab8da0_0;
    %load/vec4 v0x560661ab8c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x560661ab8950_0, 0;
    %load/vec4 v0x560661ab8460_0;
    %load/vec4 v0x560661ab8a10_0;
    %inv;
    %and;
    %assign/vec4 v0x560661ab8b90_0, 0;
    %load/vec4 v0x560661ab8270_0;
    %load/vec4 v0x560661ab8950_0;
    %inv;
    %and;
    %assign/vec4 v0x560661ab8ad0_0, 0;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x560661a6d1e0;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56066191d7a0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x56066191d7a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x56066191d7a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56066190cd10, 0, 4;
    %load/vec4 v0x56066191d7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56066191d7a0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %end;
    .thread T_61;
    .scope S_0x560661a6d1e0;
T_62 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x5606619148b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x5606619147d0_0;
    %load/vec4 v0x5606619146f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56066190cd10, 0, 4;
T_62.0 ;
    %load/vec4 v0x560661914650_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x56066190cd10, 4;
    %assign/vec4 v0x560661914a50_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x560661a6d5c0;
T_63 ;
    %wait E_0x560661900590;
    %load/vec4 v0x56066188fe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5606618d5780_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5606619e8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x5606618d5870_0;
    %assign/vec4 v0x5606618d5780_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %load/vec4 v0x5606618d5780_0;
    %assign/vec4 v0x5606618d5780_0, 0;
T_63.3 ;
T_63.1 ;
    %load/vec4 v0x56066188fe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5606619e8ef0_0, 0;
    %jmp T_63.5;
T_63.4 ;
    %load/vec4 v0x5606619e8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.6, 8;
    %load/vec4 v0x5606619e8ef0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5606619e8ef0_0, 0;
    %jmp T_63.7;
T_63.6 ;
    %load/vec4 v0x5606619e8ef0_0;
    %assign/vec4 v0x5606619e8ef0_0, 0;
T_63.7 ;
T_63.5 ;
    %load/vec4 v0x56066188fe10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5606619e8fc0_0, 0;
    %jmp T_63.9;
T_63.8 ;
    %load/vec4 v0x5606619e8d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5606619e8fc0_0, 0;
    %jmp T_63.11;
T_63.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5606619e8fc0_0, 0;
T_63.11 ;
T_63.9 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x560661a6d5c0;
T_64 ;
    %wait E_0x5606619004f0;
    %load/vec4 v0x5606618d5870_0;
    %load/vec4 v0x5606619e8ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5606619e8ca0_0, 0;
    %load/vec4 v0x5606618d5780_0;
    %load/vec4 v0x5606619e8ef0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5606619e8c00_0, 0;
    %load/vec4 v0x56066188fd20_0;
    %load/vec4 v0x5606619e8ca0_0;
    %inv;
    %and;
    %assign/vec4 v0x5606619e8e20_0, 0;
    %load/vec4 v0x5606619737a0_0;
    %load/vec4 v0x5606619e8c00_0;
    %inv;
    %and;
    %assign/vec4 v0x5606619e8d60_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x560661a57940;
T_65 ;
    %wait E_0x560661942320;
    %load/vec4 v0x560661abd710_0;
    %inv;
    %assign/vec4 v0x560661abd350_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x560661a57940;
T_66 ;
    %wait E_0x560661aa6520;
    %load/vec4 v0x560661abc9b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x560661abc9b0_0;
    %parti/s 1, 30, 6;
    %and;
    %assign/vec4 v0x560661abd2b0_0, 0;
    %load/vec4 v0x560661abd5d0_0;
    %inv;
    %assign/vec4 v0x560661abd1c0_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x560661a57d10;
T_67 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661a8f650_0;
    %assign/vec4 v0x560661937370_0, 0;
    %load/vec4 v0x560661a84b60_0;
    %assign/vec4 v0x56066196aaa0_0, 0;
    %load/vec4 v0x560661a8df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %load/vec4 v0x560661a8cc40_0;
    %inv;
    %assign/vec4 v0x560661937510_0, 0;
    %load/vec4 v0x560661a8cc40_0;
    %assign/vec4 v0x56066196a9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x560661937450_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661937510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56066196a9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x560661937450_0, 0;
T_67.1 ;
    %load/vec4 v0x56066196a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v0x560661a834b0_0;
    %assign/vec4 v0x56066196a840_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x56066196a840_0;
    %assign/vec4 v0x56066196a840_0, 0;
T_67.3 ;
    %load/vec4 v0x560661a973a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56066196a920_0, 0;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x56066196a9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56066196a920_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56066196a920_0, 0;
T_67.7 ;
T_67.5 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x560661a80130;
T_68 ;
    %wait E_0x560661954150;
    %load/vec4 v0x560661abf0e0_0;
    %assign/vec4 v0x560661abed30_0, 0;
    %load/vec4 v0x560661abeed0_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0x560661abeac0_0, 0;
    %load/vec4 v0x560661abeed0_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v0x560661abec60_0, 0;
    %load/vec4 v0x560661abeed0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x560661abeb90_0, 0;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x560661a62ae0;
T_69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560661ad66d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560661ad6770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560661ad6de0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad5e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad5d50_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0x560661a62ae0;
T_70 ;
    %delay 1000, 0;
    %load/vec4 v0x560661ad66d0_0;
    %inv;
    %store/vec4 v0x560661ad66d0_0, 0, 1;
    %jmp T_70;
    .thread T_70;
    .scope S_0x560661a62ae0;
T_71 ;
    %vpi_call 2 123 "$display", "--- lpRamAdrsWidth %d bit", P_0x560661aa7250 {0 0 0};
    %vpi_call 2 124 "$display", "--- lpUfiBlockConnectNum %d bit", P_0x560661aa73d0 {0 0 0};
    %end;
    .thread T_71;
    .scope S_0x560661a62ae0;
T_72 ;
    %wait E_0x5606618b3b10;
    %load/vec4 v0x560661ad5570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x560661ad6d20_0;
    %load/vec4 v0x560661ad5f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661ad5730, 0, 4;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x560661ad5f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560661ad5730, 4;
    %load/vec4 v0x560661ad5f70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560661ad5730, 0, 4;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x560661a62ae0;
T_73 ;
    %wait E_0x560661954c60;
    %load/vec4 v0x560661ad5f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x560661ad5730, 4;
    %assign/vec4 v0x560661ad5640_0, 0;
    %load/vec4 v0x560661ad6120_0;
    %inv;
    %load/vec4 v0x560661ad6080_0;
    %inv;
    %and;
    %assign/vec4 v0x560661ad5570_0, 0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x560661a62ae0;
T_74 ;
    %vpi_call 2 264 "$dumpfile", "UFIB_tb.vcd" {0 0 0};
    %vpi_call 2 265 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560661a62ae0 {0 0 0};
    %fork TD_UFIB_tb.reset_init, S_0x560661ad4b60;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560661ad4fd0_0, 0, 32;
    %pushi/vec4 1073938432, 0, 32;
    %store/vec4 v0x560661ad4ed0_0, 0, 32;
    %fork TD_UFIB_tb.usi_csr_setting, S_0x560661ad4cf0;
    %join;
    %delay 2000000, 0;
    %vpi_call 2 270 "$finish" {0 0 0};
    %end;
    .thread T_74;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "UFIB_tb.v";
    "../../RAMBlock/RAMBlock.v";
    "../../RAMBlock/RAMIfPortUnit.v";
    "../../RAMBlock/RAMCsr.v";
    "../../RAMBlock/RamReadWriteArbiter.v";
    "../../common/fifo/SyncFifoController.v";
    "../../common/fifo/DualPortBramTrion.v";
    "../UFIB.v";
    "../UfibReadWriteTester.v";
    "../UfibBurstCnt.v";
