"FIELD NAME","FIELD UNIQUE NAME","FIELD RTL NAME","REG NAME","REG UNIQUE NAME","REG RTL NAME","REG ADDR","REG LEN","REG DEFAULT","BIT LOCATION","FIELD LSB","FIELD LEN","ACCESS","DEFAULT","TRUE DEFAULT","INTERNAL","SECURITY","VOLATILE","NUMBER FORMAT","OTP TRIMMED","ATTRIBUTES","DESCRIPTION"
"IVM_ASYNC.CTRL_ASYNC_1.CP_ASYNC_SEL","IVM_ASYNC_CP_ASYNC_SEL","ivm_async.cp_async_sel","IVM_ASYNC.CTRL_ASYNC_1","IVM_ASYNC_CTRL_ASYNC_1","ivm_async.ctrl_async_1","0x100","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","MCLK selection between DCO and DIG_CLK_IN
0: clk_dco_48M divided by 2
1: DIG_CLK_IN"
"IVM_ASYNC.CTRL_ASYNC_1.CP_ASYNC_1","IVM_ASYNC_CP_ASYNC_1","ivm_async.cp_async_1","IVM_ASYNC.CTRL_ASYNC_1","IVM_ASYNC_CTRL_ASYNC_1","ivm_async.ctrl_async_1","0x100","32","0x0000_0000","0:1,1:2,2:3,3:4,4:5,5:6,6:7","1","7","RW","0x00","0x00","Y","none","N","U7.0","N","internal: true","Async bits"
"IVM_ASYNC.CTRL_ASYNC_2.CP_ASYNC_2","IVM_ASYNC_CP_ASYNC_2","ivm_async.cp_async_2","IVM_ASYNC.CTRL_ASYNC_2","IVM_ASYNC_CTRL_ASYNC_2","ivm_async.ctrl_async_2","0x104","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true","Async bits"
"IVM_ASYNC.CTRL_ASYNC_3.CP_ASYNC_3","IVM_ASYNC_CP_ASYNC_3","ivm_async.cp_async_3","IVM_ASYNC.CTRL_ASYNC_3","IVM_ASYNC_CTRL_ASYNC_3","ivm_async.ctrl_async_3","0x108","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true","Async bits"
"IVM_ASYNC.CTRL_ASYNC_4.CP_ASYNC_4","IVM_ASYNC_CP_ASYNC_4","ivm_async.cp_async_4","IVM_ASYNC.CTRL_ASYNC_4","IVM_ASYNC_CTRL_ASYNC_4","ivm_async.ctrl_async_4","0x10C","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true","Async bits"
"IVM.REG_CHIP_ID_1_R.DEV_ID_E","IVM_DEV_ID_E","ivm.dev_id_e","IVM.REG_CHIP_ID_1_R","IVM_REG_CHIP_ID_1_R","ivm.reg_chip_id_1_r","0x200","32","0x0000_0A10","0:0,1:1,2:2,3:3","0","4","RO","0x0","0x0","Y","none","Y","U4.0","N","internal: true","A digital read-only register"
"IVM.REG_CHIP_ID_1_R.DEV_ID_D","IVM_DEV_ID_D","ivm.dev_id_d","IVM.REG_CHIP_ID_1_R","IVM_REG_CHIP_ID_1_R","ivm.reg_chip_id_1_r","0x200","32","0x0000_0A10","0:4,1:5,2:6,3:7","4","4","RO","0x1","0x1","Y","none","Y","U4.0","N","internal: true","A digital read-only register"
"IVM.REG_CHIP_ID_1_R.DEV_ID_C","IVM_DEV_ID_C","ivm.dev_id_c","IVM.REG_CHIP_ID_1_R","IVM_REG_CHIP_ID_1_R","ivm.reg_chip_id_1_r","0x200","32","0x0000_0A10","0:8,1:9,2:10,3:11","8","4","RO","0xA","0xA","Y","none","Y","U4.0","N","internal: true","A digital read-only register"
"IVM.REG_CHIP_ID_1_R.DEV_ID_B","IVM_DEV_ID_B","ivm.dev_id_b","IVM.REG_CHIP_ID_1_R","IVM_REG_CHIP_ID_1_R","ivm.reg_chip_id_1_r","0x200","32","0x0000_0A10","0:12,1:13,2:14,3:15","12","4","RO","0x0","0x0","Y","none","Y","U4.0","N","internal: true","A digital read-only register"
"IVM.REG_CHIP_ID_1_R.DEV_ID_A","IVM_DEV_ID_A","ivm.dev_id_a","IVM.REG_CHIP_ID_1_R","IVM_REG_CHIP_ID_1_R","ivm.reg_chip_id_1_r","0x200","32","0x0000_0A10","0:16,1:17,2:18,3:19","16","4","RO","0x0","0x0","Y","none","Y","U4.0","N","internal: true","A digital read-only register"
"IVM.REG_CHIP_ID_2_R.RLS_ID","IVM_RLS_ID","ivm.rls_id","IVM.REG_CHIP_ID_2_R","IVM_REG_CHIP_ID_2_R","ivm.reg_chip_id_2_r","0x204","32","0x0061_AAAA","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0xAA","0xAA","Y","none","Y","U8.0","N","internal: true","Reference to the full base layer change.
Starts with A to go to B,C, D..."
"IVM.REG_CHIP_ID_2_R.REV_ID","IVM_REV_ID","ivm.rev_id","IVM.REG_CHIP_ID_2_R","IVM_REG_CHIP_ID_2_R","ivm.reg_chip_id_2_r","0x204","32","0x0061_AAAA","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0xAA","0xAA","Y","none","Y","U8.0","N","internal: true","Reference for any metal fixes. So, not a full respin."
"IVM.REG_CHIP_ID_2_R.FAB_ID","IVM_FAB_ID","ivm.fab_id","IVM.REG_CHIP_ID_2_R","IVM_REG_CHIP_ID_2_R","ivm.reg_chip_id_2_r","0x204","32","0x0061_AAAA","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23","16","8","RO","0x61","0x61","Y","none","Y","U8.0","N","internal: true","Reference for which manufacturing site is used to make the device."
"IVM.REG_IRQ_STATUS_R.DD_PH1_IL_OC_DET_STATUS","IVM_DD_PH1_IL_OC_DET_STATUS","ivm.dd_ph1_il_oc_det_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:0","0","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if over currect on ph1 is detected."
"IVM.REG_IRQ_STATUS_R.DD_PH2_IL_OC_DET_STATUS","IVM_DD_PH2_IL_OC_DET_STATUS","ivm.dd_ph2_il_oc_det_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:1","1","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if over currect on ph2 is detected."
"IVM.REG_IRQ_STATUS_R.DD_PH3_IL_OC_DET_STATUS","IVM_DD_PH3_IL_OC_DET_STATUS","ivm.dd_ph3_il_oc_det_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:2","2","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if over currect on ph3 is detected."
"IVM.REG_IRQ_STATUS_R.DD_PH4_IL_OC_DET_STATUS","IVM_DD_PH4_IL_OC_DET_STATUS","ivm.dd_ph4_il_oc_det_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:3","3","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if over currect on ph4 is detected."
"IVM.REG_IRQ_STATUS_R.DS_AON_VDDSNS_UVLO_STATUS","IVM_DS_AON_VDDSNS_UVLO_STATUS","ivm.ds_aon_vddsns_uvlo_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:4","4","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if VDDSNS<2.8 V"
"IVM.REG_IRQ_STATUS_R.DS_AON_VDDSNS_OVP_STATUS","IVM_DS_AON_VDDSNS_OVP_STATUS","ivm.ds_aon_vddsns_ovp_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:5","5","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if VDDSNS > 4.55 V"
"IVM.REG_IRQ_STATUS_R.DS_AON_VBUS_UVLO_STATUS","IVM_DS_AON_VBUS_UVLO_STATUS","ivm.ds_aon_vbus_uvlo_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:6","6","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if VBUS < VBUS_UVLO"
"IVM.REG_IRQ_STATUS_R.DS_AON_VBUS_OVP_STATUS","IVM_DS_AON_VBUS_OVP_STATUS","ivm.ds_aon_vbus_ovp_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:7","7","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if VBUS > 22 V"
"IVM.REG_IRQ_STATUS_R.DS_AON_DETACH_STATUS","IVM_DS_AON_DETACH_STATUS","ivm.ds_aon_detach_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:8","8","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if VBUS < VDD_SNS-50 mV"
"IVM.REG_IRQ_STATUS_R.IRQ_TEMP_ERR_STATUS","IVM_IRQ_TEMP_ERR_STATUS","ivm.irq_temp_err_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:9","9","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if T >= 150C"
"IVM.REG_IRQ_STATUS_R.IRQ_TEMP_WARN_STATUS","IVM_IRQ_TEMP_WARN_STATUS","ivm.irq_temp_warn_status","IVM.REG_IRQ_STATUS_R","IVM_REG_IRQ_STATUS_R","ivm.reg_irq_status_r","0x208","32","0x0000_0000","0:10","10","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Status bit is set to 1 if T >= 150C"
"IVM.REG_IRQ_STICKY_R.DD_PH1_IL_OC_DET_STICKY","IVM_DD_PH1_IL_OC_DET_STICKY","ivm.dd_ph1_il_oc_det_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:0","0","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if over currect on ph1 is detected
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.DD_PH2_IL_OC_DET_STICKY","IVM_DD_PH2_IL_OC_DET_STICKY","ivm.dd_ph2_il_oc_det_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:1","1","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if over currect on ph2 is detected
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.DD_PH3_IL_OC_DET_STICKY","IVM_DD_PH3_IL_OC_DET_STICKY","ivm.dd_ph3_il_oc_det_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:2","2","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if over currect on ph3 is detected
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.DD_PH4_IL_OC_DET_STICKY","IVM_DD_PH4_IL_OC_DET_STICKY","ivm.dd_ph4_il_oc_det_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:3","3","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if over currect on ph4 is detected
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.DS_AON_VDDSNS_UVLO_STICKY","IVM_DS_AON_VDDSNS_UVLO_STICKY","ivm.ds_aon_vddsns_uvlo_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:4","4","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if VDDSNS<2.8 V
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.DS_AON_VDDSNS_OVP_STICKY","IVM_DS_AON_VDDSNS_OVP_STICKY","ivm.ds_aon_vddsns_ovp_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:5","5","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if VDDSNS > 4.55 V 
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.DS_AON_VBUS_UVLO_STICKY","IVM_DS_AON_VBUS_UVLO_STICKY","ivm.ds_aon_vbus_uvlo_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:6","6","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if VBUS < VBUS_UVLO
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.DS_AON_VBUS_OVP_STICKY","IVM_DS_AON_VBUS_OVP_STICKY","ivm.ds_aon_vbus_ovp_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:7","7","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if  VBUS > 22 V 
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.DS_AON_DETACH_STICKY","IVM_DS_AON_DETACH_STICKY","ivm.ds_aon_detach_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:8","8","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if VBUS < VDD_SNS-50 mV
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.IRQ_TEMP_ERR_STICKY","IVM_IRQ_TEMP_ERR_STICKY","ivm.irq_temp_err_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:9","9","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if T >= 150C
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_STICKY_R.IRQ_TEMP_WARN_STICKY","IVM_IRQ_TEMP_WARN_STICKY","ivm.irq_temp_warn_sticky","IVM.REG_IRQ_STICKY_R","IVM_REG_IRQ_STICKY_R","ivm.reg_irq_sticky_r","0x20C","32","0x0000_0000","0:10","10","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Sticky bit is set to 1 if T >= 150C
and stays high until it has not been cleared by irq_*_clear."
"IVM.REG_IRQ_MASK_RW.DD_PH1_IL_OC_DET_MASK","IVM_DD_PH1_IL_OC_DET_MASK","ivm.dd_ph1_il_oc_det_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:0","0","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the dd_ph1_il_oc_det event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.DD_PH2_IL_OC_DET_MASK","IVM_DD_PH2_IL_OC_DET_MASK","ivm.dd_ph2_il_oc_det_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:1","1","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the dd_ph2_il_oc_det event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.DD_PH3_IL_OC_DET_MASK","IVM_DD_PH3_IL_OC_DET_MASK","ivm.dd_ph3_il_oc_det_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:2","2","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the dd_ph3_il_oc_det event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.DD_PH4_IL_OC_DET_MASK","IVM_DD_PH4_IL_OC_DET_MASK","ivm.dd_ph4_il_oc_det_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:3","3","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the dd_ph4_il_oc_det event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.DS_AON_VDDSNS_UVLO_MASK","IVM_DS_AON_VDDSNS_UVLO_MASK","ivm.ds_aon_vddsns_uvlo_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the VDDSNS<2.8 V event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.DS_AON_VDDSNS_OVP_MASK","IVM_DS_AON_VDDSNS_OVP_MASK","ivm.ds_aon_vddsns_ovp_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:5","5","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the VDDSNS > 4.55 V event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.DS_AON_VBUS_UVLO_MASK","IVM_DS_AON_VBUS_UVLO_MASK","ivm.ds_aon_vbus_uvlo_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:6","6","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the VBUS < VBUS_UVLO event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.DS_AON_VBUS_OVP_MASK","IVM_DS_AON_VBUS_OVP_MASK","ivm.ds_aon_vbus_ovp_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:7","7","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the VBUS > 22 V event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.DS_AON_DETACH_MASK","IVM_DS_AON_DETACH_MASK","ivm.ds_aon_detach_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:8","8","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the VBUS < VDD_SNS-50 m event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.IRQ_TEMP_ERR_MASK","IVM_IRQ_TEMP_ERR_MASK","ivm.irq_temp_err_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:9","9","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the T >= 150C event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_MASK_RW.IRQ_TEMP_WARN_MASK","IVM_IRQ_TEMP_WARN_MASK","ivm.irq_temp_warn_mask","IVM.REG_IRQ_MASK_RW","IVM_REG_IRQ_MASK_RW","ivm.reg_irq_mask_rw","0x210","32","0x0000_07FF","0:10","10","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks the T >= 150C event.
If a irq_mask is set to 1, the corrisponding irq_out is set to 0 and irq_sticky can still be visible.
If a irq_mask is set to 0, the corrisponding irq_out can be set to 0 and 1 depending on fault condition."
"IVM.REG_IRQ_CLEAR_W_PULSE.DD_PH1_IL_OC_DET_CLEAR","IVM_DD_PH1_IL_OC_DET_CLEAR","ivm.dd_ph1_il_oc_det_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:0","0","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of dd_ph1_il_oc_det once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.DD_PH2_IL_OC_DET_CLEAR","IVM_DD_PH2_IL_OC_DET_CLEAR","ivm.dd_ph2_il_oc_det_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:1","1","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of dd_ph2_il_oc_det once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.DD_PH3_IL_OC_DET_CLEAR","IVM_DD_PH3_IL_OC_DET_CLEAR","ivm.dd_ph3_il_oc_det_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:2","2","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of dd_ph3_il_oc_det once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.DD_PH4_IL_OC_DET_CLEAR","IVM_DD_PH4_IL_OC_DET_CLEAR","ivm.dd_ph4_il_oc_det_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:3","3","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of dd_ph4_il_oc_det once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.DS_AON_VDDSNS_UVLO_CLEAR","IVM_DS_AON_VDDSNS_UVLO_CLEAR","ivm.ds_aon_vddsns_uvlo_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:4","4","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of ds_aon_vddsns_uvlo once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.DS_AON_VDDSNS_OVP_CLEAR","IVM_DS_AON_VDDSNS_OVP_CLEAR","ivm.ds_aon_vddsns_ovp_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:5","5","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of ds_aon_vddsns_ovp once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.DS_AON_VBUS_UVLO_CLEAR","IVM_DS_AON_VBUS_UVLO_CLEAR","ivm.ds_aon_vbus_uvlo_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:6","6","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of ds_aon_vbus_uvlo once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.DS_AON_VBUS_OVP_CLEAR","IVM_DS_AON_VBUS_OVP_CLEAR","ivm.ds_aon_vbus_ovp_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:7","7","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of ds_aon_vbus_ovp once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.DS_AON_DETACH_CLEAR","IVM_DS_AON_DETACH_CLEAR","ivm.ds_aon_detach_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:8","8","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of ds_aon_detach once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.IRQ_TEMP_ERR_CLEAR","IVM_IRQ_TEMP_ERR_CLEAR","ivm.irq_temp_err_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:9","9","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of irq_temp_err once the condition has been removed"
"IVM.REG_IRQ_CLEAR_W_PULSE.IRQ_TEMP_WARN_CLEAR","IVM_IRQ_TEMP_WARN_CLEAR","ivm.irq_temp_warn_clear","IVM.REG_IRQ_CLEAR_W_PULSE","IVM_REG_IRQ_CLEAR_W_PULSE","ivm.reg_irq_clear_w_pulse","0x214","32","0x0000_0000","0:10","10","1","WO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Clear the STICKY bit of irq_temp_warn once the condition has been removed"
"IVM.REG_IRQ_DEBOUNCE_RW.VDDSNS_UVLO_DEBOUNCE","IVM_VDDSNS_UVLO_DEBOUNCE","ivm.vddsns_uvlo_debounce","IVM.REG_IRQ_DEBOUNCE_RW","IVM_REG_IRQ_DEBOUNCE_RW","ivm.reg_irq_debounce_rw","0x218","32","0x0000_0155","0:0,1:1","0","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","Programmable debounce
0:  0 us
1:  1 us
2:  5 us
3: 10 us"
"IVM.REG_IRQ_DEBOUNCE_RW.VBUS_UVLO_DEBOUNCE","IVM_VBUS_UVLO_DEBOUNCE","ivm.vbus_uvlo_debounce","IVM.REG_IRQ_DEBOUNCE_RW","IVM_REG_IRQ_DEBOUNCE_RW","ivm.reg_irq_debounce_rw","0x218","32","0x0000_0155","0:2,1:3","2","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","Programmable debounce
0:  0 us
1:  1 us
2:  5 us
3: 10 us"
"IVM.REG_IRQ_DEBOUNCE_RW.VDDSNS_OVP_DEBOUNCE","IVM_VDDSNS_OVP_DEBOUNCE","ivm.vddsns_ovp_debounce","IVM.REG_IRQ_DEBOUNCE_RW","IVM_REG_IRQ_DEBOUNCE_RW","ivm.reg_irq_debounce_rw","0x218","32","0x0000_0155","0:4,1:5","4","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","Programmable debounce
0:  0 us
1:  1 us
2:  5 us
3: 10 us"
"IVM.REG_IRQ_DEBOUNCE_RW.VBUS_OVP_DEBOUNCE","IVM_VBUS_OVP_DEBOUNCE","ivm.vbus_ovp_debounce","IVM.REG_IRQ_DEBOUNCE_RW","IVM_REG_IRQ_DEBOUNCE_RW","ivm.reg_irq_debounce_rw","0x218","32","0x0000_0155","0:6,1:7","6","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","Programmable debounce
0:  0 us
1:  1 us
2:  5 us
3: 10 us"
"IVM.REG_IRQ_DEBOUNCE_RW.DETACH_DEBOUNCE","IVM_DETACH_DEBOUNCE","ivm.detach_debounce","IVM.REG_IRQ_DEBOUNCE_RW","IVM_REG_IRQ_DEBOUNCE_RW","ivm.reg_irq_debounce_rw","0x218","32","0x0000_0155","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","Programmable debounce
0:  0 us
1:  1 us
2:  5 us
3: 10 us"
"IVM.REG_IRQ_ACT_STATUS_RO.DS_IFET_EN_RO","IVM_DS_IFET_EN_RO","ivm.ds_ifet_en_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:0","0","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_IRQ_ACT_STATUS_RO.DS_PH1_DRV_EN_RO","IVM_DS_PH1_DRV_EN_RO","ivm.ds_ph1_drv_en_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:1","1","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_IRQ_ACT_STATUS_RO.DS_PH1_DRV_EN_D_RO","IVM_DS_PH1_DRV_EN_D_RO","ivm.ds_ph1_drv_en_d_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:2","2","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_IRQ_ACT_STATUS_RO.DS_PH2_DRV_EN_RO","IVM_DS_PH2_DRV_EN_RO","ivm.ds_ph2_drv_en_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:3","3","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_IRQ_ACT_STATUS_RO.DS_PH2_DRV_EN_D_RO","IVM_DS_PH2_DRV_EN_D_RO","ivm.ds_ph2_drv_en_d_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:4","4","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_IRQ_ACT_STATUS_RO.DS_PH3_DRV_EN_RO","IVM_DS_PH3_DRV_EN_RO","ivm.ds_ph3_drv_en_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:5","5","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_IRQ_ACT_STATUS_RO.DS_PH3_DRV_EN_D_RO","IVM_DS_PH3_DRV_EN_D_RO","ivm.ds_ph3_drv_en_d_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:6","6","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_IRQ_ACT_STATUS_RO.DS_PH4_DRV_EN_RO","IVM_DS_PH4_DRV_EN_RO","ivm.ds_ph4_drv_en_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:7","7","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_IRQ_ACT_STATUS_RO.DS_PH4_DRV_EN_D_RO","IVM_DS_PH4_DRV_EN_D_RO","ivm.ds_ph4_drv_en_d_ro","IVM.REG_IRQ_ACT_STATUS_RO","IVM_REG_IRQ_ACT_STATUS_RO","ivm.reg_irq_act_status_ro","0x21C","32","0x0000_0000","0:8","8","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"IVM.REG_PWRUP0_RW.DS_NEGCP_EN","IVM_DS_NEGCP_EN","ivm.ds_negcp_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable power-up for Negative Chargepump
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_IFET_EN","IVM_DS_IFET_EN","ivm.ds_ifet_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable power-up for Chargepump
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_IFET_EN_DEL_DN","IVM_DS_IFET_EN_DEL_DN","ivm.ds_ifet_en_del_dn","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Goes HIGH if ds_ifet_en goes HIGH, LOW if ds_ifet_en goes LOW with a programmable delay.
Power MOS enable delayed on HL transition, Set high to enable."
"IVM.REG_PWRUP0_RW.DS_IFET_CP_EN","IVM_DS_IFET_CP_EN","ivm.ds_ifet_cp_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Charge Pump enable"
"IVM.REG_PWRUP0_RW.DS_IFET_CP_PD_EN","IVM_DS_IFET_CP_PD_EN","ivm.ds_ifet_cp_pd_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Charge Pump Output pull down enable when ds_ifet_cp_en_vddd goes low it goes high for 100 us"
"IVM.REG_PWRUP0_RW.DS_IFET_CP_SS_EN","IVM_DS_IFET_CP_SS_EN","ivm.ds_ifet_cp_ss_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Charge pump soft start enable"
"IVM.REG_PWRUP0_RW.DS_IFET_IBUS_EN","IVM_DS_IFET_IBUS_EN","ivm.ds_ifet_ibus_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable power-up for input sense (buck mode only)
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_IFET_IBUS_EN_D","IVM_DS_IFET_IBUS_EN_D","ivm.ds_ifet_ibus_en_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable IBUS SENSE with a delay of 50 us respect to ds_ifet_ibus_en.
Default value 0. ds_ifet_ibus_en goes HIGH and after 50 us, ds_ifet_en_d t goes HIGH."
"IVM.REG_PWRUP0_RW.DS_HVLDO_EN","IVM_DS_HVLDO_EN","ivm.ds_hvldo_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","HVLDO power-up
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_AON_EN_DETACH","IVM_DS_AON_EN_DETACH","ivm.ds_aon_en_detach","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Detach comparator enable (VBUS-VDD_SNS)
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_AON_EN_VDDSNS_OVP","IVM_DS_AON_EN_VDDSNS_OVP","ivm.ds_aon_en_vddsns_ovp","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:10","10","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables VDD_SNS ovp
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_AON_EN_VBUS_OVP","IVM_DS_AON_EN_VBUS_OVP","ivm.ds_aon_en_vbus_ovp","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables VBUS ovp
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH1_CFLY_SENSE_EN","IVM_DS_PH1_CFLY_SENSE_EN","ivm.ds_ph1_cfly_sense_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables CFLY AFE
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH1_CFLY_SENSE_EN_D","IVM_DS_PH1_CFLY_SENSE_EN_D","ivm.ds_ph1_cfly_sense_en_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY sense delayed enable (50 us delay).
Enable the logic control for the discharge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH1_CFLY_EN_CHG","IVM_DS_PH1_CFLY_EN_CHG","ivm.ds_ph1_cfly_en_chg","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY weak balance charge enable.
Remove the reset for the dynamic level shifter that control the charge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH1_CFLY_EN_CHG_D","IVM_DS_PH1_CFLY_EN_CHG_D","ivm.ds_ph1_cfly_en_chg_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY weak balance charge delayed enable (50 us)
Enable the logic control for the charge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH2_CFLY_SENSE_EN","IVM_DS_PH2_CFLY_SENSE_EN","ivm.ds_ph2_cfly_sense_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables CFLY AFE
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH2_CFLY_SENSE_EN_D","IVM_DS_PH2_CFLY_SENSE_EN_D","ivm.ds_ph2_cfly_sense_en_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:17","17","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY sense delayed enable (50 us delay)
Enable the logic control for the discharge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH2_CFLY_EN_CHG","IVM_DS_PH2_CFLY_EN_CHG","ivm.ds_ph2_cfly_en_chg","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY weak balance charge enable
Remove the reset for the dynamic level shifter that control the charge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH2_CFLY_EN_CHG_D","IVM_DS_PH2_CFLY_EN_CHG_D","ivm.ds_ph2_cfly_en_chg_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:19","19","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY weak balance charge delayed enable (50 us)
Enable the logic control for the charge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH3_CFLY_SENSE_EN","IVM_DS_PH3_CFLY_SENSE_EN","ivm.ds_ph3_cfly_sense_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:20","20","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables CFLY AFE
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH3_CFLY_SENSE_EN_D","IVM_DS_PH3_CFLY_SENSE_EN_D","ivm.ds_ph3_cfly_sense_en_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:21","21","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY sense delayed enable (50 us delay)
Enable the logic control for the discharge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH3_CFLY_EN_CHG","IVM_DS_PH3_CFLY_EN_CHG","ivm.ds_ph3_cfly_en_chg","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:22","22","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY weak balance charge enable
Remove the reset for the dynamic level shifter that control the charge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH3_CFLY_EN_CHG_D","IVM_DS_PH3_CFLY_EN_CHG_D","ivm.ds_ph3_cfly_en_chg_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:23","23","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY weak balance charge delayed enable (50 us).
Enable the logic control for the charge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH4_CFLY_SENSE_EN","IVM_DS_PH4_CFLY_SENSE_EN","ivm.ds_ph4_cfly_sense_en","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables CFLY AFE
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH4_CFLY_SENSE_EN_D","IVM_DS_PH4_CFLY_SENSE_EN_D","ivm.ds_ph4_cfly_sense_en_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:25","25","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY sense delayed enable (50 us delay)
Enable the logic control for the discharge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH4_CFLY_EN_CHG","IVM_DS_PH4_CFLY_EN_CHG","ivm.ds_ph4_cfly_en_chg","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:26","26","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY weak balance charge enable
Remove the reset for the dynamic level shifter that control the charge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH4_CFLY_EN_CHG_D","IVM_DS_PH4_CFLY_EN_CHG_D","ivm.ds_ph4_cfly_en_chg_d","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:27","27","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","CFLY weak balance charge delayed enable (50 us)
Enable the logic control for the charge part of the weak balance
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_REF_PDNB","IVM_DS_REF_PDNB","ivm.ds_ref_pdnb","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:28","28","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables bandgap power-up
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_LDO1P8_PDNB","IVM_DS_LDO1P8_PDNB","ivm.ds_ldo1p8_pdnb","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:29","29","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables VDDA_A power-up
0: Disable
1: Enable"
"IVM.REG_PWRUP0_RW.DS_PH13_INDCS_EN_BUF","IVM_DS_PH13_INDCS_EN_BUF","ivm.ds_ph13_indcs_en_buf","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:30","30","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable the refence tension at 0.7volt to measure ph13. If INDCS is enabled, ds_ph13_indcs_en_buf is HIGH"
"IVM.REG_PWRUP0_RW.DS_PH24_INDCS_EN_BUF","IVM_DS_PH24_INDCS_EN_BUF","ivm.ds_ph24_indcs_en_buf","IVM.REG_PWRUP0_RW","IVM_REG_PWRUP0_RW","ivm.reg_pwrup0_rw","0x220","32","0x0000_0000","0:31","31","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable the refence tension at 0.7volt to measure ph24. If INDCS is enabled, ds_ph24_indcs_en_buf is HIGH"
"IVM.REG_PWRUP1_RW.DS_PH1_DRV_EN","IVM_DS_PH1_DRV_EN","ivm.ds_ph1_drv_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables drive HiZ
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH1_DRV_EN_D","IVM_DS_PH1_DRV_EN_D","ivm.ds_ph1_drv_en_d","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Power driver delayed enable (50 us)         
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH1_DRV_BST_EN","IVM_DS_PH1_DRV_BST_EN","ivm.ds_ph1_drv_bst_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables pre charging of boostraps
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_PP_EN","IVM_DS_PH1_INDCS_PP_EN","ivm.ds_ph1_indcs_pp_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables inductor current sense
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_PP_EN_D","IVM_DS_PH1_INDCS_PP_EN_D","ivm.ds_ph1_indcs_pp_en_d","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","INDCS delayed enable (50 us delay)
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_EN_OCP","IVM_DS_PH1_INDCS_EN_OCP","ivm.ds_ph1_indcs_en_ocp","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_EN_ZC","IVM_DS_PH1_INDCS_EN_ZC","ivm.ds_ph1_indcs_en_zc","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable zero crossing circuit (current changes sign, current crosses zero)
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH1_INDCS_FORCE_AZ","IVM_DS_PH1_INDCS_FORCE_AZ","ivm.ds_ph1_indcs_force_az","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force auto-zero. Debug mode."
"IVM.REG_PWRUP1_RW.DS_PH2_DRV_EN","IVM_DS_PH2_DRV_EN","ivm.ds_ph2_drv_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables drive HiZ
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH2_DRV_EN_D","IVM_DS_PH2_DRV_EN_D","ivm.ds_ph2_drv_en_d","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Power driver delayed enable (50 us)         
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH2_DRV_BST_EN","IVM_DS_PH2_DRV_BST_EN","ivm.ds_ph2_drv_bst_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:10","10","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables pre charging of boostraps
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_PP_EN","IVM_DS_PH2_INDCS_PP_EN","ivm.ds_ph2_indcs_pp_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables inductor current sense
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_PP_EN_D","IVM_DS_PH2_INDCS_PP_EN_D","ivm.ds_ph2_indcs_pp_en_d","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","INDCS delayed enable (50 us delay)
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_EN_OCP","IVM_DS_PH2_INDCS_EN_OCP","ivm.ds_ph2_indcs_en_ocp","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_EN_ZC","IVM_DS_PH2_INDCS_EN_ZC","ivm.ds_ph2_indcs_en_zc","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable zero crossing circuit (current changes sign, current crosses zero)
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH2_INDCS_FORCE_AZ","IVM_DS_PH2_INDCS_FORCE_AZ","ivm.ds_ph2_indcs_force_az","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force auto-zero. Debug mode."
"IVM.REG_PWRUP1_RW.DS_PH3_DRV_EN","IVM_DS_PH3_DRV_EN","ivm.ds_ph3_drv_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables drive HiZ
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH3_DRV_EN_D","IVM_DS_PH3_DRV_EN_D","ivm.ds_ph3_drv_en_d","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:17","17","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Power driver delayed enable (50 us)         
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH3_DRV_BST_EN","IVM_DS_PH3_DRV_BST_EN","ivm.ds_ph3_drv_bst_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables pre charging of boostraps
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_PP_EN","IVM_DS_PH3_INDCS_PP_EN","ivm.ds_ph3_indcs_pp_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:19","19","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables inductor current sense
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_PP_EN_D","IVM_DS_PH3_INDCS_PP_EN_D","ivm.ds_ph3_indcs_pp_en_d","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:20","20","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","INDCS delayed enable (50 us delay)
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_EN_OCP","IVM_DS_PH3_INDCS_EN_OCP","ivm.ds_ph3_indcs_en_ocp","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:21","21","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_EN_ZC","IVM_DS_PH3_INDCS_EN_ZC","ivm.ds_ph3_indcs_en_zc","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:22","22","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable zero crossing circuit (current changes sign, current crosses zero)
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH3_INDCS_FORCE_AZ","IVM_DS_PH3_INDCS_FORCE_AZ","ivm.ds_ph3_indcs_force_az","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:23","23","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force auto-zero. Debug mode."
"IVM.REG_PWRUP1_RW.DS_PH4_DRV_EN","IVM_DS_PH4_DRV_EN","ivm.ds_ph4_drv_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables drive HiZ
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH4_DRV_EN_D","IVM_DS_PH4_DRV_EN_D","ivm.ds_ph4_drv_en_d","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:25","25","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Power driver delayed enable (50 us)         
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH4_DRV_BST_EN","IVM_DS_PH4_DRV_BST_EN","ivm.ds_ph4_drv_bst_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:26","26","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables pre charging of boostraps
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_PP_EN","IVM_DS_PH4_INDCS_PP_EN","ivm.ds_ph4_indcs_pp_en","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:27","27","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables inductor current sense
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_PP_EN_D","IVM_DS_PH4_INDCS_PP_EN_D","ivm.ds_ph4_indcs_pp_en_d","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:28","28","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","INDCS delayed enable (50 us delay)
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_EN_OCP","IVM_DS_PH4_INDCS_EN_OCP","ivm.ds_ph4_indcs_en_ocp","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:29","29","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_EN_ZC","IVM_DS_PH4_INDCS_EN_ZC","ivm.ds_ph4_indcs_en_zc","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:30","30","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable zero crossing circuit (current changes sign, current crosses zero)
0: Disable
1: Enable"
"IVM.REG_PWRUP1_RW.DS_PH4_INDCS_FORCE_AZ","IVM_DS_PH4_INDCS_FORCE_AZ","ivm.ds_ph4_indcs_force_az","IVM.REG_PWRUP1_RW","IVM_REG_PWRUP1_RW","ivm.reg_pwrup1_rw","0x224","32","0x0000_0000","0:31","31","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force auto-zero. Debug mode."
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_BST12_EN","IVM_DS_PH1_DRV_BST12_EN","ivm.ds_ph1_drv_bst12_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable precharging also for S1 and S2 boostrap since there is an option to prechrage only S3 boostrap.
Default is to precharge all three boostraps together."
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_BOOST_PRCHG_LSH_EN","IVM_DS_PH1_DRV_BOOST_PRCHG_LSH_EN","ivm.ds_ph1_drv_boost_prchg_lsh_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables level shifter for signal ds_drv_prchg_mode_sel"
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_BST12_EN","IVM_DS_PH2_DRV_BST12_EN","ivm.ds_ph2_drv_bst12_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable precharging also for S1 and S2 boostrap since there is an option to prechrage only S3 boostrap.
Default is to precharge all three boostraps together."
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_BOOST_PRCHG_LSH_EN","IVM_DS_PH2_DRV_BOOST_PRCHG_LSH_EN","ivm.ds_ph2_drv_boost_prchg_lsh_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables level shifter for signal ds_drv_prchg_mode_sel"
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_BST12_EN","IVM_DS_PH3_DRV_BST12_EN","ivm.ds_ph3_drv_bst12_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable precharging also for S1 and S2 boostrap since there is an option to prechrage only S3 boostrap.
Default is to precharge all three boostraps together."
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_BOOST_PRCHG_LSH_EN","IVM_DS_PH3_DRV_BOOST_PRCHG_LSH_EN","ivm.ds_ph3_drv_boost_prchg_lsh_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables level shifter for signal ds_drv_prchg_mode_sel"
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_BST12_EN","IVM_DS_PH4_DRV_BST12_EN","ivm.ds_ph4_drv_bst12_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable precharging also for S1 and S2 boostrap since there is an option to prechrage only S3 boostrap.
Default is to precharge all three boostraps together."
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_BOOST_PRCHG_LSH_EN","IVM_DS_PH4_DRV_BOOST_PRCHG_LSH_EN","ivm.ds_ph4_drv_boost_prchg_lsh_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enables level shifter for signal ds_drv_prchg_mode_sel"
"IVM.REG_PWRUP2_RW.DS_INDCS_BUCK_MODE","IVM_DS_INDCS_BUCK_MODE","ivm.ds_indcs_buck_mode","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:8","8","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Selecting modes for inductor current sense
0: boost mode
1: buck mode"
"IVM.REG_PWRUP2_RW.DS_DRV_PRCHG_MODE_SEL","IVM_DS_DRV_PRCHG_MODE_SEL","ivm.ds_drv_prchg_mode_sel","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable S1 and S2 boostrap precharging from vddcp for startup in boost mode"
"IVM.REG_PWRUP2_RW.TEMP_ENABLE","IVM_TEMP_ENABLE","ivm.temp_enable","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:10","10","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Tempmon Register Enable"
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_WPU_EN","IVM_DS_PH4_DRV_WPU_EN","ivm.ds_ph4_drv_wpu_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","select between S1 power FET and the weak pull-up nmos for soft cmid to vddsns connection"
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_WPU_EN","IVM_DS_PH3_DRV_WPU_EN","ivm.ds_ph3_drv_wpu_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","select between S1 power FET and the weak pull-up nmos for soft cmid to vddsns connection"
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_WPU_EN","IVM_DS_PH2_DRV_WPU_EN","ivm.ds_ph2_drv_wpu_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","select between S1 power FET and the weak pull-up nmos for soft cmid to vddsns connection"
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_WPU_EN","IVM_DS_PH1_DRV_WPU_EN","ivm.ds_ph1_drv_wpu_en","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","select between S1 power FET and the weak pull-up nmos for soft cmid to vddsns connection"
"IVM.REG_PWRUP2_RW.DS_PH4_INDCS_REPLICA_AON","IVM_DS_PH4_INDCS_REPLICA_AON","ivm.ds_ph4_indcs_replica_aon","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","ds_ph4_indcs_replica_aon keeps always enabled the indcs replica FET"
"IVM.REG_PWRUP2_RW.DS_PH3_INDCS_REPLICA_AON","IVM_DS_PH3_INDCS_REPLICA_AON","ivm.ds_ph3_indcs_replica_aon","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","ds_ph3_indcs_replica_aon keeps always enabled the indcs replica FET"
"IVM.REG_PWRUP2_RW.DS_PH2_INDCS_REPLICA_AON","IVM_DS_PH2_INDCS_REPLICA_AON","ivm.ds_ph2_indcs_replica_aon","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:17","17","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","ds_ph2_indcs_replica_aon keeps always enabled the indcs replica FET"
"IVM.REG_PWRUP2_RW.DS_PH1_INDCS_REPLICA_AON","IVM_DS_PH1_INDCS_REPLICA_AON","ivm.ds_ph1_indcs_replica_aon","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","ds_ph1_indcs_replica_aon keeps always enabled the indcs replica FET"
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_BST2_POR_BOOST","IVM_DS_PH1_DRV_BST2_POR_BOOST","ivm.ds_ph1_drv_bst2_por_boost","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:19","19","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_BST2_POR_BOOST","IVM_DS_PH2_DRV_BST2_POR_BOOST","ivm.ds_ph2_drv_bst2_por_boost","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:20","20","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_BST2_POR_BOOST","IVM_DS_PH3_DRV_BST2_POR_BOOST","ivm.ds_ph3_drv_bst2_por_boost","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:21","21","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_BST2_POR_BOOST","IVM_DS_PH4_DRV_BST2_POR_BOOST","ivm.ds_ph4_drv_bst2_por_boost","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:22","22","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"IVM.REG_PWRUP2_RW.DS_PH1_DRV_BST2_WPU","IVM_DS_PH1_DRV_BST2_WPU","ivm.ds_ph1_drv_bst2_wpu","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:23","23","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"IVM.REG_PWRUP2_RW.DS_PH2_DRV_BST2_WPU","IVM_DS_PH2_DRV_BST2_WPU","ivm.ds_ph2_drv_bst2_wpu","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"IVM.REG_PWRUP2_RW.DS_PH3_DRV_BST2_WPU","IVM_DS_PH3_DRV_BST2_WPU","ivm.ds_ph3_drv_bst2_wpu","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:25","25","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"IVM.REG_PWRUP2_RW.DS_PH4_DRV_BST2_WPU","IVM_DS_PH4_DRV_BST2_WPU","ivm.ds_ph4_drv_bst2_wpu","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:26","26","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"IVM.REG_PWRUP2_RW.DS_INDCS_CLR_OCP","IVM_DS_INDCS_CLR_OCP","ivm.ds_indcs_clr_ocp","IVM.REG_PWRUP2_RW","IVM_REG_PWRUP2_RW","ivm.reg_pwrup2_rw","0x228","32","0x0000_0100","0:27","27","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Clear ocp"
"IVM.REG_AON_RW.DS_AON_VDDSNS_OVP_SEL","IVM_DS_AON_VDDSNS_OVP_SEL","ivm.ds_aon_vddsns_ovp_sel","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:0,1:1,2:2,3:3","0","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Vddsns ovp selection.
Each bit representes a step of 0.05 V
0000:      4.4 V  (minimum voltage)
1010-1111: 5.15 V (maximum voltage)"
"IVM.REG_AON_RW.DS_AON_EN_VBUS_UVLO_B","IVM_DS_AON_EN_VBUS_UVLO_B","ivm.ds_aon_en_vbus_uvlo_b","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vbus uvlo comparator disable
Threshold associated with the comparator toggle is 4.2 +/-5%.
0: Enable
1: Disable"
"IVM.REG_AON_RW.DS_AON_EN_VDDSNS_UVLO_B","IVM_DS_AON_EN_VDDSNS_UVLO_B","ivm.ds_aon_en_vddsns_uvlo_b","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vddsns uvlo comparator disable 
Threshold fall associated with the comparator toggle is 2.8 +/-3%. 
Threshold rise associated with the comparator toggle is 3 +/-5%. 
0: Enable
1: Disable"
"IVM.REG_AON_RW.DS_AON_EN_VBUSVSVDD_B","IVM_DS_AON_EN_VBUSVSVDD_B","ivm.ds_aon_en_vbusvsvdd_b","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vbus vs vddsns comparator disable
Threshold fall associated with the comparator toggle is vddsns+50 mV (+100 mV)
Threshold rise associated with the comparator toggle is vddsns+10 mV (+150/-50 mV)  
0: Enable
1: Disable"
"IVM.REG_AON_RW.DS_AON_EN_VDDA_POR_B","IVM_DS_AON_EN_VDDA_POR_B","ivm.ds_aon_en_vdda_por_b","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vdda POR comparator disable
Threshold associated with the comparator toggle is 1.5 +/-5%.
0: Enable
1: Disable"
"IVM.REG_AON_RW.DS_AON_EN_VDDAON_POR_B","IVM_DS_AON_EN_VDDAON_POR_B","ivm.ds_aon_en_vddaon_por_b","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vddaon POR comparator disable 
Threshold associated with the comparator toggle is 2.2  +/-5%.
0: Enable
1: Disable"
"IVM.REG_AON_RW.DS_AON_EN_VDDD_POR_B","IVM_DS_AON_EN_VDDD_POR_B","ivm.ds_aon_en_vddd_por_b","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vddd POR comparator disable
Threshold associated with the comparator toggle is 0.9 +/-5%.
0: Enable
1: Disable"
"IVM.REG_AON_RW.DS_AON_EN_VDDHV_POR_B","IVM_DS_AON_EN_VDDHV_POR_B","ivm.ds_aon_en_vddhv_por_b","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:10","10","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vddhv POR comparator disable  
Threshold associated with the comparator toggle is 1.9 +/-5%.
0: Enable
1: Disable"
"IVM.REG_AON_RW.DS_AON_EN_VDDIO_POR_B","IVM_DS_AON_EN_VDDIO_POR_B","ivm.ds_aon_en_vddio_por_b","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vddio POR comparator disable.
Threshold associated with the comparator toggle is 1.5 +/-5%.
0: Enable
1: Disable"
"IVM.REG_AON_RW.DS_VMAINBG_HTOL","IVM_DS_VMAINBG_HTOL","ivm.ds_vmainbg_htol","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Voltage reference increase of 20% for HTOL."
"IVM.REG_AON_RW.DS_AON_VBUS_OVP_SEL","IVM_DS_AON_VBUS_OVP_SEL","ivm.ds_aon_vbus_ovp_sel","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:13,1:14","13","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Vbus ovp selection
00: 22   V
01: 22.4 V
10: 22.8 V
11: 23   V"
"IVM.REG_AON_RW.DS_AON_OSC_DIS","IVM_DS_AON_OSC_DIS","ivm.ds_aon_osc_dis","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Oscillator disable
0: oscillator enabled
1: oscillator disabled"
"IVM.REG_AON_RW.DS_AON_SPARE","IVM_DS_AON_SPARE","ivm.ds_aon_spare","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:16,1:17","16","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","AON spare bits"
"IVM.REG_AON_RW.DS_AON_EN_DUMMYLOAD","IVM_DS_AON_EN_DUMMYLOAD","ivm.ds_aon_en_dummyload","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:18,1:19","18","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Ldo dummy load enable.
Bit<0> for VBUS ldo
0: dummy load disabled
1: 2 uA load enabled
Bit<1> for VDDSNS ldo
0: dummy load disabled
1: 2 uA load enabled"
"IVM.REG_AON_RW.DS_AON_RSTB_MASK","IVM_DS_AON_RSTB_MASK","ivm.ds_aon_rstb_mask","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:20","20","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","In test mode, to avoid reset due to power supply falling below POR threshold.  
0: normal mode (def)
1: POR masked"
"IVM.REG_AON_RW.SPARE_R24","IVM_SPARE_R24","ivm.spare_r24","IVM.REG_AON_RW","IVM_REG_AON_RW","ivm.reg_aon_rw","0x230","32","0x0000_0000","0:21,1:22,2:23","21","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Spare register"
"IVM.REG_LDOS_RW.DS_LDO1P2_HIZ","IVM_DS_LDO1P2_HIZ","ivm.ds_ldo1p2_hiz","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","If IGH, it powers down LDO and places in an HighZ output state."
"IVM.REG_LDOS_RW.DS_LDO1P2_CLAMP_PDNB","IVM_DS_LDO1P2_CLAMP_PDNB","ivm.ds_ldo1p2_clamp_pdnb","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Clamp enable control
0: clamp is not enabled
0: clamp is enabled"
"IVM.REG_LDOS_RW.DS_LDO1P2_DIRECTDRIVE","IVM_DS_LDO1P2_DIRECTDRIVE","ivm.ds_ldo1p2_directdrive","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Not used"
"IVM.REG_LDOS_RW.DS_LDO1P2_START","IVM_DS_LDO1P2_START","ivm.ds_ldo1p2_start","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Provide extra current during start-up for stability (not used)"
"IVM.REG_LDOS_RW.DS_LDO1P2_LPWRBIAS","IVM_DS_LDO1P2_LPWRBIAS","ivm.ds_ldo1p2_lpwrbias","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Low power mode
1: Low power ON,
0: Low power OFF"
"IVM.REG_LDOS_RW.DS_LDO1P2_MODE2_RES","IVM_DS_LDO1P2_MODE2_RES","ivm.ds_ldo1p2_mode2_res","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Not used"
"IVM.REG_LDOS_RW.DS_LDO1P2_CLK_MISSING","IVM_DS_LDO1P2_CLK_MISSING","ivm.ds_ldo1p2_clk_missing","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Clock missing signal (not used)"
"IVM.REG_LDOS_RW.DS_LDO1P2_VIS_ENA","IVM_DS_LDO1P2_VIS_ENA","ivm.ds_ldo1p2_vis_ena","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Analog visibility enable"
"IVM.REG_LDOS_RW.SPARE_R28","IVM_SPARE_R28","ivm.spare_r28","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:8,1:9,2:10,3:11,4:12,5:13","8","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Spare"
"IVM.REG_LDOS_RW.DS_LDO1P2_BUF_CUR_2X","IVM_DS_LDO1P2_BUF_CUR_2X","ivm.ds_ldo1p2_buf_cur_2x","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Double the bias current for native NFET buffer
1: buffer_current 2x
0: buffer_current 1x"
"IVM.REG_LDOS_RW.DS_LDO1P2_AMP_2X_BIAS_B","IVM_DS_LDO1P2_AMP_2X_BIAS_B","ivm.ds_ldo1p2_amp_2x_bias_b","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Double the bias current for amp
1: amp_bias 1x
0: amp_bias 2x"
"IVM.REG_LDOS_RW.DS_LDO1P2_IBIAS_2X_B","IVM_DS_LDO1P2_IBIAS_2X_B","ivm.ds_ldo1p2_ibias_2x_b","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Double the bias current
1: ibias 1x
0: ibias 2x"
"IVM.REG_LDOS_RW.DS_LDO1P2_MODE2_SWITCH","IVM_DS_LDO1P2_MODE2_SWITCH","ivm.ds_ldo1p2_mode2_switch","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:17","17","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Soft start to normal mode switch
0: soft start
1: normal mode"
"IVM.REG_LDOS_RW.DS_LDO1P8_LOW_POW","IVM_DS_LDO1P8_LOW_POW","ivm.ds_ldo1p8_low_pow","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Cuts the operating current of the LDO in half when asserted. Note - doesn't change the load dependent current"
"IVM.REG_LDOS_RW.DS_LDO1P8_SHUNT","IVM_DS_LDO1P8_SHUNT","ivm.ds_ldo1p8_shunt","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:19","19","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Test mode to disable ldo shunt to allow external supply when VA ldo is forced off.
1b'1 dis"
"IVM.REG_LDOS_RW.DS_HVLDO_SPARE","IVM_DS_HVLDO_SPARE","ivm.ds_hvldo_spare","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:20,1:21,2:22","20","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","HVLDO spare registers"
"IVM.REG_LDOS_RW.DS_HVLDO_PROG","IVM_DS_HVLDO_PROG","ivm.ds_hvldo_prog","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:23,1:24,2:25,3:26","23","4","RW","0x8","0x8","Y","none","N","U4.0","N","internal: true","HVLDO output value programming bus, from 2.2 V to 3.6 V in 100 mV steps
0: 2.2 V
1: 2.3 V
2: 2.4 V
3: 2.5 V
4: 2.6 V
5: 2.7 V
6: 2.8 V
7: 2.9 V
8: 3   V (def)
9: 3.1 V 
10: 3.2 V
11: 3.3 V
12: 3.4 V
13: 3.5 V
14: 3.6 V
15: 3.6 V"
"IVM.REG_LDOS_RW.DS_HVLDO_DUMMYLOAD_EN","IVM_DS_HVLDO_DUMMYLOAD_EN","ivm.ds_hvldo_dummyload_en","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:27","27","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","HVLDO dummy load enable
0: Disable
1: Enable"
"IVM.REG_LDOS_RW.DS_HVLDO_DIS_CL","IVM_DS_HVLDO_DIS_CL","ivm.ds_hvldo_dis_cl","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:28","28","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","HVLDO current limiter disable"
"IVM.REG_LDOS_RW.DS_HVLDO_IBIAS_PROG","IVM_DS_HVLDO_IBIAS_PROG","ivm.ds_hvldo_ibias_prog","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:29,1:30","29","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","HVLDO bias current control
0: Default current
1: 0.5x current
2: 2x current
3: Default current"
"IVM.REG_LDOS_RW.DS_HVLDO_PULLDOWN_DISCH_DIS","IVM_DS_HVLDO_PULLDOWN_DISCH_DIS","ivm.ds_hvldo_pulldown_disch_dis","IVM.REG_LDOS_RW","IVM_REG_LDOS_RW","ivm.reg_ldos_rw","0x234","32","0x0400_0000","0:31","31","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","HVLDO pulldown discharge disable. If HIGH pulldown is disabled while HVLDO is turn off."
"IVM.REG_DCO_RW.DS_DCO_POLE_SHIFT","IVM_DS_DCO_POLE_SHIFT","ivm.ds_dco_pole_shift","IVM.REG_DCO_RW","IVM_REG_DCO_RW","ivm.reg_dco_rw","0x238","32","0x0000_4800","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","DCO pole shift"
"IVM.REG_DCO_RW.DS_DCO_CTRL_LSB","IVM_DS_DCO_CTRL_LSB","ivm.ds_dco_ctrl_lsb","IVM.REG_DCO_RW","IVM_REG_DCO_RW","ivm.reg_dco_rw","0x238","32","0x0000_4800","0:2,1:3,2:4,3:5,4:6,5:7,6:8,7:9","2","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true","DCO lsb control"
"IVM.REG_DCO_RW.DS_DCO_CTRL","IVM_DS_DCO_CTRL","ivm.ds_dco_ctrl","IVM.REG_DCO_RW","IVM_REG_DCO_RW","ivm.reg_dco_rw","0x238","32","0x0000_4800","0:10,1:11,2:12,3:13,4:14,5:15","10","6","RW","0x12","0x12","Y","none","N","U6.0","N","internal: true","DCO control"
"IVM.REG_DCO_RW.DS_DCO_KVCO_TUNE","IVM_DS_DCO_KVCO_TUNE","ivm.ds_dco_kvco_tune","IVM.REG_DCO_RW","IVM_REG_DCO_RW","ivm.reg_dco_rw","0x238","32","0x0000_4800","0:16,1:17","16","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","DCO gain"
"IVM.REG_DCO_RW.DS_DCO_STEER_PDNB","IVM_DS_DCO_STEER_PDNB","ivm.ds_dco_steer_pdnb","IVM.REG_DCO_RW","IVM_REG_DCO_RW","ivm.reg_dco_rw","0x238","32","0x0000_4800","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Current steer mode enable"
"IVM.REG_DCO_RW.SPARE_R2C","IVM_SPARE_R2C","ivm.spare_r2c","IVM.REG_DCO_RW","IVM_REG_DCO_RW","ivm.reg_dco_rw","0x238","32","0x0000_4800","0:19,1:20,2:21,3:22,4:23","19","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Spare"
"IVM.REG_CFLY_RW.DS_CFLY_CURR","IVM_DS_CFLY_CURR","ivm.ds_cfly_curr","IVM.REG_CFLY_RW","IVM_REG_CFLY_RW","ivm.reg_cfly_rw","0x23C","32","0x0000_002A","0:0,1:1","0","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true","Select the current mirror option                                                                             
00: 4/5 uA                                                                                              
01: 4/3 uA                                                                                              
10: 1 uA (def)                                                                                          
11: 2 uA"
"IVM.REG_CFLY_RW.DS_CFLY_CHG_SEL","IVM_DS_CFLY_CHG_SEL","ivm.ds_cfly_chg_sel","IVM.REG_CFLY_RW","IVM_REG_CFLY_RW","ivm.reg_cfly_rw","0x23C","32","0x0000_002A","0:2,1:3","2","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true","Select the charging current for CFLY
2'b0x:  50 mA 
2'b10: 100 mA (def)
2'b11: 150 mA"
"IVM.REG_CFLY_RW.DS_CFLY_DISCHG_SEL","IVM_DS_CFLY_DISCHG_SEL","ivm.ds_cfly_dischg_sel","IVM.REG_CFLY_RW","IVM_REG_CFLY_RW","ivm.reg_cfly_rw","0x23C","32","0x0000_002A","0:4,1:5","4","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true","Select the discharging current for CFLY
2'b0x:  50 mA 
2'b10: 100 mA (def)
2'b11: 150 mA"
"IVM.REG_CFLY_RW.DS_CFLY_LSH_PULSE_SEL","IVM_DS_CFLY_LSH_PULSE_SEL","ivm.ds_cfly_lsh_pulse_sel","IVM.REG_CFLY_RW","IVM_REG_CFLY_RW","ivm.reg_cfly_rw","0x23C","32","0x0000_002A","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Dynamic level shifters delay control.
Selects how long the current pulse for level shifters lasts.
0: 6 ns (def)
1: 3 ns"
"IVM.REG_CFLY_RW.SPARE_R30","IVM_SPARE_R30","ivm.spare_r30","IVM.REG_CFLY_RW","IVM_REG_CFLY_RW","ivm.reg_cfly_rw","0x23C","32","0x0000_002A","0:7,1:8,2:9,3:10,4:11,5:12,6:13,7:14,8:15","7","9","RW","0x000","0x000","Y","none","N","U9.0","N","internal: true","Spare"
"IVM.REG_DRV_INDCS_RW.DS_DRV_SLEW","IVM_DS_DRV_SLEW","ivm.ds_drv_slew","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Programming bits for slew rate control
0: 3 V/ns
1: 6 V/ns
2: 9 V/ns
3: 12 V/ns"
"IVM.REG_DRV_INDCS_RW.DS_DRV_LSH_PULSE_SEL","IVM_DS_DRV_LSH_PULSE_SEL","ivm.ds_drv_lsh_pulse_sel","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Selects how long the current pulse for level shifters lasts
0: 6 ns
1: 3 ns"
"IVM.REG_DRV_INDCS_RW.DS_DRV_OC_MASK","IVM_DS_DRV_OC_MASK","ivm.ds_drv_oc_mask","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","ds_drv_oc_mask masks the over current signal in case of the over current circuit should not work."
"IVM.REG_DRV_INDCS_RW.SPARE_R34","IVM_SPARE_R34","ivm.spare_r34","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:5,1:6,2:7,3:8,4:9,5:10","5","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Spare"
"IVM.REG_DRV_INDCS_RW.DS_PH1_INDCS_PROG_OCP","IVM_DS_PH1_INDCS_PROG_OCP","ivm.ds_ph1_indcs_prog_ocp","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:11,1:12,2:13","11","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true","Programmable ocp threshold:
if buck mode is enabled 000: +5 A
if buck mode is enabled 001: +5.5 A
if buck mode is enabled 010: +6 A
if buck mode is enabled 011: +6.5 A
if buck mode is enabled 100: +7 A
if buck mode is enabled 101: +1 A
if buck mode is enabled 110: +1 A
if buck mode is enabled 111: +5 A
if buck mode is disabled 000: -5 A
if buck mode is disabled 001: -5.5 A
if buck mode is disabled 010: -6 A
if buck mode is disabled 011: -6.5 A
if buck mode is disabled 100: -7 A
if buck mode is disabled 101: -1 A
if buck mode is disabled 110: -1 A
if buck mode is disabled 111: -5 A"
"IVM.REG_DRV_INDCS_RW.DS_PH2_INDCS_PROG_OCP","IVM_DS_PH2_INDCS_PROG_OCP","ivm.ds_ph2_indcs_prog_ocp","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:14,1:15,2:16","14","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true","Programmable ocp threshold:
if buck mode is enabled 000: +5 A
if buck mode is enabled 001: +5.5 A
if buck mode is enabled 010: +6 A
if buck mode is enabled 011: +6.5 A
if buck mode is enabled 100: +7 A
if buck mode is enabled 101: +1 A
if buck mode is enabled 110: +1 A
if buck mode is enabled 111: +5 A
if buck mode is disabled 000: -5 A
if buck mode is disabled 001: -5.5 A
if buck mode is disabled 010: -6 A
if buck mode is disabled 011: -6.5 A
if buck mode is disabled 100: -7 A
if buck mode is disabled 101: -1 A
if buck mode is disabled 110: -1 A
if buck mode is disabled 111: -5 A"
"IVM.REG_DRV_INDCS_RW.DS_PH3_INDCS_PROG_OCP","IVM_DS_PH3_INDCS_PROG_OCP","ivm.ds_ph3_indcs_prog_ocp","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:17,1:18,2:19","17","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true","Programmable ocp threshold:
if buck mode is enabled 000: +5 A
if buck mode is enabled 001: +5.5 A
if buck mode is enabled 010: +6 A
if buck mode is enabled 011: +6.5 A
if buck mode is enabled 100: +7 A
if buck mode is enabled 101: +1 A
if buck mode is enabled 110: +1 A
if buck mode is enabled 111: +5 A
if buck mode is disabled 000: -5 A
if buck mode is disabled 001: -5.5 A
if buck mode is disabled 010: -6 A
if buck mode is disabled 011: -6.5 A
if buck mode is disabled 100: -7 A
if buck mode is disabled 101: -1 A
if buck mode is disabled 110: -1 A
if buck mode is disabled 111: -5 A"
"IVM.REG_DRV_INDCS_RW.DS_PH4_INDCS_PROG_OCP","IVM_DS_PH4_INDCS_PROG_OCP","ivm.ds_ph4_indcs_prog_ocp","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:20,1:21,2:22","20","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true","Programmable ocp threshold:  
if buck mode is enabled 000: +5 A
if buck mode is enabled 001: +5.5 A
if buck mode is enabled 010: +6 A
if buck mode is enabled 011: +6.5 A
if buck mode is enabled 100: +7 A
if buck mode is enabled 101: +1 A
if buck mode is enabled 110: +1 A
if buck mode is enabled 111: +5 A
if buck mode is disabled 000: -5 A
if buck mode is disabled 001: -5.5 A
if buck mode is disabled 010: -6 A
if buck mode is disabled 011: -6.5 A
if buck mode is disabled 100: -7 A
if buck mode is disabled 101: -1 A
if buck mode is disabled 110: -1 A
if buck mode is disabled 111: -5 A"
"IVM.REG_DRV_INDCS_RW.DS_INDCS_PP_SEL","IVM_DS_INDCS_PP_SEL","ivm.ds_indcs_pp_sel","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:23,1:24","23","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Selecting clocks for inductor current sense
00: 20 kHz (def)
01: 10 kHz 
10:  1 kHz
11: 500 Hz"
"IVM.REG_DRV_INDCS_RW.DS_INDCS_SAMPLE_DELAY","IVM_DS_INDCS_SAMPLE_DELAY","ivm.ds_indcs_sample_delay","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:26","26","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Set period of the initial sampling of the current signal
0: 20 ns (def)
1: 24 ns"
"IVM.REG_DRV_INDCS_RW.DS_INDCS_LSH_SEL_LOW_PULSE","IVM_DS_INDCS_LSH_SEL_LOW_PULSE","ivm.ds_indcs_lsh_sel_low_pulse","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:27","27","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Set delay for level shifters high voltage
0: 6 ns (def)
1: 3 ns"
"IVM.REG_DRV_INDCS_RW.DS_INDCS_ZC_DEG","IVM_DS_INDCS_ZC_DEG","ivm.ds_indcs_zc_deg","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:28","28","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Zero crossing deglitch. If HIGH a delay is added on the zero crossing output.
0: 0 ns (def)
1: 7 ns"
"IVM.REG_DRV_INDCS_RW.IL_ZC_DET_SEL","IVM_IL_ZC_DET_SEL","ivm.il_zc_det_sel","IVM.REG_DRV_INDCS_RW","IVM_REG_DRV_INDCS_RW","ivm.reg_drv_indcs_rw","0x240","32","0x0024_9000","0:30,1:31","30","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Selects which phases to send to IL_ZC_DET pad
0: ph1
1: ph2
2: ph3
3: ph4"
"IVM.REG_DRV_RW.DS_PH1_DRV_SPARE","IVM_DS_PH1_DRV_SPARE","ivm.ds_ph1_drv_spare","IVM.REG_DRV_RW","IVM_REG_DRV_RW","ivm.reg_drv_rw","0x244","32","0x0000_0000","0:12,1:13,2:14,3:15,4:16","12","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Driver spare bits"
"IVM.REG_DRV_RW.DS_PH2_DRV_SPARE","IVM_DS_PH2_DRV_SPARE","ivm.ds_ph2_drv_spare","IVM.REG_DRV_RW","IVM_REG_DRV_RW","ivm.reg_drv_rw","0x244","32","0x0000_0000","0:17,1:18,2:19,3:20,4:21","17","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Driver spare bits"
"IVM.REG_DRV_RW.DS_PH3_DRV_SPARE","IVM_DS_PH3_DRV_SPARE","ivm.ds_ph3_drv_spare","IVM.REG_DRV_RW","IVM_REG_DRV_RW","ivm.reg_drv_rw","0x244","32","0x0000_0000","0:22,1:23,2:24,3:25,4:26","22","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Driver spare bits"
"IVM.REG_DRV_RW.DS_PH4_DRV_SPARE","IVM_DS_PH4_DRV_SPARE","ivm.ds_ph4_drv_spare","IVM.REG_DRV_RW","IVM_REG_DRV_RW","ivm.reg_drv_rw","0x244","32","0x0000_0000","0:27,1:28,2:29,3:30,4:31","27","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Driver spare bits"
"IVM.REG_VBG_THERMAL_RW.DS_REF_LOWPOWERB","IVM_DS_REF_LOWPOWERB","ivm.ds_ref_lowpowerb","IVM.REG_VBG_THERMAL_RW","IVM_REG_VBG_THERMAL_RW","ivm.reg_vbg_thermal_rw","0x248","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","VA BAND GAP Register
Unused spare input level shifter"
"IVM.REG_VBG_THERMAL_RW.DD_REF_CHP_LATCH","IVM_DD_REF_CHP_LATCH","ivm.dd_ref_chp_latch","IVM.REG_VBG_THERMAL_RW","IVM_REG_VBG_THERMAL_RW","ivm.reg_vbg_thermal_rw","0x248","32","0x0000_0000","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","VA BAND GAP Register
Unused spare input level shifter"
"IVM.REG_VBG_THERMAL_RW.DD_REF_CHP","IVM_DD_REF_CHP","ivm.dd_ref_chp","IVM.REG_VBG_THERMAL_RW","IVM_REG_VBG_THERMAL_RW","ivm.reg_vbg_thermal_rw","0x248","32","0x0000_0000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Can be used to flip the bandgap amp for offset debug"
"IVM.REG_VBG_THERMAL_RW.DS_REF_CHP_EN","IVM_DS_REF_CHP_EN","ivm.ds_ref_chp_en","IVM.REG_VBG_THERMAL_RW","IVM_REG_VBG_THERMAL_RW","ivm.reg_vbg_thermal_rw","0x248","32","0x0000_0000","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Swaps bandgap amp input devices to a smaller pair for offset debug"
"IVM.REG_VBG_THERMAL_RW.DS_REF_PROG_ISNS","IVM_DS_REF_PROG_ISNS","ivm.ds_ref_prog_isns","IVM.REG_VBG_THERMAL_RW","IVM_REG_VBG_THERMAL_RW","ivm.reg_vbg_thermal_rw","0x248","32","0x0000_0000","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","VA BAND GAP Register
When X1 increases iref 25% to isns adc voltage regulator reference"
"IVM.REG_VBG_THERMAL_RW.DS_REF_PROG_VCELL","IVM_DS_REF_PROG_VCELL","ivm.ds_ref_prog_vcell","IVM.REG_VBG_THERMAL_RW","IVM_REG_VBG_THERMAL_RW","ivm.reg_vbg_thermal_rw","0x248","32","0x0000_0000","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","VA BAND GAP Register
When X1 increases iref 25% to vcell adc voltage regulator reference"
"IVM.REG_VBG_THERMAL_RW.DS_REF_PROG_VSNS","IVM_DS_REF_PROG_VSNS","ivm.ds_ref_prog_vsns","IVM.REG_VBG_THERMAL_RW","IVM_REG_VBG_THERMAL_RW","ivm.reg_vbg_thermal_rw","0x248","32","0x0000_0000","0:8,1:9","8","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","VA BAND GAP Register
When X1, increases iref 25% to vsns adc voltage regulator reference"
"IVM.REG_VBG_THERMAL_RW.SPARE_R3C","IVM_SPARE_R3C","ivm.spare_r3c","IVM.REG_VBG_THERMAL_RW","IVM_REG_VBG_THERMAL_RW","ivm.reg_vbg_thermal_rw","0x248","32","0x0000_0000","0:10,1:11,2:12,3:13,4:14,5:15","10","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Spare"
"IVM.REG_IFET_RW.DS_NEGCP_SEL","IVM_DS_NEGCP_SEL","ivm.ds_negcp_sel","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Selecting clocks for negcp
00: clk_negcp = 200 kHz (def)
01: clk_negcp = 400 kHz
10: clk_negcp = 800 kHz
11: clk_negcp = 100 kHz"
"IVM.REG_IFET_RW.DS_NEGCP_PU_DIS","IVM_DS_NEGCP_PU_DIS","ivm.ds_negcp_pu_dis","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Set high to disable the discharge path for cpn_out"
"IVM.REG_IFET_RW.DS_NEGCP_EN_SOFTSTART","IVM_DS_NEGCP_EN_SOFTSTART","ivm.ds_negcp_en_softstart","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable soft start for negative charge pump"
"IVM.REG_IFET_RW.IFET_CP_NUM_TCK","IVM_IFET_CP_NUM_TCK","ivm.ifet_cp_num_tck","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Select how many clk_ifet_cp count for genertaring a tick:
0: 32 clock cycles
1: 64 clock cycles"
"IVM.REG_IFET_RW.DS_IFET_SPARE","IVM_DS_IFET_SPARE","ivm.ds_ifet_spare","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Ifet spare bits"
"IVM.REG_IFET_RW.DS_IFET_CP_SS_MODE","IVM_DS_IFET_CP_SS_MODE","ivm.ds_ifet_cp_ss_mode","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","0: Cfly can be charged when cp off
1: Cfly is not charged when cp is off"
"IVM.REG_IFET_RW.DS_IFET_CP_LS_PULSE_SET","IVM_DS_IFET_CP_LS_PULSE_SET","ivm.ds_ifet_cp_ls_pulse_set","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Sets charge pump level shifters pulse duration. 
0: maximum
1: minimum"
"IVM.REG_IFET_RW.DS_IFET_CP_LEAKAGE_DIS","IVM_DS_IFET_CP_LEAKAGE_DIS","ivm.ds_ifet_cp_leakage_dis","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:10","10","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Currently not used anymore"
"IVM.REG_IFET_RW.DS_IFET_CP_DISOVER_SET","IVM_DS_IFET_CP_DISOVER_SET","ivm.ds_ifet_cp_disover_set","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Sets charge pump dioverlap phases. 
0: maximum disoverlap (8 ns)
1: minimum disoverlap (4 ns)"
"IVM.REG_IFET_RW.DS_IFET_VDDAON_OFF_DIS","IVM_DS_IFET_VDDAON_OFF_DIS","ivm.ds_ifet_vddaon_off_dis","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vddaon domain power down disable."
"IVM.REG_IFET_RW.DS_IFET_CP_SS_SET","IVM_DS_IFET_CP_SS_SET","ivm.ds_ifet_cp_ss_set","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:13,1:14","13","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Charge pump soft start control
00: 1 uA (def)
01: 2 uA
10: 3 uA
11: 4 uA TBC"
"IVM.REG_IFET_RW.SPARE0_R40","IVM_SPARE0_R40","ivm.spare0_r40","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:15,1:16,2:17,3:18","15","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Spare bits"
"IVM.REG_IFET_RW.DS_IFET_CP_SEL","IVM_DS_IFET_CP_SEL","ivm.ds_ifet_cp_sel","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:19,1:20","19","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Selecting clocks for pos cp
00: 200 kHz (def)
01: 400 kHz
10: 800 kHz
11: 100 kHz"
"IVM.REG_IFET_RW.DS_IFET_IUP_SET","IVM_DS_IFET_IUP_SET","ivm.ds_ifet_iup_set","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:21,1:22","21","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","IFET pullup current setting
00: 1 uA (def)
01: 2 uA
10: 3 uA
11: 4 uA"
"IVM.REG_IFET_RW.DS_IFET_IBUS_SEL","IVM_DS_IFET_IBUS_SEL","ivm.ds_ifet_ibus_sel","IVM.REG_IFET_RW","IVM_REG_IFET_RW","ivm.reg_ifet_rw","0x24C","32","0x0000_0000","0:23,1:24","23","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Selecting clocks for ibus sense
00:  20 kHz (def)
01:  10 kHz
10:   1 kHz
11: 500 Hz"
"IVM.REG_TRIM0_RW.DS_AON_VBUS_OVP_TRIM","IVM_DS_AON_VBUS_OVP_TRIM","ivm.ds_aon_vbus_ovp_trim","IVM.REG_TRIM0_RW","IVM_REG_TRIM0_RW","ivm.reg_trim0_rw","0x254","32","0x0000_0000","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Vbus ovp trimming
011: max positive correction
000: no correction
100: max negative correction"
"IVM.REG_TRIM0_RW.DS_VREF0P6_TRIM","IVM_DS_VREF0P6_TRIM","ivm.ds_vref0p6_trim","IVM.REG_TRIM0_RW","IVM_REG_TRIM0_RW","ivm.reg_trim0_rw","0x254","32","0x0000_0000","0:3,1:4,2:5,3:6,4:7","3","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","0.6 V reference trimming. For comparators."
"IVM.REG_TRIM0_RW.DS_VREF_VBUSLDO_TRIM","IVM_DS_VREF_VBUSLDO_TRIM","ivm.ds_vref_vbusldo_trim","IVM.REG_TRIM0_RW","IVM_REG_TRIM0_RW","ivm.reg_trim0_rw","0x254","32","0x0000_0000","0:8,1:9,2:10,3:11,4:12","8","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Vbus ldo reference trimming."
"IVM.REG_TRIM0_RW.DS_VMAINBG_TRIM","IVM_DS_VMAINBG_TRIM","ivm.ds_vmainbg_trim","IVM.REG_TRIM0_RW","IVM_REG_TRIM0_RW","ivm.reg_trim0_rw","0x254","32","0x0000_0000","0:13,1:14,2:15,3:16,4:17","13","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Main bandgap trimming. For hvldo and VA_LDO"
"IVM.REG_TRIM0_RW.DS_AON_VDDSNS_OVP_TRIM","IVM_DS_AON_VDDSNS_OVP_TRIM","ivm.ds_aon_vddsns_ovp_trim","IVM.REG_TRIM0_RW","IVM_REG_TRIM0_RW","ivm.reg_trim0_rw","0x254","32","0x0000_0000","0:18,1:19,2:20,3:21","18","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Vddsns ovp trimming
0111: max positive correction
0000: no correction
1000: max negative correction"
"IVM.REG_TRIM0_RW.DS_DCO_FREQ_CAL_TRIM","IVM_DS_DCO_FREQ_CAL_TRIM","ivm.ds_dco_freq_cal_trim","IVM.REG_TRIM0_RW","IVM_REG_TRIM0_RW","ivm.reg_trim0_rw","0x254","32","0x0000_0000","0:22,1:23","22","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","DCO frequency calibration"
"IVM.REG_TRIM1_RW.DS_REF_TEMPCO_TRIM","IVM_DS_REF_TEMPCO_TRIM","ivm.ds_ref_tempco_trim","IVM.REG_TRIM1_RW","IVM_REG_TRIM1_RW","ivm.reg_trim1_rw","0x258","32","0x54BC_0000","0:0,1:1,2:2,3:3,4:4,5:5","0","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Ptat trim for the bandgap, +/-3.7% in 0.116% steps at 25C, +/-150ppm/C in 4.69ppm/C steps"
"IVM.REG_TRIM1_RW.DS_REF_TRIM","IVM_DS_REF_TRIM","ivm.ds_ref_trim","IVM.REG_TRIM1_RW","IVM_REG_TRIM1_RW","ivm.reg_trim1_rw","0x258","32","0x54BC_0000","0:6,1:7,2:8,3:9","6","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Trim for Ibias, -43.75% to +50% in steps of 6.25%"
"IVM.REG_TRIM1_RW.SPARE_R54","IVM_SPARE_R54","ivm.spare_r54","IVM.REG_TRIM1_RW","IVM_REG_TRIM1_RW","ivm.reg_trim1_rw","0x258","32","0x54BC_0000","0:10,1:11,2:12,3:13,4:14,5:15","10","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Spare"
"IVM.REG_TRIM1_RW.TEMP_ERROR_THLD","IVM_TEMP_ERROR_THLD","ivm.temp_error_thld","IVM.REG_TRIM1_RW","IVM_REG_TRIM1_RW","ivm.reg_trim1_rw","0x258","32","0x54BC_0000","0:16,1:17","16","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Trims for Tempmon_subsys"
"IVM.REG_TRIM1_RW.TEMP_GAIN_OTP_VAL","IVM_TEMP_GAIN_OTP_VAL","ivm.temp_gain_otp_val","IVM.REG_TRIM1_RW","IVM_REG_TRIM1_RW","ivm.reg_trim1_rw","0x258","32","0x54BC_0000","0:18,1:19,2:20,3:21,4:22","18","5","RW","0x0F","0x0F","Y","none","N","U5.0","N","internal: true","Trims for Tempmon_subsys"
"IVM.REG_TRIM1_RW.TEMP_OFFSET_OTP_VAL","IVM_TEMP_OFFSET_OTP_VAL","ivm.temp_offset_otp_val","IVM.REG_TRIM1_RW","IVM_REG_TRIM1_RW","ivm.reg_trim1_rw","0x258","32","0x54BC_0000","0:23,1:24,2:25,3:26,4:27,5:28,6:29,7:30,8:31","23","9","RW","0x0A9","0x0A9","Y","none","N","U9.0","N","internal: true","Trims for Tempmon_subsys"
"IVM.REG_TRIM2_RW.DS_LDO1P2_RZERO1_TRIM_B","IVM_DS_LDO1P2_RZERO1_TRIM_B","ivm.ds_ldo1p2_rzero1_trim_b","IVM.REG_TRIM2_RW","IVM_REG_TRIM2_RW","ivm.reg_trim2_rw","0x25C","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Not used"
"IVM.REG_TRIM2_RW.DS_LDO1P2_MODE2_XTOR","IVM_DS_LDO1P2_MODE2_XTOR","ivm.ds_ldo1p2_mode2_xtor","IVM.REG_TRIM2_RW","IVM_REG_TRIM2_RW","ivm.reg_trim2_rw","0x25C","32","0x0000_0000","0:1,1:2,2:3,3:4,4:5,5:6,6:7","1","7","RW","0x00","0x00","Y","none","N","U7.0","N","internal: true","Trim the size of the output PFET"
"IVM.REG_TRIM2_RW.DS_LDO1P2_COMP_VREF_TRIM","IVM_DS_LDO1P2_COMP_VREF_TRIM","ivm.ds_ldo1p2_comp_vref_trim","IVM.REG_TRIM2_RW","IVM_REG_TRIM2_RW","ivm.reg_trim2_rw","0x25C","32","0x0000_0000","0:8,1:9,2:10","8","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Trim comparator reference voltage"
"IVM.REG_TRIM2_RW.DS_LDO1P2_COMP_TRIM_HYS","IVM_DS_LDO1P2_COMP_TRIM_HYS","ivm.ds_ldo1p2_comp_trim_hys","IVM.REG_TRIM2_RW","IVM_REG_TRIM2_RW","ivm.reg_trim2_rw","0x25C","32","0x0000_0000","0:11,1:12,2:13","11","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Trim comparator hysteresis"
"IVM.REG_TRIM2_RW.DS_LDO1P2_VREF_TRIM","IVM_DS_LDO1P2_VREF_TRIM","ivm.ds_ldo1p2_vref_trim","IVM.REG_TRIM2_RW","IVM_REG_TRIM2_RW","ivm.reg_trim2_rw","0x25C","32","0x0000_0000","0:14,1:15,2:16,3:17,4:18,5:19","14","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trim VDDD voltage"
"IVM.REG_TRIM3_RW.DS_PH4_INDCS_TRIM_GAIN_S4","IVM_DS_PH4_INDCS_TRIM_GAIN_S4","ivm.ds_ph4_indcs_trim_gain_s4","IVM.REG_TRIM3_RW","IVM_REG_TRIM3_RW","ivm.reg_trim3_rw","0x260","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5","0","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011101: +29%                              111101: -29%
011110: +30%                              111110: -30%
011111: +31%                              111111: -31%"
"IVM.REG_TRIM3_RW.DS_PH4_INDCS_TRIM_GAIN_S1","IVM_DS_PH4_INDCS_TRIM_GAIN_S1","ivm.ds_ph4_indcs_trim_gain_s1","IVM.REG_TRIM3_RW","IVM_REG_TRIM3_RW","ivm.reg_trim3_rw","0x260","32","0x0000_0000","0:6,1:7,2:8,3:9,4:10,5:11","6","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...
011111: +31%                              111111: -31%"
"IVM.REG_TRIM3_RW.DS_PH4_INDCS_MIR_TRIM_S4","IVM_DS_PH4_INDCS_MIR_TRIM_S4","ivm.ds_ph4_indcs_mir_trim_s4","IVM.REG_TRIM3_RW","IVM_REG_TRIM3_RW","ivm.reg_trim3_rw","0x260","32","0x0000_0000","0:12,1:13,2:14,3:15,4:16","12","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%"
"IVM.REG_TRIM3_RW.DS_PH4_INDCS_MIR_TRIM_S1","IVM_DS_PH4_INDCS_MIR_TRIM_S1","ivm.ds_ph4_indcs_mir_trim_s1","IVM.REG_TRIM3_RW","IVM_REG_TRIM3_RW","ivm.reg_trim3_rw","0x260","32","0x0000_0000","0:17,1:18,2:19,3:20,4:21","17","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%"
"IVM.REG_TRIM3_RW.SPARE_R5C","IVM_SPARE_R5C","ivm.spare_r5c","IVM.REG_TRIM3_RW","IVM_REG_TRIM3_RW","ivm.reg_trim3_rw","0x260","32","0x0000_0000","0:22,1:23,2:24,3:25","22","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Spare"
"IVM.REG_TRIM3_RW.DS_PH24_INDCS_TRIM_BUF","IVM_DS_PH24_INDCS_TRIM_BUF","ivm.ds_ph24_indcs_trim_buf","IVM.REG_TRIM3_RW","IVM_REG_TRIM3_RW","ivm.reg_trim3_rw","0x260","32","0x0000_0000","0:26,1:27,2:28","26","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Trimming buffer of 0v7
000: 700 mV
001: 707.6 mV
010: 715.2 mV
011: 722.8 mV
100: 700 mV
101: 692.4 mV
110: 684.8 mV
111: 677.2 mV"
"IVM.REG_TRIM3_RW.DS_PH13_INDCS_TRIM_BUF","IVM_DS_PH13_INDCS_TRIM_BUF","ivm.ds_ph13_indcs_trim_buf","IVM.REG_TRIM3_RW","IVM_REG_TRIM3_RW","ivm.reg_trim3_rw","0x260","32","0x0000_0000","0:29,1:30,2:31","29","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Trimming buffer of 0v7
000: 700 mV
001: 707.6 mV
010: 715.2 mV
011: 722.8 mV
100: 700 mV
101: 692.4 mV
110: 684.8 mV
111: 677.2 mV"
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_FINE_ZC_S4","IVM_DS_PH4_INDCS_TRIM_FINE_ZC_S4","ivm.ds_ph4_indcs_trim_fine_zc_s4","IVM.REG_TRIM4_RW","IVM_REG_TRIM4_RW","ivm.reg_trim4_rw","0x264","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4","0","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming fine of zero crossing threshold of s4"
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_FINE_ZC_S1","IVM_DS_PH4_INDCS_TRIM_FINE_ZC_S1","ivm.ds_ph4_indcs_trim_fine_zc_s1","IVM.REG_TRIM4_RW","IVM_REG_TRIM4_RW","ivm.reg_trim4_rw","0x264","32","0x0000_0000","0:5,1:6,2:7,3:8,4:9","5","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming fine of zero crossing threshold of s1
100 nA*4*40320 = 16.12 mA typ
00000: 0 nA                                  10000: 0 nA
00001: +100 nA                               10001: -100 nA
00010: +200 nA                               10001: -200 nA
00011: +300 nA                               10011: -300 nA
00100: +400 nA                               10100: -400 nA
00101: +500 nA                               10101: -500 nA
00110: +600 nA                               10110: -600 nA
00111: +700 nA                               10111: -700 nA
01000: +800 nA                               11000: -800 nA
01001: +900 nA                               11001: -900 nA
01010: +1000 nA                              11010: -1000 nA
01011: +1100 nA                              11011: -1100 nA
01100: +1200 nA                              11100: -1200 nA
01101: +1300 nA                              11101: -1300 nA
01110: +1400 nA                              11110: -1400 nA
01111: +1500 nA                              11111: -1500 nA"
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_ZC_S4","IVM_DS_PH4_INDCS_TRIM_ZC_S4","ivm.ds_ph4_indcs_trim_zc_s4","IVM.REG_TRIM4_RW","IVM_REG_TRIM4_RW","ivm.reg_trim4_rw","0x264","32","0x0000_0000","0:10,1:11,2:12,3:13,4:14,5:15","10","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA"
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_ZC_S1","IVM_DS_PH4_INDCS_TRIM_ZC_S1","ivm.ds_ph4_indcs_trim_zc_s1","IVM.REG_TRIM4_RW","IVM_REG_TRIM4_RW","ivm.reg_trim4_rw","0x264","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20,5:21","16","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                                110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA"
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_OFFSET_S4","IVM_DS_PH4_INDCS_TRIM_OFFSET_S4","ivm.ds_ph4_indcs_trim_offset_s4","IVM.REG_TRIM4_RW","IVM_REG_TRIM4_RW","ivm.reg_trim4_rw","0x264","32","0x0000_0000","0:22,1:23,2:24,3:25,4:26","22","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA"
"IVM.REG_TRIM4_RW.DS_PH4_INDCS_TRIM_OFFSET_S1","IVM_DS_PH4_INDCS_TRIM_OFFSET_S1","ivm.ds_ph4_indcs_trim_offset_s1","IVM.REG_TRIM4_RW","IVM_REG_TRIM4_RW","ivm.reg_trim4_rw","0x264","32","0x0000_0000","0:27,1:28,2:29,3:30,4:31","27","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA"
"IVM.REG_TRIM5_RW.DS_PH3_INDCS_TRIM_GAIN_S4","IVM_DS_PH3_INDCS_TRIM_GAIN_S4","ivm.ds_ph3_indcs_trim_gain_s4","IVM.REG_TRIM5_RW","IVM_REG_TRIM5_RW","ivm.reg_trim5_rw","0x268","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5","0","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011101: +29%                              111101: -29%
011110: +30%                              111110: -30%
011111: +31%                              111111: -31%"
"IVM.REG_TRIM5_RW.DS_PH3_INDCS_TRIM_GAIN_S1","IVM_DS_PH3_INDCS_TRIM_GAIN_S1","ivm.ds_ph3_indcs_trim_gain_s1","IVM.REG_TRIM5_RW","IVM_REG_TRIM5_RW","ivm.reg_trim5_rw","0x268","32","0x0000_0000","0:6,1:7,2:8,3:9,4:10,5:11","6","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011111: +31%                              111111: -31%"
"IVM.REG_TRIM5_RW.DS_PH3_INDCS_MIR_TRIM_S4","IVM_DS_PH3_INDCS_MIR_TRIM_S4","ivm.ds_ph3_indcs_mir_trim_s4","IVM.REG_TRIM5_RW","IVM_REG_TRIM5_RW","ivm.reg_trim5_rw","0x268","32","0x0000_0000","0:12,1:13,2:14,3:15,4:16","12","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%"
"IVM.REG_TRIM5_RW.DS_PH3_INDCS_MIR_TRIM_S1","IVM_DS_PH3_INDCS_MIR_TRIM_S1","ivm.ds_ph3_indcs_mir_trim_s1","IVM.REG_TRIM5_RW","IVM_REG_TRIM5_RW","ivm.reg_trim5_rw","0x268","32","0x0000_0000","0:17,1:18,2:19,3:20,4:21","17","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%"
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_FINE_ZC_S4","IVM_DS_PH3_INDCS_TRIM_FINE_ZC_S4","ivm.ds_ph3_indcs_trim_fine_zc_s4","IVM.REG_TRIM6_RW","IVM_REG_TRIM6_RW","ivm.reg_trim6_rw","0x26C","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4","0","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming fine of zero crossing threshold of s4"
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_FINE_ZC_S1","IVM_DS_PH3_INDCS_TRIM_FINE_ZC_S1","ivm.ds_ph3_indcs_trim_fine_zc_s1","IVM.REG_TRIM6_RW","IVM_REG_TRIM6_RW","ivm.reg_trim6_rw","0x26C","32","0x0000_0000","0:5,1:6,2:7,3:8,4:9","5","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming fine of zero crossing threshold of s1
100 nA*4*40320 = 16.12 mA typ
00000: 0 nA                                  10000: 0 nA
00001: +100 nA                               10001: -100 nA
00010: +200 nA                               10001: -200 nA
00011: +300 nA                               10011: -300 nA
00100: +400 nA                               10100: -400 nA
00101: +500 nA                               10101: -500 nA
00110: +600 nA                               10110: -600 nA
00111: +700 nA                               10111: -700 nA
01000: +800 nA                               11000: -800 nA
01001: +900 nA                               11001: -900 nA
01010: +1000 nA                              11010: -1000 nA
01011: +1100 nA                              11011: -1100 nA
01100: +1200 nA                              11100: -1200 nA
01101: +1300 nA                              11101: -1300 nA
01110: +1400 nA                              11110: -1400 nA
01111: +1500 nA                              11111: -1500 nA"
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_ZC_S4","IVM_DS_PH3_INDCS_TRIM_ZC_S4","ivm.ds_ph3_indcs_trim_zc_s4","IVM.REG_TRIM6_RW","IVM_REG_TRIM6_RW","ivm.reg_trim6_rw","0x26C","32","0x0000_0000","0:10,1:11,2:12,3:13,4:14,5:15","10","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA"
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_ZC_S1","IVM_DS_PH3_INDCS_TRIM_ZC_S1","ivm.ds_ph3_indcs_trim_zc_s1","IVM.REG_TRIM6_RW","IVM_REG_TRIM6_RW","ivm.reg_trim6_rw","0x26C","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20,5:21","16","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA"
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_OFFSET_S4","IVM_DS_PH3_INDCS_TRIM_OFFSET_S4","ivm.ds_ph3_indcs_trim_offset_s4","IVM.REG_TRIM6_RW","IVM_REG_TRIM6_RW","ivm.reg_trim6_rw","0x26C","32","0x0000_0000","0:22,1:23,2:24,3:25,4:26","22","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA"
"IVM.REG_TRIM6_RW.DS_PH3_INDCS_TRIM_OFFSET_S1","IVM_DS_PH3_INDCS_TRIM_OFFSET_S1","ivm.ds_ph3_indcs_trim_offset_s1","IVM.REG_TRIM6_RW","IVM_REG_TRIM6_RW","ivm.reg_trim6_rw","0x26C","32","0x0000_0000","0:27,1:28,2:29,3:30,4:31","27","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA"
"IVM.REG_TRIM7_RW.DS_PH2_INDCS_TRIM_GAIN_S4","IVM_DS_PH2_INDCS_TRIM_GAIN_S4","ivm.ds_ph2_indcs_trim_gain_s4","IVM.REG_TRIM7_RW","IVM_REG_TRIM7_RW","ivm.reg_trim7_rw","0x270","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5","0","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011101: +29%                              111101: -29%
011110: +30%                              111110: -30%
011111: +31%                              111111: -31%"
"IVM.REG_TRIM7_RW.DS_PH2_INDCS_TRIM_GAIN_S1","IVM_DS_PH2_INDCS_TRIM_GAIN_S1","ivm.ds_ph2_indcs_trim_gain_s1","IVM.REG_TRIM7_RW","IVM_REG_TRIM7_RW","ivm.reg_trim7_rw","0x270","32","0x0000_0000","0:6,1:7,2:8,3:9,4:10,5:11","6","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011111: +31%                              111111: -31%"
"IVM.REG_TRIM7_RW.DS_PH2_INDCS_MIR_TRIM_S4","IVM_DS_PH2_INDCS_MIR_TRIM_S4","ivm.ds_ph2_indcs_mir_trim_s4","IVM.REG_TRIM7_RW","IVM_REG_TRIM7_RW","ivm.reg_trim7_rw","0x270","32","0x0000_0000","0:12,1:13,2:14,3:15,4:16","12","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%"
"IVM.REG_TRIM7_RW.DS_PH2_INDCS_MIR_TRIM_S1","IVM_DS_PH2_INDCS_MIR_TRIM_S1","ivm.ds_ph2_indcs_mir_trim_s1","IVM.REG_TRIM7_RW","IVM_REG_TRIM7_RW","ivm.reg_trim7_rw","0x270","32","0x0000_0000","0:17,1:18,2:19,3:20,4:21","17","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%"
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_FINE_ZC_S4","IVM_DS_PH2_INDCS_TRIM_FINE_ZC_S4","ivm.ds_ph2_indcs_trim_fine_zc_s4","IVM.REG_TRIM8_RW","IVM_REG_TRIM8_RW","ivm.reg_trim8_rw","0x274","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4","0","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming fine of zero crossing threshold of s4"
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_FINE_ZC_S1","IVM_DS_PH2_INDCS_TRIM_FINE_ZC_S1","ivm.ds_ph2_indcs_trim_fine_zc_s1","IVM.REG_TRIM8_RW","IVM_REG_TRIM8_RW","ivm.reg_trim8_rw","0x274","32","0x0000_0000","0:5,1:6,2:7,3:8,4:9","5","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming fine of zero crossing threshold of s1
100 nA*4*40320 = 16.12 mA typ
00000: 0 nA                                  10000: 0 nA
00001: +100 nA                               10001: -100 nA
00010: +200 nA                               10001: -200 nA
00011: +300 nA                               10011: -300 nA
00100: +400 nA                               10100: -400 nA
00101: +500 nA                               10101: -500 nA
00110: +600 nA                               10110: -600 nA
00111: +700 nA                               10111: -700 nA
01000: +800 nA                               11000: -800 nA
01001: +900 nA                               11001: -900 nA
01010: +1000 nA                              11010: -1000 nA
01011: +1100 nA                              11011: -1100 nA
01100: +1200 nA                              11100: -1200 nA
01101: +1300 nA                              11101: -1300 nA
01110: +1400 nA                              11110: -1400 nA
01111: +1500 nA                              11111: -1500 nA"
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_ZC_S4","IVM_DS_PH2_INDCS_TRIM_ZC_S4","ivm.ds_ph2_indcs_trim_zc_s4","IVM.REG_TRIM8_RW","IVM_REG_TRIM8_RW","ivm.reg_trim8_rw","0x274","32","0x0000_0000","0:10,1:11,2:12,3:13,4:14,5:15","10","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA"
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_ZC_S1","IVM_DS_PH2_INDCS_TRIM_ZC_S1","ivm.ds_ph2_indcs_trim_zc_s1","IVM.REG_TRIM8_RW","IVM_REG_TRIM8_RW","ivm.reg_trim8_rw","0x274","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20,5:21","16","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA"
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_OFFSET_S4","IVM_DS_PH2_INDCS_TRIM_OFFSET_S4","ivm.ds_ph2_indcs_trim_offset_s4","IVM.REG_TRIM8_RW","IVM_REG_TRIM8_RW","ivm.reg_trim8_rw","0x274","32","0x0000_0000","0:22,1:23,2:24,3:25,4:26","22","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA"
"IVM.REG_TRIM8_RW.DS_PH2_INDCS_TRIM_OFFSET_S1","IVM_DS_PH2_INDCS_TRIM_OFFSET_S1","ivm.ds_ph2_indcs_trim_offset_s1","IVM.REG_TRIM8_RW","IVM_REG_TRIM8_RW","ivm.reg_trim8_rw","0x274","32","0x0000_0000","0:27,1:28,2:29,3:30,4:31","27","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA"
"IVM.REG_TRIM9_RW.DS_PH1_INDCS_TRIM_GAIN_S4","IVM_DS_PH1_INDCS_TRIM_GAIN_S4","ivm.ds_ph1_indcs_trim_gain_s4","IVM.REG_TRIM9_RW","IVM_REG_TRIM9_RW","ivm.reg_trim9_rw","0x278","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5","0","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011101: +29%                              111101: -29%
011110: +30%                              111110: -30%
011111: +31%                              111111: -31%"
"IVM.REG_TRIM9_RW.DS_PH1_INDCS_TRIM_GAIN_S1","IVM_DS_PH1_INDCS_TRIM_GAIN_S1","ivm.ds_ph1_indcs_trim_gain_s1","IVM.REG_TRIM9_RW","IVM_REG_TRIM9_RW","ivm.reg_trim9_rw","0x278","32","0x0000_0000","0:6,1:7,2:8,3:9,4:10,5:11","6","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Output tension increases in % depending on trimming gain value
000000: 0%                                100000: 0%
000001: +1%                               100001: -1%
000010: +2%                               100001: -2%
000011: +3%                               100011: -3%
...                                       ...    
011111: +31%                              111111: -31%"
"IVM.REG_TRIM9_RW.DS_PH1_INDCS_MIR_TRIM_S4","IVM_DS_PH1_INDCS_MIR_TRIM_S4","ivm.ds_ph1_indcs_mir_trim_s4","IVM.REG_TRIM9_RW","IVM_REG_TRIM9_RW","ivm.reg_trim9_rw","0x278","32","0x0000_0000","0:12,1:13,2:14,3:15,4:16","12","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%"
"IVM.REG_TRIM9_RW.DS_PH1_INDCS_MIR_TRIM_S1","IVM_DS_PH1_INDCS_MIR_TRIM_S1","ivm.ds_ph1_indcs_mir_trim_s1","IVM.REG_TRIM9_RW","IVM_REG_TRIM9_RW","ivm.reg_trim9_rw","0x278","32","0x0000_0000","0:17,1:18,2:19,3:20,4:21","17","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Mirror trimming matches mirror gain
0000: 0%                                        1000: -8%
0001: +1%                                       1001: -7%
0010: +2%                                       1010: -6%
0011: +3%                                       1011: -5%
0100: +4%                                       1100: -4%
0101: +5%                                       1101: -3%
0110: +6%                                       1110: -2%
0111: +7%                                       1111: -1%"
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_FINE_ZC_S4","IVM_DS_PH1_INDCS_TRIM_FINE_ZC_S4","ivm.ds_ph1_indcs_trim_fine_zc_s4","IVM.REG_TRIM10_RW","IVM_REG_TRIM10_RW","ivm.reg_trim10_rw","0x27C","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4","0","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming fine of zero crossing threshold of s4"
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_FINE_ZC_S1","IVM_DS_PH1_INDCS_TRIM_FINE_ZC_S1","ivm.ds_ph1_indcs_trim_fine_zc_s1","IVM.REG_TRIM10_RW","IVM_REG_TRIM10_RW","ivm.reg_trim10_rw","0x27C","32","0x0000_0000","0:5,1:6,2:7,3:8,4:9","5","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming fine of zero crossing threshold of s1
100 nA*4*40320 = 16.12 mA typ
00000: 0 nA                                  10000: 0 nA
00001: +100 nA                               10001: -100 nA
00010: +200 nA                               10001: -200 nA
00011: +300 nA                               10011: -300 nA
00100: +400 nA                               10100: -400 nA
00101: +500 nA                               10101: -500 nA
00110: +600 nA                               10110: -600 nA
00111: +700 nA                               10111: -700 nA
01000: +800 nA                               11000: -800 nA
01001: +900 nA                               11001: -900 nA
01010: +1000 nA                              11010: -1000 nA
01011: +1100 nA                              11011: -1100 nA
01100: +1200 nA                              11100: -1200 nA
01101: +1300 nA                              11101: -1300 nA
01110: +1400 nA                              11110: -1400 nA
01111: +1500 nA                              11111: -1500 nA"
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_ZC_S4","IVM_DS_PH1_INDCS_TRIM_ZC_S4","ivm.ds_ph1_indcs_trim_zc_s4","IVM.REG_TRIM10_RW","IVM_REG_TRIM10_RW","ivm.reg_trim10_rw","0x27C","32","0x0000_0000","0:10,1:11,2:12,3:13,4:14,5:15","10","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA"
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_ZC_S1","IVM_DS_PH1_INDCS_TRIM_ZC_S1","ivm.ds_ph1_indcs_trim_zc_s1","IVM.REG_TRIM10_RW","IVM_REG_TRIM10_RW","ivm.reg_trim10_rw","0x27C","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20,5:21","16","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Trimming on the current
LSB = 200 nA --> 200 nA*4*40320 = 32.2 mA
000000: 0 nA                                100000: 0 nA
000001: +200 nA                             100001: -200 nA
000010: +400 nA                             100001: -400 nA
000011: +600 nA                             100011: -600 nA
000100: +800 nA                             100100: -800 nA
000101: +1 uA                               100101: -1 uA
000110: +1.2 uA                             100110: -1.2 uA
000111: +1.4 uA                             100111: -1.4 uA
001000: +1.6 uA                             101000: -1.6 uA
001001: +1.8 uA                             101001: -1.8 uA
001010: +2 uA                               101010: -2 uA
001011: +2.2 uA                             101011: -2.2 uA
001100: +2.4 uA                             101100: -2.4 uA
001101: +2.6 uA                             101101: -2.6 uA
001110: +2.8 uA                             101110: -2.8 uA
001111: +3 uA                               101111: -3 uA
010000: +3.2 uA                             110000: -3.2 uA
010001: +3.4 uA                             110001: -3.4 uA
010010: +3.6 uA                             110010: -3.6 uA
010011: +3.8 uA                             110011: -3.8 uA
010100: +4 uA                               110100: -4 uA
010101: +4.2 uA                             110101: -4.2 uA
010110: +4.4 uA                             110110: -4.4 uA
010111: +4.6 uA                             110111: -4.6 uA
011000: +4.8 uA                             111000: -4.8 uA
011001: +5 uA                               111001: -5 uA
011010: +5.2 uA                             111010: -5.2 uA
011011: +5.4 uA                             111011: -5.4 uA
011100: +5.6 uA                             111100: -5.6 uA
011101: +5.8 uA                             111101: -5.8 uA
011110: +6 uA                               111110: -6 uA
011111: +6.2 uA                             111111: -6.2 uA"
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_OFFSET_S4","IVM_DS_PH1_INDCS_TRIM_OFFSET_S4","ivm.ds_ph1_indcs_trim_offset_s4","IVM.REG_TRIM10_RW","IVM_REG_TRIM10_RW","ivm.reg_trim10_rw","0x27C","32","0x0000_0000","0:22,1:23,2:24,3:25,4:26","22","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA"
"IVM.REG_TRIM10_RW.DS_PH1_INDCS_TRIM_OFFSET_S1","IVM_DS_PH1_INDCS_TRIM_OFFSET_S1","ivm.ds_ph1_indcs_trim_offset_s1","IVM.REG_TRIM10_RW","IVM_REG_TRIM10_RW","ivm.reg_trim10_rw","0x27C","32","0x0000_0000","0:27,1:28,2:29,3:30,4:31","27","5","RW","0x00","0x00","Y","none","N","U5.0","N","internal: true","Trimming offset to moltilpy by 12.9kohm
0000:    0 nA
0001: +100 nA
0010: +200 nA
0011: +300 nA
0100: +400 nA
0101: +500 nA
0110: +600 nA
0111: +700 nA
1000:    0 nA
1001: -100 nA
1010: -200 nA
1011: -300 nA
1100: -400 nA
1101: -500 nA
1110: -600 nA
1111: -700 nA"
"IVM.REG_FORCE_RW.SPARE_R80","IVM_SPARE_R80","ivm.spare_r80","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:0,1:1,2:2,3:3","0","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Spare"
"IVM.REG_FORCE_RW.DS_HVLDO_FORCE_EN","IVM_DS_HVLDO_FORCE_EN","ivm.ds_hvldo_force_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","HVLDO Register
Enable switch selector forcing"
"IVM.REG_FORCE_RW.DS_HVLDO_FORCE_SEL","IVM_DS_HVLDO_FORCE_SEL","ivm.ds_hvldo_force_sel","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Logic signal for the selector switch:
If ds_hvldo_force_en = 1 
1: force the switch selector to Vbus
0: force the switch selector to Vdd_sns
Ignored if ds_hvldo_force_en = 0
1: connect to vbus
0: connect to vdd_sns"
"IVM.REG_FORCE_RW.DS_AON_EN_VBUS_FORCE","IVM_DS_AON_EN_VBUS_FORCE","ivm.ds_aon_en_vbus_force","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vbus force enable"
"IVM.REG_FORCE_RW.DS_AON_VBUS_FORCE","IVM_DS_AON_VBUS_FORCE","ivm.ds_aon_vbus_force","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vbus force selection.
0: vddaon from vddsns
1: vddaon from vbus"
"IVM.REG_FORCE_RW.DS_PH4_INDCS_FORCE_SEL","IVM_DS_PH4_INDCS_FORCE_SEL","ivm.ds_ph4_indcs_force_sel","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force measure s1/s4. Debug mode."
"IVM.REG_FORCE_RW.DS_PH4_INDCS_FORCE_EN","IVM_DS_PH4_INDCS_FORCE_EN","ivm.ds_ph4_indcs_force_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force current measure. Debug mode."
"IVM.REG_FORCE_RW.DS_PH3_INDCS_FORCE_SEL","IVM_DS_PH3_INDCS_FORCE_SEL","ivm.ds_ph3_indcs_force_sel","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:10","10","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force measure s1/s4. Debug mode."
"IVM.REG_FORCE_RW.DS_PH3_INDCS_FORCE_EN","IVM_DS_PH3_INDCS_FORCE_EN","ivm.ds_ph3_indcs_force_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force current measure. Debug mode."
"IVM.REG_FORCE_RW.DS_PH2_INDCS_FORCE_SEL","IVM_DS_PH2_INDCS_FORCE_SEL","ivm.ds_ph2_indcs_force_sel","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force measure s1/s4. Debug mode."
"IVM.REG_FORCE_RW.DS_PH2_INDCS_FORCE_EN","IVM_DS_PH2_INDCS_FORCE_EN","ivm.ds_ph2_indcs_force_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force current measure. Debug mode."
"IVM.REG_FORCE_RW.DS_PH1_INDCS_FORCE_SEL","IVM_DS_PH1_INDCS_FORCE_SEL","ivm.ds_ph1_indcs_force_sel","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force measure s1/s4. Debug mode."
"IVM.REG_FORCE_RW.DS_PH1_INDCS_FORCE_EN","IVM_DS_PH1_INDCS_FORCE_EN","ivm.ds_ph1_indcs_force_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force current measure. Debug mode."
"IVM.REG_FORCE_RW.DS_PH4_FORCE_CHG_TOP","IVM_DS_PH4_FORCE_CHG_TOP","ivm.ds_ph4_force_chg_top","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance charge top current source enable
(only active if ds_phx_force_bal_en = 1)"
"IVM.REG_FORCE_RW.DS_PH4_FORCE_CHG_BTM","IVM_DS_PH4_FORCE_CHG_BTM","ivm.ds_ph4_force_chg_btm","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:17","17","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance charge bottom current source enable
(only active if ds_phx_force_bal_en = 1)"
"IVM.REG_FORCE_RW.DS_PH4_FORCE_BAL_EN","IVM_DS_PH4_FORCE_BAL_EN","ivm.ds_ph4_force_bal_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance force (when enabled PWM interface is disregarded)"
"IVM.REG_FORCE_RW.DS_PH4_FORCE_DISCHG","IVM_DS_PH4_FORCE_DISCHG","ivm.ds_ph4_force_dischg","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:19","19","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance discharge enable
(only active if ds_phx_force_bal_en =1)"
"IVM.REG_FORCE_RW.DS_PH3_FORCE_CHG_TOP","IVM_DS_PH3_FORCE_CHG_TOP","ivm.ds_ph3_force_chg_top","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:20","20","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance charge top current source enable
(only active if ds_phx_force_bal_en = 1)"
"IVM.REG_FORCE_RW.DS_PH3_FORCE_CHG_BTM","IVM_DS_PH3_FORCE_CHG_BTM","ivm.ds_ph3_force_chg_btm","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:21","21","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance charge bottom current source enable
(only active if ds_phx_force_bal_en = 1)"
"IVM.REG_FORCE_RW.DS_PH3_FORCE_BAL_EN","IVM_DS_PH3_FORCE_BAL_EN","ivm.ds_ph3_force_bal_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:22","22","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance force (when enabled PWM interface is disregarded)"
"IVM.REG_FORCE_RW.DS_PH3_FORCE_DISCHG","IVM_DS_PH3_FORCE_DISCHG","ivm.ds_ph3_force_dischg","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:23","23","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance discharge enable
(only active if ds_phx_force_bal_en =1)"
"IVM.REG_FORCE_RW.DS_PH2_FORCE_CHG_TOP","IVM_DS_PH2_FORCE_CHG_TOP","ivm.ds_ph2_force_chg_top","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance charge top current source enable
(only active if ds_phx_force_bal_en = 1)"
"IVM.REG_FORCE_RW.DS_PH2_FORCE_CHG_BTM","IVM_DS_PH2_FORCE_CHG_BTM","ivm.ds_ph2_force_chg_btm","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:25","25","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance charge bottom current source enable
(only active if ds_phx_force_bal_en = 1)"
"IVM.REG_FORCE_RW.DS_PH2_FORCE_BAL_EN","IVM_DS_PH2_FORCE_BAL_EN","ivm.ds_ph2_force_bal_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:26","26","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance force (when enabled PWM interface is disregarded)"
"IVM.REG_FORCE_RW.DS_PH2_FORCE_DISCHG","IVM_DS_PH2_FORCE_DISCHG","ivm.ds_ph2_force_dischg","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:27","27","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance discharge enable
(only active if ds_phx_force_bal_en =1)"
"IVM.REG_FORCE_RW.DS_PH1_FORCE_CHG_TOP","IVM_DS_PH1_FORCE_CHG_TOP","ivm.ds_ph1_force_chg_top","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:28","28","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance charge top current source enable
(only active if ds_phx_force_bal_en = 1)"
"IVM.REG_FORCE_RW.DS_PH1_FORCE_CHG_BTM","IVM_DS_PH1_FORCE_CHG_BTM","ivm.ds_ph1_force_chg_btm","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:29","29","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance charge bottom current source enable
(only active if ds_phx_force_bal_en = 1)"
"IVM.REG_FORCE_RW.DS_PH1_FORCE_BAL_EN","IVM_DS_PH1_FORCE_BAL_EN","ivm.ds_ph1_force_bal_en","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:30","30","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance force (when enabled PWM interface is disregarded)"
"IVM.REG_FORCE_RW.DS_PH1_FORCE_DISCHG","IVM_DS_PH1_FORCE_DISCHG","ivm.ds_ph1_force_dischg","IVM.REG_FORCE_RW","IVM_REG_FORCE_RW","ivm.reg_force_rw","0x280","32","0x0000_0000","0:31","31","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Weak balance discharge enable
(only active if ds_phx_force_bal_en =1)"
"IVM.REG_TEST0_RW.DS_PH1_INDCS_TEST_SEL","IVM_DS_PH1_INDCS_TEST_SEL","ivm.ds_ph1_indcs_test_sel","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Select signal for analog test mode
0: mirror bufs4
0: mirror bufs1"
"IVM.REG_TEST0_RW.DS_PH1_INDCS_TEST_EN","IVM_DS_PH1_INDCS_TEST_EN","ivm.ds_ph1_indcs_test_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable analog test mode"
"IVM.REG_TEST0_RW.DS_PH1_DRV_TEST_EN","IVM_DS_PH1_DRV_TEST_EN","ivm.ds_ph1_drv_test_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable test mode to measure Ron of power fet"
"IVM.REG_TEST0_RW.DS_PH1_DRV_TEST_HS","IVM_DS_PH1_DRV_TEST_HS","ivm.ds_ph1_drv_test_hs","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","In test mode, it allows to choose between high and low side to measure Ron.
0: S4S3 are selected (def)
1: S1S2 are selected"
"IVM.REG_TEST0_RW.DS_PH2_INDCS_TEST_SEL","IVM_DS_PH2_INDCS_TEST_SEL","ivm.ds_ph2_indcs_test_sel","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:5,1:6","5","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Select signal for analog test mode"
"IVM.REG_TEST0_RW.DS_PH2_INDCS_TEST_EN","IVM_DS_PH2_INDCS_TEST_EN","ivm.ds_ph2_indcs_test_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable analog test mode"
"IVM.REG_TEST0_RW.DS_PH2_DRV_TEST_EN","IVM_DS_PH2_DRV_TEST_EN","ivm.ds_ph2_drv_test_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable test mode to measure Ron of power fet"
"IVM.REG_TEST0_RW.DS_PH2_DRV_TEST_HS","IVM_DS_PH2_DRV_TEST_HS","ivm.ds_ph2_drv_test_hs","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","In test mode, it allows to choose between high and low side to measure Ron.
0: S4S3 are selected (def)
1: S1S2 are selected"
"IVM.REG_TEST0_RW.DS_PH3_INDCS_TEST_SEL","IVM_DS_PH3_INDCS_TEST_SEL","ivm.ds_ph3_indcs_test_sel","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:10,1:11","10","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Select signal for analog test mode"
"IVM.REG_TEST0_RW.DS_PH3_INDCS_TEST_EN","IVM_DS_PH3_INDCS_TEST_EN","ivm.ds_ph3_indcs_test_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable analog test mode"
"IVM.REG_TEST0_RW.DS_PH3_DRV_TEST_EN","IVM_DS_PH3_DRV_TEST_EN","ivm.ds_ph3_drv_test_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable test mode to measure Ron of power fet"
"IVM.REG_TEST0_RW.DS_PH3_DRV_TEST_HS","IVM_DS_PH3_DRV_TEST_HS","ivm.ds_ph3_drv_test_hs","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","In test mode, it allows to choose between high and low side to measure Ron.
0: S4S3 are selected (def)
1: S1S2 are selected"
"IVM.REG_TEST0_RW.DS_PH4_INDCS_TEST_SEL","IVM_DS_PH4_INDCS_TEST_SEL","ivm.ds_ph4_indcs_test_sel","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:15,1:16","15","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Select signal for analog test mode"
"IVM.REG_TEST0_RW.DS_PH4_INDCS_TEST_EN","IVM_DS_PH4_INDCS_TEST_EN","ivm.ds_ph4_indcs_test_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:17","17","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable analog test mode"
"IVM.REG_TEST0_RW.DS_PH4_DRV_TEST_EN","IVM_DS_PH4_DRV_TEST_EN","ivm.ds_ph4_drv_test_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable test mode to measure Ron of power fet"
"IVM.REG_TEST0_RW.DS_PH4_DRV_TEST_HS","IVM_DS_PH4_DRV_TEST_HS","ivm.ds_ph4_drv_test_hs","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:19","19","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","In test mode, it allows to choose between high and low side to measure Ron.
0: S4S3 are selected (def)
1: S1S2 are selected"
"IVM.REG_TEST0_RW.SPARE_R84","IVM_SPARE_R84","ivm.spare_r84","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:20,1:21","20","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Spare"
"IVM.REG_TEST0_RW.DS_TEST2_VIS_SEL","IVM_DS_TEST2_VIS_SEL","ivm.ds_test2_vis_sel","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:22,1:23,2:24,3:25","22","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Analog test mux2 selection"
"IVM.REG_TEST0_RW.DS_TEST2_VIS_EN","IVM_DS_TEST2_VIS_EN","ivm.ds_test2_vis_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:26","26","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Analog test mux2 enable"
"IVM.REG_TEST0_RW.DS_TEST1_VIS_SEL","IVM_DS_TEST1_VIS_SEL","ivm.ds_test1_vis_sel","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:27,1:28,2:29,3:30","27","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Analog test mux1 selection"
"IVM.REG_TEST0_RW.DS_TEST1_VIS_EN","IVM_DS_TEST1_VIS_EN","ivm.ds_test1_vis_en","IVM.REG_TEST0_RW","IVM_REG_TEST0_RW","ivm.reg_test0_rw","0x284","32","0x0000_0000","0:31","31","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Analog test mux1 enable"
"IVM.REG_TEST1_RW.DS_REF_TST","IVM_DS_REF_TST","ivm.ds_ref_tst","IVM.REG_TEST1_RW","IVM_REG_TEST1_RW","ivm.reg_test1_rw","0x288","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true","Unused spare input level shifters"
"IVM.REG_TEST1_RW.DS_REF_TST_VIS_EN","IVM_DS_REF_TST_VIS_EN","ivm.ds_ref_tst_vis_en","IVM.REG_TEST1_RW","IVM_REG_TEST1_RW","ivm.reg_test1_rw","0x288","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Bandgap visibility enable"
"IVM.REG_TEST1_RW.DS_REF_TST_VIS","IVM_DS_REF_TST_VIS","ivm.ds_ref_tst_vis","IVM.REG_TEST1_RW","IVM_REG_TEST1_RW","ivm.reg_test1_rw","0x288","32","0x0000_0000","0:9,1:10,2:11,3:12,4:13,5:14,6:15","9","7","RW","0x00","0x00","Y","none","N","U7.0","N","internal: true","Visibility mux control"
"IVM.REG_TEST1_RW.DS_HVLDO_TEST_SEL","IVM_DS_HVLDO_TEST_SEL","ivm.ds_hvldo_test_sel","IVM.REG_TEST1_RW","IVM_REG_TEST1_RW","ivm.reg_test1_rw","0x288","32","0x0000_0000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","HVLDO test selector
0: HVLDO ground
1: HVLDO vref"
"IVM.REG_TEST1_RW.DS_HVLDO_TEST_EN","IVM_DS_HVLDO_TEST_EN","ivm.ds_hvldo_test_en","IVM.REG_TEST1_RW","IVM_REG_TEST1_RW","ivm.reg_test1_rw","0x288","32","0x0000_0000","0:17","17","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","HVLDO test mode enable"
"IVM.REG_TEST1_RW.DS_AON_EN_TEST","IVM_DS_AON_EN_TEST","ivm.ds_aon_en_test","IVM.REG_TEST1_RW","IVM_REG_TEST1_RW","ivm.reg_test1_rw","0x288","32","0x0000_0000","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Analog test output enabled"
"IVM.REG_TEST1_RW.DS_AON_TEST_SEL","IVM_DS_AON_TEST_SEL","ivm.ds_aon_test_sel","IVM.REG_TEST1_RW","IVM_REG_TEST1_RW","ivm.reg_test1_rw","0x288","32","0x0000_0000","0:19,1:20,2:21","19","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Analog test point selection"
"IVM.REG_TEST1_RW.DS_IFET_TST_VIS_EN","IVM_DS_IFET_TST_VIS_EN","ivm.ds_ifet_tst_vis_en","IVM.REG_TEST1_RW","IVM_REG_TEST1_RW","ivm.reg_test1_rw","0x288","32","0x0000_0000","0:22","22","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Ifet test enable"
"IVM.REG_VIS_MUX_RW.TST4_SEL","IVM_TST4_SEL","ivm.tst4_sel","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Select which signal to check in test mode by sending it to GPIO2"
"IVM.REG_VIS_MUX_RW.TST4_BLOCK_SEL","IVM_TST4_BLOCK_SEL","ivm.tst4_block_sel","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:3,1:4,2:5,3:6","3","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Selects which block to check in test mode"
"IVM.REG_VIS_MUX_RW.TST3_SEL","IVM_TST3_SEL","ivm.tst3_sel","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:7,1:8,2:9","7","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Select which signal to check in test mode by sending it to GPIO1"
"IVM.REG_VIS_MUX_RW.TST3_BLOCK_SEL","IVM_TST3_BLOCK_SEL","ivm.tst3_block_sel","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:10,1:11,2:12,3:13","10","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Selects which block to check in test mode"
"IVM.REG_VIS_MUX_RW.TST2_SEL","IVM_TST2_SEL","ivm.tst2_sel","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:14,1:15,2:16","14","3","RW","0x3","0x3","Y","none","N","U3.0","N","internal: true","Select which signal to check in test mode by sending it to DTEST2"
"IVM.REG_VIS_MUX_RW.TST2_BLOCK_SEL","IVM_TST2_BLOCK_SEL","ivm.tst2_block_sel","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:17,1:18,2:19,3:20","17","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Selects which block to check in test mode"
"IVM.REG_VIS_MUX_RW.TST1_SEL","IVM_TST1_SEL","ivm.tst1_sel","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:21,1:22,2:23","21","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","Select which signal to check in test mode by sending it to DTEST1"
"IVM.REG_VIS_MUX_RW.TST1_BLOCK_SEL","IVM_TST1_BLOCK_SEL","ivm.tst1_block_sel","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:24,1:25,2:26,3:27","24","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Selects which block to check in test mode"
"IVM.REG_VIS_MUX_RW.SPARE_R8C","IVM_SPARE_R8C","ivm.spare_r8c","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:28,1:29","28","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Spare"
"IVM.REG_VIS_MUX_RW.TST_EN","IVM_TST_EN","ivm.tst_en","IVM.REG_VIS_MUX_RW","IVM_REG_VIS_MUX_RW","ivm.reg_vis_mux_rw","0x290","32","0x0000_C000","0:30,1:31","30","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Enable GPIO1 and GPIO2 pad in test mode
0: no one enabled for test mode
1: GPIO1 enabled for test mode
2: GPIO2 enabled for test mode
3: GPIO1 and GPIO2 enabled for test mode"
"IVM.REG_TEMPMON_RW.TESTREG_ACCESS","IVM_TESTREG_ACCESS","ivm.testreg_access","IVM.REG_TEMPMON_RW","IVM_REG_TEMPMON_RW","ivm.reg_tempmon_rw","0x298","32","0x0090_0000","0:20","20","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Test key protection"
"IVM.REG_TEMPMON_RW.USERREG_ACCESS","IVM_USERREG_ACCESS","ivm.userreg_access","IVM.REG_TEMPMON_RW","IVM_REG_TEMPMON_RW","ivm.reg_tempmon_rw","0x298","32","0x0090_0000","0:23","23","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","User key protection"
"IVM.REG_TEMPMON_RW.TEMP_VIS_ADDR","IVM_TEMP_VIS_ADDR","ivm.temp_vis_addr","IVM.REG_TEMPMON_RW","IVM_REG_TEMPMON_RW","ivm.reg_tempmon_rw","0x298","32","0x0090_0000","0:24,1:25,2:26,3:27,4:28,5:29","24","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true","Tempmon Register for Franco test visibility"
"IVM.REG_TEMPMON_RW.TEMP_VIS_EN","IVM_TEMP_VIS_EN","ivm.temp_vis_en","IVM.REG_TEMPMON_RW","IVM_REG_TEMPMON_RW","ivm.reg_tempmon_rw","0x298","32","0x0090_0000","0:30","30","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Tempmon Register for Franco test visibility"
"IVM.REG_TEMPMON_RW.SAR_TEMP_FAST_INTV","IVM_SAR_TEMP_FAST_INTV","ivm.sar_temp_fast_intv","IVM.REG_TEMPMON_RW","IVM_REG_TEMPMON_RW","ivm.reg_tempmon_rw","0x298","32","0x0090_0000","0:31","31","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Tempmon Register Enable"
"IVM.REG_SPI_RW.R_SPI_CFG","IVM_R_SPI_CFG","ivm.r_spi_cfg","IVM.REG_SPI_RW","IVM_REG_SPI_RW","ivm.reg_spi_rw","0x29C","32","0x0018_C000","0:14","14","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI Output Driver 1'b1 = CMOS,   1'b0 = Open Drain"
"IVM.REG_SPI_RW.R_SPI_4WIRE","IVM_R_SPI_4WIRE","ivm.r_spi_4wire","IVM.REG_SPI_RW","IVM_REG_SPI_RW","ivm.reg_spi_rw","0x29C","32","0x0018_C000","0:15","15","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI Output Config 1'b1 = 4-Logic, 1'b0 = 3-Logi"
"IVM.REG_SPI_RW.R_SPI_DPHA","IVM_R_SPI_DPHA","ivm.r_spi_dpha","IVM.REG_SPI_RW","IVM_REG_SPI_RW","ivm.reg_spi_rw","0x29C","32","0x0018_C000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI Output Phase: 1 = Rising-edge, 0 = Falling-edge"
"IVM.REG_SPI_RW.R_SPI_CPHA","IVM_R_SPI_CPHA","ivm.r_spi_cpha","IVM.REG_SPI_RW","IVM_REG_SPI_RW","ivm.reg_spi_rw","0x29C","32","0x0018_C000","0:17","17","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI Clock Phase: 0 = Trailing-edge, 1 = Leading-edge"
"IVM.REG_SPI_RW.R_SPI_CPOL","IVM_R_SPI_CPOL","ivm.r_spi_cpol","IVM.REG_SPI_RW","IVM_REG_SPI_RW","ivm.reg_spi_rw","0x29C","32","0x0018_C000","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI Clock Polarity: 0 = pulse high, 1 = pulse low"
"IVM.REG_SPI_RW.KEY_T","IVM_KEY_T","ivm.key_t","IVM.REG_SPI_RW","IVM_REG_SPI_RW","ivm.reg_spi_rw","0x29C","32","0x0018_C000","0:19","19","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","APB slave bank test key"
"IVM.REG_SPI_RW.KEY_U","IVM_KEY_U","ivm.key_u","IVM.REG_SPI_RW","IVM_REG_SPI_RW","ivm.reg_spi_rw","0x29C","32","0x0018_C000","0:20","20","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","APB slave bank user key"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_SCK_DRV","IVM_SPI_SCK_DRV","ivm.spi_sck_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:0,1:1","0","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","SPI_SCK pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_SS_DRV","IVM_SPI_SS_DRV","ivm.spi_ss_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:2,1:3","2","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","SPI_SS pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_MOSI_DRV","IVM_SPI_MOSI_DRV","ivm.spi_mosi_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:4,1:5","4","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","SPI_MOSI pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_MISO_DRV","IVM_SPI_MISO_DRV","ivm.spi_miso_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:6,1:7","6","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","SPI_MISO pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.SPI_READY_DRV","IVM_SPI_READY_DRV","ivm.spi_ready_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","SPI_READY pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.DIG_CLK_IN_DRV","IVM_DIG_CLK_IN_DRV","ivm.dig_clk_in_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:10,1:11","10","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","DIG_CLK_IN pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.VBUS_DET_DRV","IVM_VBUS_DET_DRV","ivm.vbus_det_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:12,1:13","12","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true","VBUS_DET pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.ERROR_DET_B_DRV","IVM_ERROR_DET_B_DRV","ivm.error_det_b_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:14,1:15","14","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","ERROR_DET_B pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.IL_ZC_DET_DRV","IVM_IL_ZC_DET_DRV","ivm.il_zc_det_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:16,1:17","16","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","IL_ZC_DET pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.DTEST1_DRV","IVM_DTEST1_DRV","ivm.dtest1_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:18,1:19","18","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","TEST1 pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.DTEST2_DRV","IVM_DTEST2_DRV","ivm.dtest2_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:20,1:21","20","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","TEST2 pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.GPIO1_DRV","IVM_GPIO1_DRV","ivm.gpio1_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:22,1:23","22","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","GPIO1 pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_DRIVE_STRENGTH_RW.GPIO2_DRV","IVM_GPIO2_DRV","ivm.gpio2_drv","IVM.REG_DRIVE_STRENGTH_RW","IVM_REG_DRIVE_STRENGTH_RW","ivm.reg_drive_strength_rw","0x300","32","0x0155_6555","0:24,1:25","24","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true","GPIO2 pin slewrate control
00: 1 mA (1 MA)         
01: 2 mA (2 MA) 
10: 4 mA (4 MA) 
11: 8 mA (8 MA)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_SCK_PD_EN","IVM_SPI_SCK_PD_EN","ivm.spi_sck_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:0","0","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_SCK pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_SCK_PRES_EN","IVM_SPI_SCK_PRES_EN","ivm.spi_sck_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:1","1","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_SCK pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_SS_PD_EN","IVM_SPI_SS_PD_EN","ivm.spi_ss_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI_SS pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_SS_PRES_EN","IVM_SPI_SS_PRES_EN","ivm.spi_ss_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:3","3","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_SS pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_MOSI_PD_EN","IVM_SPI_MOSI_PD_EN","ivm.spi_mosi_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_MOSI pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_MOSI_PRES_EN","IVM_SPI_MOSI_PRES_EN","ivm.spi_mosi_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:5","5","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_MOSI pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_MISO_PD_EN","IVM_SPI_MISO_PD_EN","ivm.spi_miso_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:6","6","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_MISO pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_MISO_PRES_EN","IVM_SPI_MISO_PRES_EN","ivm.spi_miso_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:7","7","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_MISO pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_READY_PD_EN","IVM_SPI_READY_PD_EN","ivm.spi_ready_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:8","8","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_READY pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.SPI_READY_PRES_EN","IVM_SPI_READY_PRES_EN","ivm.spi_ready_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:9","9","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_READY pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.DIG_CLK_IN_PD_EN","IVM_DIG_CLK_IN_PD_EN","ivm.dig_clk_in_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:10","10","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","DIG_CLK_IN pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.DIG_CLK_IN_PRES_EN","IVM_DIG_CLK_IN_PRES_EN","ivm.dig_clk_in_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:11","11","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","DIG_CLK_IN pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.VBUS_DET_PD_EN","IVM_VBUS_DET_PD_EN","ivm.vbus_det_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:12","12","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","VBUS_DET pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.VBUS_DET_PRES_EN","IVM_VBUS_DET_PRES_EN","ivm.vbus_det_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:13","13","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","VBUS_DET pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.ERROR_DET_B_PD_EN","IVM_ERROR_DET_B_PD_EN","ivm.error_det_b_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","ERROR_DET_B pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.ERROR_DET_B_PRES_EN","IVM_ERROR_DET_B_PRES_EN","ivm.error_det_b_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:15","15","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","ERROR_DET_B pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.IL_ZC_DET_PD_EN","IVM_IL_ZC_DET_PD_EN","ivm.il_zc_det_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:16","16","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","IL_ZC_DET pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.IL_ZC_DET_PRES_EN","IVM_IL_ZC_DET_PRES_EN","ivm.il_zc_det_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:17","17","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","IL_ZC_DET pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.DTEST1_PD_EN","IVM_DTEST1_PD_EN","ivm.dtest1_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:18","18","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","DTEST1 pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.DTEST1_PRES_EN","IVM_DTEST1_PRES_EN","ivm.dtest1_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:19","19","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","DTEST1 pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.DTEST2_PD_EN","IVM_DTEST2_PD_EN","ivm.dtest2_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:20","20","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","DTEST2 pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.DTEST2_PRES_EN","IVM_DTEST2_PRES_EN","ivm.dtest2_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:21","21","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","DTEST2 pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.GPIO1_PD_EN","IVM_GPIO1_PD_EN","ivm.gpio1_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:22","22","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","GPIO1 pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.GPIO1_PRES_EN","IVM_GPIO1_PRES_EN","ivm.gpio1_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:23","23","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","GPIO1 pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_UP_DOWN_EN_RW.GPIO2_PD_EN","IVM_GPIO2_PD_EN","ivm.gpio2_pd_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:24","24","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","GPIO2 pin pull down resistor control
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_UP_DOWN_EN_RW.GPIO2_PRES_EN","IVM_GPIO2_PRES_EN","ivm.gpio2_pres_en","IVM.REG_PULL_UP_DOWN_EN_RW","IVM_REG_PULL_UP_DOWN_EN_RW","ivm.reg_pull_up_down_en_rw","0x304","32","0x0157_BFFB","0:25","25","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","GPIO2 pin pull up/down resistor control
0: Pad in Hi-Z      (PAD_IS_Hi_Z)         
1: Resistor enabled (RESISTOR_ENABLED)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_SCK_IE","IVM_SPI_SCK_IE","ivm.spi_sck_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:0","0","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_SCK pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_SCK_OE","IVM_SPI_SCK_OE","ivm.spi_sck_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI_SCK pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_SS_IE","IVM_SPI_SS_IE","ivm.spi_ss_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:2","2","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_SS pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_SS_OE","IVM_SPI_SS_OE","ivm.spi_ss_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI_SS pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_MOSI_IE","IVM_SPI_MOSI_IE","ivm.spi_mosi_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_MISO pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_MOSI_OE","IVM_SPI_MOSI_OE","ivm.spi_mosi_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI_MISO pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_MISO_IE","IVM_SPI_MISO_IE","ivm.spi_miso_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI_MISO pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_MISO_OE","IVM_SPI_MISO_OE","ivm.spi_miso_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:7","7","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_MISO pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_READY_IE","IVM_SPI_READY_IE","ivm.spi_ready_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SPI_READY pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.SPI_READY_OE","IVM_SPI_READY_OE","ivm.spi_ready_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:9","9","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SPI_READY pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DIG_CLK_IN_IE","IVM_DIG_CLK_IN_IE","ivm.dig_clk_in_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:10","10","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","DIG_CLK_IN pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DIG_CLK_IN_OE","IVM_DIG_CLK_IN_OE","ivm.dig_clk_in_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","DIG_CLK_IN pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.VBUS_DET_IE","IVM_VBUS_DET_IE","ivm.vbus_det_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","VBUS_DET pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.VBUS_DET_OE","IVM_VBUS_DET_OE","ivm.vbus_det_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:13","13","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","VBUS_DET pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.ERROR_DET_B_IE","IVM_ERROR_DET_B_IE","ivm.error_det_b_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","ERROR_DET_B pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.ERROR_DET_B_OE","IVM_ERROR_DET_B_OE","ivm.error_det_b_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:15","15","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","ERROR_DET_B pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.IL_ZC_DET_IE","IVM_IL_ZC_DET_IE","ivm.il_zc_det_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","IL_ZC_DET pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.IL_ZC_DET_OE","IVM_IL_ZC_DET_OE","ivm.il_zc_det_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:17","17","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","IL_ZC_DET pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DTEST1_IE","IVM_DTEST1_IE","ivm.dtest1_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","DTEST1 pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DTEST1_OE","IVM_DTEST1_OE","ivm.dtest1_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:19","19","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","DTEST1 pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DTEST2_IE","IVM_DTEST2_IE","ivm.dtest2_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:20","20","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","DTEST2 pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.DTEST2_OE","IVM_DTEST2_OE","ivm.dtest2_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:21","21","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","DTEST2 pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.GPIO1_IE","IVM_GPIO1_IE","ivm.gpio1_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:22","22","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","GPIO1 pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.GPIO1_OE","IVM_GPIO1_OE","ivm.gpio1_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:23","23","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","GPIO1 pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.GPIO2_IE","IVM_GPIO2_IE","ivm.gpio2_ie","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","GPIO2 pin input enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_PULL_INPUT_OUTPUT_EN_RW.GPIO2_OE","IVM_GPIO2_OE","ivm.gpio2_oe","IVM.REG_PULL_INPUT_OUTPUT_EN_RW","IVM_REG_PULL_INPUT_OUTPUT_EN_RW","ivm.reg_pull_input_output_en_rw","0x308","32","0x02AA_A695","0:25","25","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","GPIO2 pin output enable
0: Disable  (DISABLE)      
1: Enable   (ENABLE)"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_0","IVM_DEBUG_IN_EN_0","ivm.debug_in_en_0","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of dd_ph1_il_oc_det by debug_in[0]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_1","IVM_DEBUG_IN_EN_1","ivm.debug_in_en_1","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of dd_ph2_il_oc_det by debug_in[1]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_2","IVM_DEBUG_IN_EN_2","ivm.debug_in_en_2","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of dd_ph3_il_oc_det by debug_in[2]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_3","IVM_DEBUG_IN_EN_3","ivm.debug_in_en_3","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of dd_ph4_il_oc_det by debug_in[3]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_4","IVM_DEBUG_IN_EN_4","ivm.debug_in_en_4","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of ds_aon_vddsns_uvlo by debug_in[4]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_5","IVM_DEBUG_IN_EN_5","ivm.debug_in_en_5","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of ds_aon_vddsns_ovp by debug_in[5]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_6","IVM_DEBUG_IN_EN_6","ivm.debug_in_en_6","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of ds_aon_vbus_uvlo by debug_in[6]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_7","IVM_DEBUG_IN_EN_7","ivm.debug_in_en_7","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of ds_aon_vbus_ovp by debug_in[7]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_8","IVM_DEBUG_IN_EN_8","ivm.debug_in_en_8","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of ds_aon_detach by debug_in[8]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_9","IVM_DEBUG_IN_EN_9","ivm.debug_in_en_9","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of irq_temp_err by debug_in[9]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_10","IVM_DEBUG_IN_EN_10","ivm.debug_in_en_10","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:10","10","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of irq_temp_warn by debug_in[10]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_11","IVM_DEBUG_IN_EN_11","ivm.debug_in_en_11","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of clk_ifet_ibus by debug_in[11]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_12","IVM_DEBUG_IN_EN_12","ivm.debug_in_en_12","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of clk_indcs_pp by debug_in[12]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_13","IVM_DEBUG_IN_EN_13","ivm.debug_in_en_13","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of clk_ifet_cp by debug_in[13]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_14","IVM_DEBUG_IN_EN_14","ivm.debug_in_en_14","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of clk_negcp by debug_in[14]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_15","IVM_DEBUG_IN_EN_15","ivm.debug_in_en_15","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of clk_160k by debug_in[15]"
"IVM.REG_DEBUG_IN_EN_RW.DEBUG_IN_EN_16","IVM_DEBUG_IN_EN_16","ivm.debug_in_en_16","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Enable of forcing of glitchless mux selctor (async_sel) by debug_in[16]"
"IVM.REG_DEBUG_IN_EN_RW.SPARE_DEBUG_IN_EN","IVM_SPARE_DEBUG_IN_EN","ivm.spare_debug_in_en","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:17,1:18,2:19,3:20","17","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Spare enable"
"IVM.REG_DEBUG_IN_EN_RW.DD_PH1_IL_OC_DET_ACT_MASK","IVM_DD_PH1_IL_OC_DET_ACT_MASK","ivm.dd_ph1_il_oc_det_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:21","21","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if dd_ph1_il_oc_det happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen. 
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_EN_RW.DD_PH2_IL_OC_DET_ACT_MASK","IVM_DD_PH2_IL_OC_DET_ACT_MASK","ivm.dd_ph2_il_oc_det_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:22","22","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if dd_ph2_il_oc_det happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen. 
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_EN_RW.DD_PH3_IL_OC_DET_ACT_MASK","IVM_DD_PH3_IL_OC_DET_ACT_MASK","ivm.dd_ph3_il_oc_det_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:23","23","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if dd_ph3_il_oc_det happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen.
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_EN_RW.DD_PH4_IL_OC_DET_ACT_MASK","IVM_DD_PH4_IL_OC_DET_ACT_MASK","ivm.dd_ph4_il_oc_det_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:24","24","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if dd_ph4_il_oc_det happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen.
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_EN_RW.DS_AON_VDDSNS_UVLO_ACT_MASK","IVM_DS_AON_VDDSNS_UVLO_ACT_MASK","ivm.ds_aon_vddsns_uvlo_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:25","25","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if ds_aon_vddsns_uvlo happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen.
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen 
1: mask on, actions happen"
"IVM.REG_DEBUG_IN_EN_RW.DS_AON_VDDSNS_OVP_ACT_MASK","IVM_DS_AON_VDDSNS_OVP_ACT_MASK","ivm.ds_aon_vddsns_ovp_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:26","26","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if ds_aon_vddsns_ovp happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen.
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_EN_RW.DS_AON_VBUS_UVLO_ACT_MASK","IVM_DS_AON_VBUS_UVLO_ACT_MASK","ivm.ds_aon_vbus_uvlo_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:27","27","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if ds_aon_vbus_uvlo happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen. 
1: mask on, actions happen"
"IVM.REG_DEBUG_IN_EN_RW.DS_AON_VBUS_OVP_ACT_MASK","IVM_DS_AON_VBUS_OVP_ACT_MASK","ivm.ds_aon_vbus_ovp_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:28","28","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if ds_aon_vbus_ovp happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen. 
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_EN_RW.DS_AON_DETACH_ACT_MASK","IVM_DS_AON_DETACH_ACT_MASK","ivm.ds_aon_detach_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:29","29","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if ds_aon_detach happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen. 
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_EN_RW.IRQ_TEMP_ERR_ACT_MASK","IVM_IRQ_TEMP_ERR_ACT_MASK","ivm.irq_temp_err_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:30","30","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if irq_temp_err happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen. 
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_EN_RW.IRQ_TEMP_WARN_ACT_MASK","IVM_IRQ_TEMP_WARN_ACT_MASK","ivm.irq_temp_warn_act_mask","IVM.REG_DEBUG_IN_EN_RW","IVM_REG_DEBUG_IN_EN_RW","ivm.reg_debug_in_en_rw","0x30C","32","0xFFE0_0000","0:31","31","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","Masks interrupt actions of turning off input switch (ds_ifet_en) and drive HiZ if irq_temp_warn happens
0: no mask, automatic shutdown/HiZ for this interrupt source will happen 
1: mask on, no automatic shutdown/HiZ for this interrupt source will happen"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_0","IVM_DEBUG_IN_0","ivm.debug_in_0","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for dd_ph1_il_oc_det"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_1","IVM_DEBUG_IN_1","ivm.debug_in_1","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for dd_ph2_il_oc_det"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_2","IVM_DEBUG_IN_2","ivm.debug_in_2","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for dd_ph3_il_oc_det"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_3","IVM_DEBUG_IN_3","ivm.debug_in_3","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for dd_ph4_il_oc_det"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_4","IVM_DEBUG_IN_4","ivm.debug_in_4","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for ds_aon_vddsns_uvlo"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_5","IVM_DEBUG_IN_5","ivm.debug_in_5","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for ds_aon_vddsns_ovp"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_6","IVM_DEBUG_IN_6","ivm.debug_in_6","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for ds_aon_vbus_uvlo"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_7","IVM_DEBUG_IN_7","ivm.debug_in_7","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for ds_aon_vbus_ovp"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_8","IVM_DEBUG_IN_8","ivm.debug_in_8","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for ds_aon_detach"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_9","IVM_DEBUG_IN_9","ivm.debug_in_9","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for irq_temp_err"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_10","IVM_DEBUG_IN_10","ivm.debug_in_10","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:10","10","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for irq_temp_warn"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_11","IVM_DEBUG_IN_11","ivm.debug_in_11","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:11","11","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for clk_ifet_ibus"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_12","IVM_DEBUG_IN_12","ivm.debug_in_12","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:12","12","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for clk_indcs_pp"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_13","IVM_DEBUG_IN_13","ivm.debug_in_13","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for clk_ifet_cp"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_14","IVM_DEBUG_IN_14","ivm.debug_in_14","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for clk_negcp"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_15","IVM_DEBUG_IN_15","ivm.debug_in_15","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for clk_160k"
"IVM.REG_DEBUG_IN_RW.DEBUG_IN_16","IVM_DEBUG_IN_16","ivm.debug_in_16","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Forced value for glitchless mux selctor (async_sel)"
"IVM.REG_DEBUG_IN_RW.SPARE_DEBUG_IN","IVM_SPARE_DEBUG_IN","ivm.spare_debug_in","IVM.REG_DEBUG_IN_RW","IVM_REG_DEBUG_IN_RW","ivm.reg_debug_in_rw","0x314","32","0x0000_0000","0:17,1:18,2:19,3:20","17","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","Spare forced value"
"IVM_TEMPMON.TEMP_WARN_CONFIG.TEMP_WARN_THLD","IVM_TEMPMON_TEMP_WARN_THLD","ivm_tempmon.temp_warn_thld","IVM_TEMPMON.TEMP_WARN_CONFIG","IVM_TEMPMON_TEMP_WARN_CONFIG","ivm_tempmon.temp_warn_config","0x400","32","0x0000_0000","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","Over-temperature warning threshold configuration
00 = 105 C
01 = 115 C
10 = 125 C
11 = 135 C"
"IVM_TEMPMON.TEMP_STS.TEMP_STS","IVM_TEMPMON_TEMP_STS","ivm_tempmon.filtered_temp_result","IVM_TEMPMON.TEMP_STS","IVM_TEMPMON_TEMP_STS","ivm_tempmon.temp_sts","0x404","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8","0","9","RO","0x000","0x000","Y","none","Y","U9.0","N","internal: true","9 bit value (2 s compliments (s,8) where lsb represents 1 degree C
valid range from -64 to + 176 C
this result is after the IIR filter"
"IVM_TEMPMON.STATUS.TEMPMON_ENABLED","IVM_TEMPMON_TEMPMON_ENABLED","ivm_tempmon.tempmon_enabled","IVM_TEMPMON.STATUS","IVM_TEMPMON_STATUS","ivm_tempmon.status","0x408","32","0x0000_0000","0:0","0","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","0 = tempMon block is disabled
1 = tempMon block is enabled"
"IVM_TEMPMON.STATUS.TEMP_IS_VALID","IVM_TEMPMON_TEMP_IS_VALID","ivm_tempmon.temp_is_valid","IVM_TEMPMON.STATUS","IVM_TEMPMON_STATUS","ivm_tempmon.status","0x408","32","0x0000_0000","0:1","1","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","0 = tempMon data (temperature outputs) are not valid
1 = tempMon data (temperature outputs) are valid"
"IVM_TEMPMON.STATUS.TEMPMON_WARN_STS","IVM_TEMPMON_TEMPMON_WARN_STS","ivm_tempmon.tempmon_warn_sts","IVM_TEMPMON.STATUS","IVM_TEMPMON_STATUS","ivm_tempmon.status","0x408","32","0x0000_0000","0:3","3","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","0 = Temperature is below warning threshold
1 = Temperature is above warning threshold"
"IVM_TEMPMON.STATUS.TEMPMON_ERR_STS","IVM_TEMPMON_TEMPMON_ERR_STS","ivm_tempmon.tempmon_err_sts","IVM_TEMPMON.STATUS","IVM_TEMPMON_STATUS","ivm_tempmon.status","0x408","32","0x0000_0000","0:4","4","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","0 = Temperature is below error threshold
1 = Temperature is above error threshold"
"IVM_TEMPMON.TEMP_ERR_CONFIG.TEMP_ERR_THLD_OVERIDE_EN","IVM_TEMPMON_TEMP_ERR_THLD_OVERIDE_EN","ivm_tempmon.temp_err_thld_overide_en","IVM_TEMPMON.TEMP_ERR_CONFIG","IVM_TEMPMON_TEMP_ERR_CONFIG","ivm_tempmon.temp_err_config","0x40C","32","0x0003_E92C","0:0","0","1","WO","0x0","0x0","Y","user","N","U1.0","N","user_key: true
internal: true","Over-temperature error threshold overide enable"
"IVM_TEMPMON.TEMP_ERR_CONFIG.TEMP_ERR_THLD_OVERIDE_VAL","IVM_TEMPMON_TEMP_ERR_THLD_OVERIDE_VAL","ivm_tempmon.temp_err_thld_overide_val","IVM_TEMPMON.TEMP_ERR_CONFIG","IVM_TEMPMON_TEMP_ERR_CONFIG","ivm_tempmon.temp_err_config","0x40C","32","0x0003_E92C","0:1,1:2,2:3,3:4,4:5,5:6,6:7,7:8,8:9","1","9","WO","0x096","0x096","Y","user","N","U9.0","N","user_key: true
internal: true","Over-temperature error threshold overide enable"
"IVM_TEMPMON.TEMP_ERR_CONFIG.TEMP_WARN_THLD_OVERIDE_EN","IVM_TEMPMON_TEMP_WARN_THLD_OVERIDE_EN","ivm_tempmon.temp_warn_thld_overide_en","IVM_TEMPMON.TEMP_ERR_CONFIG","IVM_TEMPMON_TEMP_ERR_CONFIG","ivm_tempmon.temp_err_config","0x40C","32","0x0003_E92C","0:10","10","1","WO","0x0","0x0","Y","user","N","U1.0","N","user_key: true
internal: true","Over-temperature warning threshold overide enable"
"IVM_TEMPMON.TEMP_ERR_CONFIG.TEMP_WARN_THLD_OVERIDE_VAL","IVM_TEMPMON_TEMP_WARN_THLD_OVERIDE_VAL","ivm_tempmon.temp_warn_thld_overide_val","IVM_TEMPMON.TEMP_ERR_CONFIG","IVM_TEMPMON_TEMP_ERR_CONFIG","ivm_tempmon.temp_err_config","0x40C","32","0x0003_E92C","0:11,1:12,2:13,3:14,4:15,5:16,6:17,7:18,8:19","11","9","WO","0x07D","0x07D","Y","user","N","U9.0","N","user_key: true
internal: true","Over-temperature warning threshold overide enable"
"IVM_TEMPMON.ENABLES_AND_CODES_ANA.SAR_TEMP_ANA_ENABLED","IVM_TEMPMON_SAR_TEMP_ANA_ENABLED","ivm_tempmon.sar_temp_ana_enabled","IVM_TEMPMON.ENABLES_AND_CODES_ANA","IVM_TEMPMON_ENABLES_AND_CODES_ANA","ivm_tempmon.enables_and_codes_ana","0x410","32","0x0000_0000","0:0","0","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","SARADC analog is enabled (controlled through SARADC FSM)
0 = disabled
1 = enabled"
"IVM_TEMPMON.ENABLES_AND_CODES_ANA.SAR_TEMP_ANA_AZ_CLK","IVM_TEMPMON_SAR_TEMP_ANA_AZ_CLK","ivm_tempmon.sar_temp_ana_az_clk","IVM_TEMPMON.ENABLES_AND_CODES_ANA","IVM_TEMPMON_ENABLES_AND_CODES_ANA","ivm_tempmon.enables_and_codes_ana","0x410","32","0x0000_0000","0:1","1","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","SARADC analog auto-zero clock is enabled (controlled through SARADC FSM)
0 = disabled
1 = enabled"
"IVM_TEMPMON.ENABLES_AND_CODES_ANA.SAR_TEMP_ANA_COMPARATOR_RESULT","IVM_TEMPMON_SAR_TEMP_ANA_COMPARATOR_RESULT","ivm_tempmon.sar_temp_ana_comparator_result","IVM_TEMPMON.ENABLES_AND_CODES_ANA","IVM_TEMPMON_ENABLES_AND_CODES_ANA","ivm_tempmon.enables_and_codes_ana","0x410","32","0x0000_0000","0:2","2","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","SARADC analog comparator value coming back based opon enables and SARADC
control word sent to analog"
"IVM_TEMPMON.ENABLES_AND_CODES_ANA.SAR_TEMP_ANA_CODE_RESULT","IVM_TEMPMON_SAR_TEMP_ANA_CODE_RESULT","ivm_tempmon.sar_temp_ana_code_result","IVM_TEMPMON.ENABLES_AND_CODES_ANA","IVM_TEMPMON_ENABLES_AND_CODES_ANA","ivm_tempmon.enables_and_codes_ana","0x410","32","0x0000_0000","0:3,1:4,2:5,3:6,4:7,5:8,6:9","3","7","RO","0x00","0x00","Y","none","Y","U7.0","N","internal: true","SARADC analog SAR control word value is (controlled through SARADC
FSM)"
"IVM_TEMPMON.ENABLES_AND_CODES_ANA.SAR_TEMP_RESULT","IVM_TEMPMON_SAR_TEMP_RESULT","ivm_tempmon.sar_temp_result","IVM_TEMPMON.ENABLES_AND_CODES_ANA","IVM_TEMPMON_ENABLES_AND_CODES_ANA","ivm_tempmon.enables_and_codes_ana","0x410","32","0x0000_0000","0:10,1:11,2:12,3:13,4:14,5:15,6:16","10","7","RO","0x00","0x00","Y","none","Y","U7.0","N","internal: true","SARADC resulting value based on comparator value coming back and the analog control word going out
Convert to actual temperature (in degrees C) with this general equation
T(SARADC) = ROUND(( DUT_TEMP(c) - TEMP_OFFSET_OTP_VAL) / (-(TEMP_GAIN_OTP_VAL*2)))
where TEMP_OFFSET_TOP_VAL is generally about 180 (decimal), 
and TEMP_GAIN_OTP_VAL lookup table value is generally about 1.078125 (decimal)"
"IVM_TEMPMON.ENABLES_AND_CODES_ANA.SAR_TEMP_VALID","IVM_TEMPMON_SAR_TEMP_VALID","ivm_tempmon.sar_temp_valid","IVM_TEMPMON.ENABLES_AND_CODES_ANA","IVM_TEMPMON_ENABLES_AND_CODES_ANA","ivm_tempmon.enables_and_codes_ana","0x410","32","0x0000_0000","0:17","17","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","SARADC flag (pulse) that signifies the end of a SARADC conversion
0 = conversion not running, or running but not completed
1 = conversion is completed and result value is the final result of the SARADC conversion"
"IVM_TEMPMON.ENABLES_AND_CODES_ANA.TEMPMON_ENABLED_COPY","IVM_TEMPMON_TEMPMON_ENABLED_COPY","ivm_tempmon.tempmon_enabled_copy","IVM_TEMPMON.ENABLES_AND_CODES_ANA","IVM_TEMPMON_ENABLES_AND_CODES_ANA","ivm_tempmon.enables_and_codes_ana","0x410","32","0x0000_0000","0:31","31","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","0 = tempMon block is disabled
1 = tempMon block is enabled"
"IVM_TEMPMON.ENABLES_AND_CODES_DIG.CALIBR_TEMP_RESULT","IVM_TEMPMON_CALIBR_TEMP_RESULT","ivm_tempmon.calibr_temp_result","IVM_TEMPMON.ENABLES_AND_CODES_DIG","IVM_TEMPMON_ENABLES_AND_CODES_DIG","ivm_tempmon.enables_and_codes_dig","0x414","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8","0","9","RO","0x000","0x000","Y","none","Y","U9.0","N","internal: true","9 bit value (2 s compliments (s,8) where lsb represents 1 degree C
valid range from -64 to + 176 C
this result is after the moving average filter"
"IVM_TEMPMON.ENABLES_AND_CODES_DIG.CALIBR_TEMP_VALID","IVM_TEMPMON_CALIBR_TEMP_VALID","ivm_tempmon.calibr_temp_valid","IVM_TEMPMON.ENABLES_AND_CODES_DIG","IVM_TEMPMON_ENABLES_AND_CODES_DIG","ivm_tempmon.enables_and_codes_dig","0x414","32","0x0000_0000","0:15","15","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Moving Average flag (pulse) that signifies the end of averaging calculation
0 = conversion not running, or running but not completed
1 = conversion is completed and result value is the final result of current sample combined with the average filter value"
"IVM_TEMPMON.ENABLES_AND_CODES_DIG.FILTERED_TEMP_OVFL","IVM_TEMPMON_FILTERED_TEMP_OVFL","ivm_tempmon.filtered_temp_ovfl","IVM_TEMPMON.ENABLES_AND_CODES_DIG","IVM_TEMPMON_ENABLES_AND_CODES_DIG","ivm_tempmon.enables_and_codes_dig","0x414","32","0x0000_0000","0:30","30","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","Moving Aveoverflow / underflow detected flag (after all filtering and calculations)
0 = the resulting temperature value is between -64 and +176 C
1 = the resulting temperature value has gone beyond the valid ranges supported (as noted in line above)"
"IVM_TEMPMON.ENABLES_AND_CODES_DIG.FILTERED_TEMP_VALID","IVM_TEMPMON_FILTERED_TEMP_VALID","ivm_tempmon.filtered_temp_valid","IVM_TEMPMON.ENABLES_AND_CODES_DIG","IVM_TEMPMON_ENABLES_AND_CODES_DIG","ivm_tempmon.enables_and_codes_dig","0x414","32","0x0000_0000","0:31","31","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","IIR Filter flag (pulse) that signifies the end of IIR calculation
0 = conversion not running, or running but not completed
1 = conversion is completed and result value is the final result of current sample combined with the IIR filter value"
"IVM_TEMPMON.CALIBR_STATUS.TEMP_GAIN_CAL_CODE_RSLT","IVM_TEMPMON_TEMP_GAIN_CAL_CODE_RSLT","ivm_tempmon.temp_gain_cal_code_rslt","IVM_TEMPMON.CALIBR_STATUS","IVM_TEMPMON_CALIBR_STATUS","ivm_tempmon.calibr_status","0x418","32","0x00B4_0011","0:0,1:1,2:2,3:3,4:4","0","5","RO","0x11","0x11","Y","none","Y","U5.0","N","internal: true","initial value comes from hard-wired default 0x11 (17d) when in reset, otherwise will come form gain_otp_val register value which defaults to 0x11 (17d)
can be overwritten via i2c register writes or OTP writes at initialization (reset release)"
"IVM_TEMPMON.CALIBR_STATUS.TEMP_GAIN_COMPARATOR_RSLT","IVM_TEMPMON_TEMP_GAIN_COMPARATOR_RSLT","ivm_tempmon.temp_gain_comparator_rslt","IVM_TEMPMON.CALIBR_STATUS","IVM_TEMPMON_CALIBR_STATUS","ivm_tempmon.calibr_status","0x418","32","0x00B4_0011","0:5","5","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","while sweeping gain value from 0 to max code, this value will be set
when internally calculated temperature result equals or passes the TEMP_REF_CODE"
"IVM_TEMPMON.CALIBR_STATUS.TEMP_GAIN_OVERFLOW_RSLT","IVM_TEMPMON_TEMP_GAIN_OVERFLOW_RSLT","ivm_tempmon.temp_gain_overflow_rslt","IVM_TEMPMON.CALIBR_STATUS","IVM_TEMPMON_CALIBR_STATUS","ivm_tempmon.calibr_status","0x418","32","0x00B4_0011","0:6","6","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","flag goes high if during the gain sweep calibration step the resulting
temperature calculation goes outside the valid range"
"IVM_TEMPMON.CALIBR_STATUS.TEMP_OFFSET_CAL_CODE_RSLT","IVM_TEMPMON_TEMP_OFFSET_CAL_CODE_RSLT","ivm_tempmon.temp_offset_cal_code_rslt","IVM_TEMPMON.CALIBR_STATUS","IVM_TEMPMON_CALIBR_STATUS","ivm_tempmon.calibr_status","0x418","32","0x00B4_0011","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24","16","9","RO","0x0B4","0x0B4","Y","none","Y","U9.0","N","internal: true","initial value comes from hard-wired default 0x0B4 (180d) when in reset, otherwise will come form offset_otp_val register value which defaults to 0x0B4 (180d)
can be overwritten via i2c register writes or OTP writes at initialization (reset release)"
"IVM_TEMPMON.CALIBR_STATUS.TEMP_OFFSET_COMPARATOR_RSLT","IVM_TEMPMON_TEMP_OFFSET_COMPARATOR_RSLT","ivm_tempmon.temp_offset_comparator_rslt","IVM_TEMPMON.CALIBR_STATUS","IVM_TEMPMON_CALIBR_STATUS","ivm_tempmon.calibr_status","0x418","32","0x00B4_0011","0:25","25","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","while sweeping offset value from 0 to max code, this value will be
set when internally calculated temperature result equals or passes the TEMP_REF_CODE"
"IVM_TEMPMON.CALIBR_STATUS.TEMP_OFFSET_OVERFLOW_RSLT","IVM_TEMPMON_TEMP_OFFSET_OVERFLOW_RSLT","ivm_tempmon.temp_offset_overflow_rslt","IVM_TEMPMON.CALIBR_STATUS","IVM_TEMPMON_CALIBR_STATUS","ivm_tempmon.calibr_status","0x418","32","0x00B4_0011","0:26","26","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","flag goes high if during the offset sweep calibration step the resulting
temperature calculation goes outside the valid range"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_LSBS_WAIT_TIME","IVM_TEMPMON_SAR_LSBS_WAIT_TIME","ivm_tempmon.sar_lsbs_wait_time","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:0,1:1","0","2","WO","0x1","0x1","Y","user","N","U2.0","N","user_key: true
internal: true","determines dwell time before checking comparator result from analog for all but the MSB of the SARADC conversion
number of clock periods (5.35 us clock period nominally)
0 - 1 clock
1 - 2 clocks
2 - 3 clocks
3 - 4 clocks"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_MSB_WAIT_TIME","IVM_TEMPMON_SAR_MSB_WAIT_TIME","ivm_tempmon.sar_msb_wait_time","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:2,1:3","2","2","WO","0x1","0x1","Y","user","N","U2.0","N","user_key: true
internal: true","determines dwell time before checking comparator result from analog for only the MSB of the SARADC conversion
number of clock periods (5.35 us clock period nominally)
0 - 3 clocks
1 - 4 clocks
2 - 5 clocks
3 - 6 clocks"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_AZ_ENABLE","IVM_TEMPMON_SAR_AZ_ENABLE","ivm_tempmon.sar_az_enable","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:4","4","1","WO","0x1","0x1","Y","user","N","U1.0","N","user_key: true
internal: true","determines whether the auto-zero state is enabled for a conversion
0 = disabled
1 - enabled"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_AZ_CLK_PAUSE_TIME","IVM_TEMPMON_SAR_AZ_CLK_PAUSE_TIME","ivm_tempmon.sar_az_clk_pause_time","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:5,1:6","5","2","WO","0x1","0x1","Y","user","N","U2.0","N","user_key: true
internal: true","determines dwell time before auto-zero clock is asserted during auto-zero phase of conversion                 0 = 3 clocks
1 - 4 clocks
2 - 5 clocks
3 - 6 clocks"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_ANA_PDN_DURING_PAUSE","IVM_TEMPMON_SAR_ANA_PDN_DURING_PAUSE","ivm_tempmon.sar_ana_pdn_during_pause","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:7","7","1","WO","0x1","0x1","Y","user","N","U1.0","N","user_key: true
internal: true","determines if the analog pdnb control is set during the PAUSE state (between conversions)
0 - analog stays powered during wait times between conversions (when conversions are not continuous)
1 - analog powers down during wait times between conversions (when conversions are not continuous)"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_AZ_CLK_HIGH_TIME","IVM_TEMPMON_SAR_AZ_CLK_HIGH_TIME","ivm_tempmon.sar_az_clk_high_time","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:8,1:9","8","2","WO","0x1","0x1","Y","user","N","U2.0","N","user_key: true
internal: true","determines  auto-zero clock high time during auto-zero phase of conversion
0 - 3 clocks
1 - 4 clocks
2 - 5 clocks
3 - 6 clocks"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_CONV_CONTINUOUS","IVM_TEMPMON_SAR_CONV_CONTINUOUS","ivm_tempmon.sar_conv_continuous","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:10","10","1","WO","0x0","0x0","Y","user","N","U1.0","N","user_key: true
internal: true","determines whether PAUSE state of SARADC FSM is skipped or not;
0 - sample update rate is based upon the *INTERVAL_TIME* register settings
1 - sample update rate occurs continuously, i.e. when a conversion completes, it jumps to starting the next conversion immediately"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_CONV_INTERVAL_TIME","IVM_TEMPMON_SAR_CONV_INTERVAL_TIME","ivm_tempmon.sar_conv_interval_time","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:11,1:12,2:13","11","3","WO","0x0","0x0","Y","user","N","U3.0","N","user_key: true
internal: true","Duration in PAUSE state (SARADC not active, no conversion occuring)
Options for 0 - 1 ms, 1 - 5 ms, 2 - 10 ms, 3 - 20 ms, 4 - 30 ms, 
5 - 40 ms, 6 - 50 ms, 7 = 63 ms 
(note for this particular project, the selection between using this register and the interval_time_fast register
is hard-tied so that only the INTERVAL_TIME_FAST register is used)"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_CONV_INTERVAL_TIME_FAST","IVM_TEMPMON_SAR_CONV_INTERVAL_TIME_FAST","ivm_tempmon.sar_conv_interval_time_fast","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:14,1:15","14","2","WO","0x1","0x1","Y","user","N","U2.0","N","user_key: true
internal: true","Duration in PAUSE state in FAST mode (duration of wait time between conversions)
0 - 0 ms
1 - 1 ms
2 - 2 ms
3 - 4 ms"
"IVM_TEMPMON.TEST_CONFIGURATIONS.SAR_RAW_AVG_SEL","IVM_TEMPMON_SAR_RAW_AVG_SEL","ivm_tempmon.sar_raw_avg_sel","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:16,1:17","16","2","WO","0x3","0x3","Y","user","N","U2.0","N","user_key: true
internal: true","determines the moving average filter setting
0 - 1 sample result output
1 - 2 samples average result output
2 - 4 samples average result output
3 - 8 samples average result output"
"IVM_TEMPMON.TEST_CONFIGURATIONS.TEMP_IIR_FILT_SEL","IVM_TEMPMON_TEMP_IIR_FILT_SEL","ivm_tempmon.temp_iir_filt_sel","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:18,1:19","18","2","WO","0x3","0x3","Y","user","N","U2.0","N","user_key: true
internal: true","determines the IIR filter setting
0 - 1024 samples filtered result output
1 - 512 samples filtered result output
2 - 256 samples filtered result output
3 - 128 samples filtered result output
(note for this project, the filtered result (under all conditions will result in the temperature result lagging by too much the actual dut temperature, so the filtered result should not be used as a general practice))
(note is because previously the sample update rate was continuous, but now the rate is by default only updated every 1 ms)"
"IVM_TEMPMON.TEST_CONFIGURATIONS.TEMP_REPORT_RESULT_UNCALIBRATED","IVM_TEMPMON_TEMP_REPORT_RESULT_UNCALIBRATED","ivm_tempmon.temp_report_result_uncalibrated","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:20","20","1","WO","0x0","0x0","Y","user","N","U1.0","N","user_key: true
internal: true","mux control to bypass the offset and gain values getting calculated in with the results being output
0 - temperature value calculated based on gain and offset settings
1 - temperature value calculated without gain and offset settings"
"IVM_TEMPMON.TEST_CONFIGURATIONS.TEMP_REPORT_RESULT_W_GAIN_ONLY","IVM_TEMPMON_TEMP_REPORT_RESULT_W_GAIN_ONLY","ivm_tempmon.temp_report_result_w_gain_only","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:21","21","1","WO","0x0","0x0","Y","user","N","U1.0","N","user_key: true
internal: true","mux control to bypass the offset values getting calculated in with the results being output
0 - temperature value calculated based on gain and offset settings
1 - temperature value calculated without offset settings"
"IVM_TEMPMON.TEST_CONFIGURATIONS.TEMP_FAST_STARTUP","IVM_TEMPMON_TEMP_FAST_STARTUP","ivm_tempmon.temp_fast_startup","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:23","23","1","WO","0x1","0x1","Y","user","N","U1.0","N","user_key: true
internal: true","controls whether several samples are used to create initial seed / starting point for filters and results
0 - complete 8 conversions and take the moving average result of those to seed the filters and report as the first temperature value
1 - complete 1 conversion, and use that to seed the filters and report as the first temperature value"
"IVM_TEMPMON.TEST_CONFIGURATIONS.FAST_COUNT_TEMPMON","IVM_TEMPMON_FAST_COUNT_TEMPMON","ivm_tempmon.temp_fast_count","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:24","24","1","WO","0x1","0x1","Y","user","N","U1.0","N","user_key: true
internal: true","overrides the 1 ms tock pulse, to occur on each tempmon system clock to speed up the slow wait times (slow sample rate update times)
0 - normal wait times for the PAUSE states based on CONV and INTERVAL TIME registers
1 - 1 ms tock pulses are bypassed and count intervals update at the tempmon system clock
(note for verification purposes only)"
"IVM_TEMPMON.TEST_CONFIGURATIONS.TEMP_FILT_DEBOUNCE_OFF","IVM_TEMPMON_TEMP_FILT_DEBOUNCE_OFF","ivm_tempmon.temp_filt_debounce_off","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:25","25","1","WO","0x1","0x1","Y","user","N","U1.0","N","user_key: true
internal: true",""
"IVM_TEMPMON.TEST_CONFIGURATIONS.TEMP_FILT_HYST_OFF","IVM_TEMPMON_TEMP_FILT_HYST_OFF","ivm_tempmon.temp_filt_hyst_off","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:26","26","1","WO","0x1","0x1","Y","user","N","U1.0","N","user_key: true
internal: true",""
"IVM_TEMPMON.TEST_CONFIGURATIONS.TEMP_FILT_HYST_VAL","IVM_TEMPMON_TEMP_FILT_HYST_VAL","ivm_tempmon.temp_filt_hyst_val","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:27,1:28,2:29","27","3","WO","0x5","0x5","Y","user","N","U3.0","N","user_key: true
internal: true",""
"IVM_TEMPMON.TEST_CONFIGURATIONS.TEMP_USE_UNFILTERED_RESULT","IVM_TEMPMON_TEMP_USE_UNFILTERED_RESULT","ivm_tempmon.temp_use_unfiltered_result","IVM_TEMPMON.TEST_CONFIGURATIONS","IVM_TEMPMON_TEST_CONFIGURATIONS","ivm_tempmon.test_configurations","0x41C","32","0x6F8F_41B5","0:30","30","1","WO","0x1","0x1","Y","user","N","U1.0","N","user_key: true
internal: true",""
"IVM_TEMPMON.SAR_TEMP_MSM_OVERRIDE_CNTL.SAR_TEMP_ANA_CODE_CNTL","IVM_TEMPMON_SAR_TEMP_ANA_CODE_CNTL","ivm_tempmon.sar_temp_ana_code_cntl","IVM_TEMPMON.SAR_TEMP_MSM_OVERRIDE_CNTL","IVM_TEMPMON_SAR_TEMP_MSM_OVERRIDE_CNTL","ivm_tempmon.sar_temp_msm_override_cntl","0x420","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","WO","0x00","0x00","Y","none","N","U7.0","N","internal: true","override control value when msm_override bit is set to control the
7 bit SAR control word to analog"
"IVM_TEMPMON.SAR_TEMP_MSM_OVERRIDE_CNTL.SAR_TEMP_ANA_AZ_CLK_CNTL","IVM_TEMPMON_SAR_TEMP_ANA_AZ_CLK_CNTL","ivm_tempmon.sar_temp_ana_az_clk_cntl","IVM_TEMPMON.SAR_TEMP_MSM_OVERRIDE_CNTL","IVM_TEMPMON_SAR_TEMP_MSM_OVERRIDE_CNTL","ivm_tempmon.sar_temp_msm_override_cntl","0x420","32","0x0000_0000","0:7","7","1","WO","0x0","0x0","Y","none","N","U1.0","N","internal: true","override control value when msm_override bit is set to control the
az_clock value to analog"
"IVM_TEMPMON.SAR_TEMP_MSM_OVERRIDE_CNTL.SAR_TEMP_ANA_EN_CNTL","IVM_TEMPMON_SAR_TEMP_ANA_EN_CNTL","ivm_tempmon.sar_temp_ana_en_cntl","IVM_TEMPMON.SAR_TEMP_MSM_OVERRIDE_CNTL","IVM_TEMPMON_SAR_TEMP_MSM_OVERRIDE_CNTL","ivm_tempmon.sar_temp_msm_override_cntl","0x420","32","0x0000_0000","0:8","8","1","WO","0x0","0x0","Y","none","N","U1.0","N","internal: true","override control value when msm_override bit is set to control the
analog enable (pdnb) to analog"
"IVM_TEMPMON.SAR_TEMP_MSM_OVERRIDE_CNTL.SAR_TEMP_MSM_OVERRIDE","IVM_TEMPMON_SAR_TEMP_MSM_OVERRIDE","ivm_tempmon.sar_temp_msm_override","IVM_TEMPMON.SAR_TEMP_MSM_OVERRIDE_CNTL","IVM_TEMPMON_SAR_TEMP_MSM_OVERRIDE_CNTL","ivm_tempmon.sar_temp_msm_override_cntl","0x420","32","0x0000_0000","0:15","15","1","WO","0x0","0x0","Y","none","N","U1.0","N","internal: true","override enable for other control bits in this register
0 = normal FSM control of SARADC analog interface
1 = register overrides control from FSM for SARADC analog interface"
"IVM_TEMPMON.TEST_CONFIG_FORCE_TEMP.SAR_TEMP_RESULT_FORCE_VAL","IVM_TEMPMON_SAR_TEMP_RESULT_FORCE_VAL","ivm_tempmon.sar_temp_result_force_val","IVM_TEMPMON.TEST_CONFIG_FORCE_TEMP","IVM_TEMPMON_TEST_CONFIG_FORCE_TEMP","ivm_tempmon.test_config_force_temp","0x424","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","WO","0x00","0x00","Y","none","N","U7.0","N","internal: true","value which can be used to force the output of the tempmon data outputs to be a certain temperature result
format is 7 bits (as from SARADC FSM results)
ROUND((DUT_TEMP(c) - OFFSET_TEMP_OTP_VAL) / (-(GAIN_TEMP_OTP_VAL*2)))
where OFFSET_TEMP_OTP_VAL == 180 decimal
where GAIN_TEMP_OTP_VAL == 1.078125 decimal"
"IVM_TEMPMON.TEST_CONFIG_FORCE_TEMP.SAR_TEMP_RESULT_FORCED","IVM_TEMPMON_SAR_TEMP_RESULT_FORCED","ivm_tempmon.sar_temp_result_forced","IVM_TEMPMON.TEST_CONFIG_FORCE_TEMP","IVM_TEMPMON_TEST_CONFIG_FORCE_TEMP","ivm_tempmon.test_config_force_temp","0x424","32","0x0000_0000","0:7","7","1","WO","0x0","0x0","Y","none","N","U1.0","N","internal: true","selects between the force_val and the FSM result to be passed through for the final temperature result data output from this block
0 = FSM SARADC result is used
1 = force_val result is used"
"IVM_TEMPMON.CALIBR_OTP_CONFIGURATIONS.TEMP_GAIN_OTP_VAL","IVM_TEMPMON_TEMP_GAIN_OTP_VAL","ivm_tempmon.temp_gain_otp_val","IVM_TEMPMON.CALIBR_OTP_CONFIGURATIONS","IVM_TEMPMON_CALIBR_OTP_CONFIGURATIONS","ivm_tempmon.calibr_otp_configurations","0x428","32","0x0000_2D00","0:0,1:1,2:2,3:3,4:4","0","5","WO","0x00","0x00","Y","none","N","U5.0","N","internal: true","5 bit value representing a GAIN of the resulting SARADC value to correct for datapath gain error
ranges from ( 0x00 == )0.8125 to ( 0x1F == ) 1.296875 with a step size of 0.015625"
"IVM_TEMPMON.CALIBR_OTP_CONFIGURATIONS.TEMP_OFFSET_OTP_VAL","IVM_TEMPMON_TEMP_OFFSET_OTP_VAL","ivm_tempmon.temp_offset_otp_val","IVM_TEMPMON.CALIBR_OTP_CONFIGURATIONS","IVM_TEMPMON_CALIBR_OTP_CONFIGURATIONS","ivm_tempmon.calibr_otp_configurations","0x428","32","0x0000_2D00","0:6,1:7,2:8,3:9,4:10,5:11,6:12,7:13,8:14","6","9","WO","0x0B4","0x0B4","Y","none","N","U9.0","N","internal: true","9 bit 2 s compliment value representing an OFFSET of the resulting SARADC value to correct for datapath OFFSET error
note this value is subtracted from the SARADC * GAIN factor result to create teh final temperature result output from the block
each lsb is a 1C step"
"IVM_TEMPMON.CALIBR_ROUTINE_CONFIGURATIONS.TEMP_SWEEP_GAIN","IVM_TEMPMON_TEMP_SWEEP_GAIN","ivm_tempmon.temp_sweep_gain","IVM_TEMPMON.CALIBR_ROUTINE_CONFIGURATIONS","IVM_TEMPMON_CALIBR_ROUTINE_CONFIGURATIONS","ivm_tempmon.calibr_routine_configurations","0x42C","32","0x0000_2300","0:0","0","1","WO","0x0","0x0","Y","none","N","U1.0","N","internal: true","enables auto-sweep of gain values to attempt to find gain value where
calculated temperature result matches the REF_CODE value"
"IVM_TEMPMON.CALIBR_ROUTINE_CONFIGURATIONS.TEMP_SWEEP_OFFSET","IVM_TEMPMON_TEMP_SWEEP_OFFSET","ivm_tempmon.temp_sweep_offset","IVM_TEMPMON.CALIBR_ROUTINE_CONFIGURATIONS","IVM_TEMPMON_CALIBR_ROUTINE_CONFIGURATIONS","ivm_tempmon.calibr_routine_configurations","0x42C","32","0x0000_2300","0:1","1","1","WO","0x0","0x0","Y","none","N","U1.0","N","internal: true","enables auto-sweep of offset values to attempt to find offset value
where calculated temperature result matches the REF_CODE value"
"IVM_TEMPMON.CALIBR_ROUTINE_CONFIGURATIONS.TEMP_REF_CODE","IVM_TEMPMON_TEMP_REF_CODE","ivm_tempmon.temp_ref_code","IVM_TEMPMON.CALIBR_ROUTINE_CONFIGURATIONS","IVM_TEMPMON_CALIBR_ROUTINE_CONFIGURATIONS","ivm_tempmon.calibr_routine_configurations","0x42C","32","0x0000_2300","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15,8:16","8","9","WO","0x023","0x023","Y","none","N","U9.0","N","internal: true","target or desired calculated temperature result when gain and offset
values have been manipulated to correct gain and offset in tempMon SARADC
results"
"IVM_TEMPMON.TEMP_TEST_REG.TEMP_FLAG_DISABLE","IVM_TEMPMON_TEMP_FLAG_DISABLE","ivm_tempmon.temp_flag_disable","IVM_TEMPMON.TEMP_TEST_REG","IVM_TEMPMON_TEMP_TEST_REG","ivm_tempmon.temp_test_reg","0x430","32","0x0000_0000","0:0","0","1","WO","0x0","0x0","Y","user","N","U1.0","N","user_key: true
internal: true","0 = Temp error passed to Isink and Boost
1 = Blocks temp error going to Isink & Boost
This bit doesnot impact the TEMP ERR interrupt which is always active whenever the
temp monitor is ON"
"SARADC.AFE_TRIM.VBAT_AFE_PDNB","VBAT_AFE_PDNB","saradc.vbat_afe_pdnb","SARADC.AFE_TRIM","AFE_TRIM","saradc.afe_trim","0x10000000","32","0x0000_1040","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","VBAT AFE power down low true
*** 0 Disable
>>> 1 Enable"
"SARADC.AFE_TRIM.VBAT_AFE_AZ_EN","VBAT_AFE_AZ_EN","saradc.vbat_afe_az_en","SARADC.AFE_TRIM","AFE_TRIM","saradc.afe_trim","0x10000000","32","0x0000_1040","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","VBAT AFE autozero enable
*** 0 Disable
>>> 1 Enable"
"SARADC.AFE_TRIM.AFE_ABCL_TRIM","AFE_ABCL_TRIM","saradc.afe_abctl_trim","SARADC.AFE_TRIM","AFE_TRIM","saradc.afe_trim","0x10000000","32","0x0000_1040","0:3,1:4,2:5,3:6","3","4","RW","0x8","0x8","Y","none","N","U4.0","N","internal: true","AFE ABCTL trim"
"SARADC.AFE_TRIM.VBAT_AFE_IREF_TRIM","VBAT_AFE_IREF_TRIM","saradc.vbat_afe_iref_trim","SARADC.AFE_TRIM","AFE_TRIM","saradc.afe_trim","0x10000000","32","0x0000_1040","0:7,1:8,2:9,3:10,4:11,5:12","7","6","RW","0x20","0x20","Y","none","N","U6.0","N","internal: true","VBAT AFE IREF trim"
"SARADC.AFE_TRIM.VBAT_AFE_VINN2","VBAT_AFE_VINN2","saradc.vbat_afe_vinn2","SARADC.AFE_TRIM","AFE_TRIM","saradc.afe_trim","0x10000000","32","0x0000_1040","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","VBAT AFE VINN2"
"SARADC.AFE_TRIM.VBAT_AFE_SPARE","VBAT_AFE_SPARE","saradc.vbat_afe_spare","SARADC.AFE_TRIM","AFE_TRIM","saradc.afe_trim","0x10000000","32","0x0000_1040","0:14,1:15,2:16,3:17","14","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","VBAT AFE spare bits"
"SARADC.ADC_TRIM1.SAR_VREFBUF_PDNB","SAR_VREFBUF_PDNB","saradc.sar_vrefbuf_pdnb","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR ADC Reference Buffer power down low true
*** 0 Disable
>>> 1 Enable"
"SARADC.ADC_TRIM1.SAR_VREFBUF_FINE_TRIM","SAR_VREFBUF_FINE_TRIM","saradc.sar_vrefbuf_fine_trim","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:1,1:2,2:3,3:4,4:5","1","5","RW","0x10","0x10","Y","none","N","U5.0","N","internal: true","Voltage Reference Buffer Fine Trim"
"SARADC.ADC_TRIM1.SAR_VLDOD_PDNB","SAR_VLDOD_PDNB","saradc.sar_vldod_pdnb","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","LDO voltage regular power down low true
*** 0 Disable
>>> 1 Enable"
"SARADC.ADC_TRIM1.VBAT_IBIAS_TRIM","VBAT_IBIAS_TRIM","saradc.vbat_ibias_trim","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:7,1:8,2:9,3:10","7","4","RW","0x8","0x8","Y","none","N","U4.0","N","internal: true","VBAT Ibias Trim"
"SARADC.ADC_TRIM1.SAR_VLDOD_VREF_TRIM","SAR_VLDOD_VREF_TRIM","saradc.sar_vldod_vref_trim","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:11,1:12,2:13,3:14","11","4","RW","0x4","0x4","Y","none","N","U4.0","N","internal: true","SAR VLDOD VREF Trim"
"SARADC.ADC_TRIM1.SAR_COMP_PDNB","SAR_COMP_PDNB","saradc.sar_comp_pdnb","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR Comparator power down low true
*** 0 Disable
>>> 1 Enable"
"SARADC.ADC_TRIM1.SAR_VLDOD_IBIAS_TRIM","SAR_VLDOD_IBIAS_TRIM","saradc.sar_vldod_ibias_trim","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:16,1:17","16","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true","SAR VLDOD Ibias trim"
"SARADC.ADC_TRIM1.REFGEN_PDNB","REFGEN_PDNB","saradc.refgen_pdnb","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:18","18","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Reference Generator power down"
"SARADC.ADC_TRIM1.BIASGEN_PDNB","BIASGEN_PDNB","saradc.biasgen_pdnb","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:19","19","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR Bias Power Down
*** 0 Power Down
>>> 1 Power Up"
"SARADC.ADC_TRIM1.REFGEN_ITRIM","REFGEN_ITRIM","saradc.refgen_itrim","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:20,1:21,2:22,3:23","20","4","RW","0x8","0x8","Y","none","N","U4.0","N","internal: true","Reference Generator Itrim"
"SARADC.ADC_TRIM1.SAR_MASTER_BIAS_OFF","SAR_MASTER_BIAS_OFF","saradc.sar_master_bias_off","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR Master Bias off"
"SARADC.ADC_TRIM1.SAR_VREFBUF_BYP","SAR_VREFBUF_BYP","saradc.sar_vrefbuf_byp","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:25","25","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR Vref buffer bypass"
"SARADC.ADC_TRIM1.SAR_EXT_DRV_SEL","SAR_EXT_DRV_SEL","saradc.sar_ext_drv_sel","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:26","26","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR external driver select"
"SARADC.ADC_TRIM1.VSNS_V2V_HV_SW_EN","VSNS_V2V_HV_SW_EN","saradc.vsns_v2v_hv_sw_en","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:27","27","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Vsense V2V HV switch enable"
"SARADC.ADC_TRIM1.SAR_VLDOD_BYP","SAR_VLDOD_BYP","saradc.sar_vldod_byp","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:28","28","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR VLDOD bypass"
"SARADC.ADC_TRIM1.SAR_VLDOD_V2V_ADC_CLK","SAR_VLDOD_V2V_ADC_CLK","saradc.sar_vldod_v2v_adc_clk","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:29","29","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR VLDOD V2V ADC Clock"
"SARADC.ADC_TRIM1.ASYNC_PDNB","ASYNC_PDNB","saradc.async_pdnb","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:30","30","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Asynchronous logic power down"
"SARADC.ADC_TRIM1.SAR_BOOTGEN_PDNB","SAR_BOOTGEN_PDNB","saradc.sar_bootgen_pdnb","SARADC.ADC_TRIM1","ADC_TRIM1","saradc.adc_trim1","0x10000004","32","0x0082_2420","0:31","31","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Boot Generator power down"
"SARADC.ADC_TRIM2.SAR_COMP_CUR_TST","SAR_COMP_CUR_TST","saradc.sar_comp_cur_tst","SARADC.ADC_TRIM2","ADC_TRIM2","saradc.adc_trim2","0x10000008","32","0x0000_0400","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","SAR Comparator current test"
"SARADC.ADC_TRIM2.SAR_SEL_SRT_CAL","SAR_SEL_SRT_CAL","saradc.sar_sel_srt_cal","SARADC.ADC_TRIM2","ADC_TRIM2","saradc.adc_trim2","0x10000008","32","0x0000_0400","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR select SRT Cal"
"SARADC.ADC_TRIM2.SAR_CDAC_SHORT_EN","SAR_CDAC_SHORT_EN","saradc.sar_cdac_short_en","SARADC.ADC_TRIM2","ADC_TRIM2","saradc.adc_trim2","0x10000008","32","0x0000_0400","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR CDAC short enablen"
"SARADC.ADC_TRIM2.ASYNC_DLY","ASYNC_DLY","saradc.async_dly","SARADC.ADC_TRIM2","ADC_TRIM2","saradc.adc_trim2","0x10000008","32","0x0000_0400","0:7,1:8,2:9,3:10","7","4","RW","0x8","0x8","Y","none","N","U4.0","N","internal: true","Asynchronously clocking delay"
"SARADC.ADC_TRIM2.SAR_VREFBUF_IBIAS_TRIM","SAR_VREFBUF_IBIAS_TRIM","saradc.sar_vrefbuf_ibias_trim","SARADC.ADC_TRIM2","ADC_TRIM2","saradc.adc_trim2","0x10000008","32","0x0000_0400","0:11,1:12,2:13","11","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","SAR Vref buffer ibias trim"
"SARADC.SAR_CTRL.SAR_DIG_EN","SAR_DIG_EN","saradc.sar_dig_en","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR digital Enable
*** 0 Power Down
>>> 1 Power Up"
"SARADC.SAR_CTRL.SAR_TRIGGER","SAR_TRIGGER","saradc.sar_trigger","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR ADC trigger
*** 0 none
>>> 1 trigger SAR_REPEATS"
"SARADC.SAR_CTRL.SAR_CONTINOUS","SAR_CONTINOUS","saradc.sar_continuous","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR ADC Continuously Triggers back to back conversions
*** 0 Triggers from SW or duty cycled trigger
>>> 1 Runs Continous Conversions back to back"
"SARADC.SAR_CTRL.SAR_OUTPUT","SAR_OUTPUT","saradc.sar_output","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR ADC OUTPUT Selection
0 - Normal Output - 15 bits
1 - Raw Output - selects raw 15 bits of analog output
*** 0 NORMAL
>>> 1 RAW"
"SARADC.SAR_CTRL.SAR_CHOP","SAR_CHOP","saradc.sar_chop","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR ADC chopping - input polarity to comparator is inverted on every other
conversion.  The digital inverts the chopped results after the
alpha correction and averages the previous one with the current
result.
*** 0 Disabled
>>> 1 Enable Chopping"
"SARADC.SAR_CTRL.CHOP_NEGATIVE","CHOP_NEGATIVE","saradc.chop_negative","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Force the chop clock to be high (negative) for validation use."
"SARADC.SAR_CTRL.SAR_SATB","SAR_SATB","saradc.sar_sat","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR ADC Saturation (low true)
0 - Saturation Enabled
1 - Saturation is disabled - (bit 17) contains sign bit and (bit 16) contains overflow. SAR_SAT should be set to 1 when doing gain and offset calibration.
*** 0 Saturation Enabled
>>> 1 Saturation Disabled"
"SARADC.SAR_CTRL.SAR_DEM1_RUN","SAR_DEM1_RUN","saradc.sar_dem1_run","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:7","7","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SAR ADC DEM - dynamic element matching uses 7 capacitors
(20fF each) for the 1st tier DEM.
>>> 0 No DEM
*** 1 DEM"
"SARADC.SAR_CTRL.SAR_DEM1_RSTB","SAR_DEM1_RSTB","saradc.sar_dem1_rstb","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:8","8","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SAR ADC DEM resetb
>>> 0 No DEM
*** 1 DEM"
"SARADC.SAR_CTRL.SAR_DEM2_RUN","SAR_DEM2_RUN","saradc.sar_dem2_run","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:9","9","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SAR ADC DEM2 - dynamic element matching uses 8 capacitors
(5fF each) for the 2nd tier DEM
>>> 0 No DEM
*** 1 DEM"
"SARADC.SAR_CTRL.SAR_DEM2_RSTB","SAR_DEM2_RSTB","saradc.sar_dem2_rstb","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:10","10","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SAR ADC DEM resetb
>>> 0 No DEM
*** 1 DEM"
"SARADC.SAR_CTRL.SAR_REPEAT","SAR_REPEAT","saradc.sar_repeat","SARADC.SAR_CTRL","SAR_CTRL","saradc.sar_ctrl","0x1000000C","32","0x0000_2780","0:11,1:12,2:13,3:14","11","4","RW","0x4","0x4","Y","none","N","U4.0","N","internal: true","Number of repeats for calibration use
>>> 0x0 1
>>> 0x1 2
>>> 0x2 4
>>> 0x3 8
*** 0x4 16
>>> 0x5 32
>>> 0x6 64
>>> 0x7 128
>>> 0x8 256
>>> 0x9 512
>>> 0xA 1024
>>> 0xB 2048"
"SARADC.SAR_GAINOFFSET.SARADC_GAIN","SARADC_GAIN","saradc.saradc_gain","SARADC.SAR_GAINOFFSET","SAR_GAINOFFSET","saradc.sar_gainoffset","0x10000010","32","0x0000_0100","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8","0","9","RW","0x100","0x100","Y","none","N","U9.0","N","internal: true","SAR ADC gain"
"SARADC.SAR_GAINOFFSET.SARADC_OFFSET","SARADC_OFFSET","saradc.saradc_offset","SARADC.SAR_GAINOFFSET","SAR_GAINOFFSET","saradc.sar_gainoffset","0x10000010","32","0x0000_0100","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19,10:20,11:21","10","12","RW","0x000","0x000","Y","none","N","U12.0","N","internal: true","SAR ADC offset"
"SARADC.SAR_CAL.SAR_CAL_START","SAR_CAL_START","saradc.cal_start","SARADC.SAR_CAL","SAR_CAL","saradc.sar_cal","0x10000014","32","0x0000_02E4","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR calibration start"
"SARADC.SAR_CAL.SAR_CAL_DONE","SAR_CAL_DONE","saradc.cal_done","SARADC.SAR_CAL","SAR_CAL","saradc.sar_cal","0x10000014","32","0x0000_02E4","0:1","1","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true","SAR calibration done"
"SARADC.SAR_CAL.SAR_CAL_MODE","SAR_CAL_MODE","saradc.sar_cal","SARADC.SAR_CAL","SAR_CAL","saradc.sar_cal","0x10000014","32","0x0000_02E4","0:2","2","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true","SAR ADC Calibration Mode
0 - Linearity Raw Mode - completes the linearity calibration
and puts the accumulated DAC_CAL data into the Alpha Array
1 - Linearity Correction Mode - completes the linearity
calibration, then calculates the error corrections, and saves
the correction values into the Alpha Array
>>> 0 RAW
*** 1 Corrected"
"SARADC.SAR_CAL.SAR_CAL_BANK","SAR_CAL_BANK","saradc.cal_bank","SARADC.SAR_CAL","SAR_CAL","saradc.sar_cal","0x10000014","32","0x0000_02E4","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR calibration bank"
"SARADC.SAR_CAL.SAR_CAL_IDX","SAR_CAL_IDX","saradc.cal_idx","SARADC.SAR_CAL","SAR_CAL","saradc.sar_cal","0x10000014","32","0x0000_02E4","0:5,1:6,2:7,3:8,4:9","5","5","RW","0x17","0x17","Y","none","N","U5.0","N","internal: true","SAR calibration idx; 23: calibrates everything, 0: calibrates
nothing, between 22 to 1 calibrates only that capacitor in
SAR_CAL_BANK and only writes the averaged cal_dac to the alpha
entry.  To get the calculated alpha correction values, CAL_IDX
must be set to 23."
"SARADC.SAR_DATA.SAR_DATA","SAR_DATA","saradc.sar_data","SARADC.SAR_DATA","SAR_DATA","saradc.sar_data","0x10000018","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20","0","21","RO","0x000000","0x000000","Y","none","Y","U21.0","N","internal: true","SAR DATA"
"SARADC.SARADC_VIS.SAR_DIG_VIS_EN","SAR_DIG_VIS_EN","saradc.sar_dig_vis_en","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","digital visibility enable"
"SARADC.SARADC_VIS.SAR_ANA_VIS_EN","SAR_ANA_VIS_EN","saradc.sar_ana_vis_en","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","analog visibility enable"
"SARADC.SARADC_VIS.SAR_ANA_VIS_SEL","SAR_ANA_VIS_SEL","saradc.sar_ana_vis_sel","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:3,1:4","3","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true","analog visibility channel select
*** 00 comp_inp_vis
>>> 01 comp_inm_vis
>>> 10 vref
>>> 11 vldod dig vis enable"
"SARADC.SARADC_VIS.VBAT_AFE_VIS_EN","VBAT_AFE_VIS_EN","saradc.vbat_afe_vis_en","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","VBAT AFE visibility enable"
"SARADC.SARADC_VIS.SAR_DIG_VIS_SEL","SAR_DIG_VIS_SEL","saradc.sar_dig_vis_sel","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:6,1:7,2:8","6","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true","SAR digital visibility select"
"SARADC.SARADC_VIS.SAR_VIS_FIELD_SEL","SAR_VIS_FIELD_SEL","saradc.sar_vis_field_sel","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:9,1:10,2:11,3:12","9","4","RW","0x0","0x0","Y","none","N","U4.0","N","internal: true","SAR visibility field select

enums:
  - 0: 20 bits of converted SAR data
  - 1: 15 bits of raw SAR data (left)
  - 2: 12 bits SAR data, chop, clk_latch, dem1
  - 3: 20 bits VIS"
"SARADC.SARADC_VIS.SAR_VREFBUF_TST_SPARE","SAR_VREFBUF_TST_SPARE","saradc.sar_vrefbuf_tst_spare","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:13","13","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","SAR Vref Buf test spare"
"SARADC.SARADC_VIS.VBAT_AFE_AZ_EN_VIS","VBAT_AFE_AZ_EN_VIS","saradc.vbat_afe_az_en_vis","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:14","14","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","VBAT AFE auto zero enable visibility"
"SARADC.SARADC_VIS.VIS_GLOBAL_EN","VIS_GLOBAL_EN","saradc.vis_global_en","SARADC.SARADC_VIS","SARADC_VIS","saradc.saradc_vis","0x1000001C","32","0x0000_0000","0:15","15","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true","Global visibility enable"
"SARADC.ALPHA_TOP_20_18.ALPHA_TOP_18","ALPHA_TOP_18","saradc.alpha_top_18","SARADC.ALPHA_TOP_20_18","ALPHA_TOP_20_18","saradc.alpha_top_20_18","0x10000030","32","0x0008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 18 Linear correction - top array"
"SARADC.ALPHA_TOP_20_18.ALPHA_TOP_19","ALPHA_TOP_19","saradc.alpha_top_19","SARADC.ALPHA_TOP_20_18","ALPHA_TOP_20_18","saradc.alpha_top_20_18","0x10000030","32","0x0008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 19 Linear correction - top array"
"SARADC.ALPHA_TOP_20_18.DATA_2C","DATA_2C","saradc.data_2c","SARADC.ALPHA_TOP_20_18","ALPHA_TOP_20_18","saradc.alpha_top_20_18","0x10000030","32","0x0008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29,10:30,11:31","20","12","RW","0x000","0x000","Y","none","Y","U12.0","N","internal: true","DATA 2C"
"SARADC.ALPHA_TOP_17_15.ALPHA_TOP_15","ALPHA_TOP_15","saradc.alpha_top_15","SARADC.ALPHA_TOP_17_15","ALPHA_TOP_17_15","saradc.alpha_top_17_15","0x10000034","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 15 Linear correction - top array"
"SARADC.ALPHA_TOP_17_15.ALPHA_TOP_16","ALPHA_TOP_16","saradc.alpha_top_16","SARADC.ALPHA_TOP_17_15","ALPHA_TOP_17_15","saradc.alpha_top_17_15","0x10000034","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 16 Linear correction - top array"
"SARADC.ALPHA_TOP_17_15.ALPHA_TOP_17","ALPHA_TOP_17","saradc.alpha_top_17","SARADC.ALPHA_TOP_17_15","ALPHA_TOP_17_15","saradc.alpha_top_17_15","0x10000034","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 17 Linear correction - top array"
"SARADC.ALPHA_TOP_14_12.ALPHA_TOP_12","ALPHA_TOP_12","saradc.alpha_top_12","SARADC.ALPHA_TOP_14_12","ALPHA_TOP_14_12","saradc.alpha_top_14_12","0x10000038","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 12 Linear correction - top array"
"SARADC.ALPHA_TOP_14_12.ALPHA_TOP_13","ALPHA_TOP_13","saradc.alpha_top_13","SARADC.ALPHA_TOP_14_12","ALPHA_TOP_14_12","saradc.alpha_top_14_12","0x10000038","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 13 Linear correction - top array"
"SARADC.ALPHA_TOP_14_12.ALPHA_TOP_14","ALPHA_TOP_14","saradc.alpha_top_14","SARADC.ALPHA_TOP_14_12","ALPHA_TOP_14_12","saradc.alpha_top_14_12","0x10000038","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 14 Linear correction - top array"
"SARADC.ALPHA_TOP_11_9.ALPHA_TOP_9","ALPHA_TOP_9","saradc.alpha_top_9","SARADC.ALPHA_TOP_11_9","ALPHA_TOP_11_9","saradc.alpha_top_11_9","0x1000003C","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 9 Linear correction - top array"
"SARADC.ALPHA_TOP_11_9.ALPHA_TOP_10","ALPHA_TOP_10","saradc.alpha_top_10","SARADC.ALPHA_TOP_11_9","ALPHA_TOP_11_9","saradc.alpha_top_11_9","0x1000003C","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 10 Linear correction - top array"
"SARADC.ALPHA_TOP_11_9.ALPHA_TOP_11","ALPHA_TOP_11","saradc.alpha_top_11","SARADC.ALPHA_TOP_11_9","ALPHA_TOP_11_9","saradc.alpha_top_11_9","0x1000003C","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 11 Linear correction - top array"
"SARADC.ALPHA_TOP_8_6.ALPHA_TOP_6","ALPHA_TOP_6","saradc.alpha_top_6","SARADC.ALPHA_TOP_8_6","ALPHA_TOP_8_6","saradc.alpha_top_8_6","0x10000040","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 6 Linear correction - top array"
"SARADC.ALPHA_TOP_8_6.ALPHA_TOP_7","ALPHA_TOP_7","saradc.alpha_top_7","SARADC.ALPHA_TOP_8_6","ALPHA_TOP_8_6","saradc.alpha_top_8_6","0x10000040","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 7 Linear correction - top array"
"SARADC.ALPHA_TOP_8_6.ALPHA_TOP_8","ALPHA_TOP_8","saradc.alpha_top_8","SARADC.ALPHA_TOP_8_6","ALPHA_TOP_8_6","saradc.alpha_top_8_6","0x10000040","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 8 Linear correction - top array"
"SARADC.ALPHA_TOP_5_3.ALPHA_TOP_3","ALPHA_TOP_3","saradc.alpha_top_3","SARADC.ALPHA_TOP_5_3","ALPHA_TOP_5_3","saradc.alpha_top_5_3","0x10000044","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 3 Linear correction - top array"
"SARADC.ALPHA_TOP_5_3.ALPHA_TOP_4","ALPHA_TOP_4","saradc.alpha_top_4","SARADC.ALPHA_TOP_5_3","ALPHA_TOP_5_3","saradc.alpha_top_5_3","0x10000044","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 4 Linear correction - top array"
"SARADC.ALPHA_TOP_5_3.ALPHA_TOP_5","ALPHA_TOP_5","saradc.alpha_top_5","SARADC.ALPHA_TOP_5_3","ALPHA_TOP_5_3","saradc.alpha_top_5_3","0x10000044","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 5 Linear correction - top array"
"SARADC.ALPHA_TOP_2_0.ALPHA_TOP_0","ALPHA_TOP_0","saradc.alpha_top_0","SARADC.ALPHA_TOP_2_0","ALPHA_TOP_2_0","saradc.alpha_top_2_0","0x10000048","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 0 Linear correction - top array"
"SARADC.ALPHA_TOP_2_0.ALPHA_TOP_1","ALPHA_TOP_1","saradc.alpha_top_1","SARADC.ALPHA_TOP_2_0","ALPHA_TOP_2_0","saradc.alpha_top_2_0","0x10000048","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 1 Linear correction - top array"
"SARADC.ALPHA_TOP_2_0.ALPHA_TOP_2","ALPHA_TOP_2","saradc.alpha_top_2","SARADC.ALPHA_TOP_2_0","ALPHA_TOP_2_0","saradc.alpha_top_2_0","0x10000048","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 2 Linear correction - top array"
"SARADC.ALPHA_BOT_20_18.ALPHA_BOT_18","ALPHA_BOT_18","saradc.alpha_bot_18","SARADC.ALPHA_BOT_20_18","ALPHA_BOT_20_18","saradc.alpha_bot_20_18","0x1000004C","32","0x0008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 18 Linear correction - bot array"
"SARADC.ALPHA_BOT_20_18.ALPHA_BOT_19","ALPHA_BOT_19","saradc.alpha_bot_19","SARADC.ALPHA_BOT_20_18","ALPHA_BOT_20_18","saradc.alpha_bot_20_18","0x1000004C","32","0x0008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 19 Linear correction - bot array"
"SARADC.ALPHA_BOT_20_18.DATA_4C","DATA_4C","saradc.data_4c","SARADC.ALPHA_BOT_20_18","ALPHA_BOT_20_18","saradc.alpha_bot_20_18","0x1000004C","32","0x0008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29,10:30,11:31","20","12","RW","0x000","0x000","Y","none","Y","U12.0","N","internal: true","DATA 4C"
"SARADC.ALPHA_BOT_17_15.ALPHA_BOT_15","ALPHA_BOT_15","saradc.alpha_bot_15","SARADC.ALPHA_BOT_17_15","ALPHA_BOT_17_15","saradc.alpha_bot_17_15","0x10000050","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 15 Linear correction - bot array"
"SARADC.ALPHA_BOT_17_15.ALPHA_BOT_16","ALPHA_BOT_16","saradc.alpha_bot_16","SARADC.ALPHA_BOT_17_15","ALPHA_BOT_17_15","saradc.alpha_bot_17_15","0x10000050","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 16 Linear correction - bot array"
"SARADC.ALPHA_BOT_17_15.ALPHA_BOT_17","ALPHA_BOT_17","saradc.alpha_bot_17","SARADC.ALPHA_BOT_17_15","ALPHA_BOT_17_15","saradc.alpha_bot_17_15","0x10000050","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 17 Linear correction - bot array"
"SARADC.ALPHA_BOT_14_12.ALPHA_BOT_12","ALPHA_BOT_12","saradc.alpha_bot_12","SARADC.ALPHA_BOT_14_12","ALPHA_BOT_14_12","saradc.alpha_bot_14_12","0x10000054","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 12 Linear correction - bot array"
"SARADC.ALPHA_BOT_14_12.ALPHA_BOT_13","ALPHA_BOT_13","saradc.alpha_bot_13","SARADC.ALPHA_BOT_14_12","ALPHA_BOT_14_12","saradc.alpha_bot_14_12","0x10000054","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 13 Linear correction - bot array"
"SARADC.ALPHA_BOT_14_12.ALPHA_BOT_14","ALPHA_BOT_14","saradc.alpha_bot_14","SARADC.ALPHA_BOT_14_12","ALPHA_BOT_14_12","saradc.alpha_bot_14_12","0x10000054","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 14 Linear correction - bot array"
"SARADC.ALPHA_BOT_11_9.ALPHA_BOT_9","ALPHA_BOT_9","saradc.alpha_bot_9","SARADC.ALPHA_BOT_11_9","ALPHA_BOT_11_9","saradc.alpha_bot_11_9","0x10000058","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 9 Linear correction - bot array"
"SARADC.ALPHA_BOT_11_9.ALPHA_BOT_10","ALPHA_BOT_10","saradc.alpha_bot_10","SARADC.ALPHA_BOT_11_9","ALPHA_BOT_11_9","saradc.alpha_bot_11_9","0x10000058","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 10 Linear correction - bot array"
"SARADC.ALPHA_BOT_11_9.ALPHA_BOT_11","ALPHA_BOT_11","saradc.alpha_bot_11","SARADC.ALPHA_BOT_11_9","ALPHA_BOT_11_9","saradc.alpha_bot_11_9","0x10000058","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 11 Linear correction - bot array"
"SARADC.ALPHA_BOT_8_6.ALPHA_BOT_6","ALPHA_BOT_6","saradc.alpha_bot_6","SARADC.ALPHA_BOT_8_6","ALPHA_BOT_8_6","saradc.alpha_bot_8_6","0x1000005C","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 6 Linear correction - bot array"
"SARADC.ALPHA_BOT_8_6.ALPHA_BOT_7","ALPHA_BOT_7","saradc.alpha_bot_7","SARADC.ALPHA_BOT_8_6","ALPHA_BOT_8_6","saradc.alpha_bot_8_6","0x1000005C","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 7 Linear correction - bot array"
"SARADC.ALPHA_BOT_8_6.ALPHA_BOT_8","ALPHA_BOT_8","saradc.alpha_bot_8","SARADC.ALPHA_BOT_8_6","ALPHA_BOT_8_6","saradc.alpha_bot_8_6","0x1000005C","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 8 Linear correction - bot array"
"SARADC.ALPHA_BOT_5_3.ALPHA_BOT_3","ALPHA_BOT_3","saradc.alpha_bot_3","SARADC.ALPHA_BOT_5_3","ALPHA_BOT_5_3","saradc.alpha_bot_5_3","0x10000060","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 3 Linear correction - bot array"
"SARADC.ALPHA_BOT_5_3.ALPHA_BOT_4","ALPHA_BOT_4","saradc.alpha_bot_4","SARADC.ALPHA_BOT_5_3","ALPHA_BOT_5_3","saradc.alpha_bot_5_3","0x10000060","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 4 Linear correction - bot array"
"SARADC.ALPHA_BOT_5_3.ALPHA_BOT_5","ALPHA_BOT_5","saradc.alpha_bot_5","SARADC.ALPHA_BOT_5_3","ALPHA_BOT_5_3","saradc.alpha_bot_5_3","0x10000060","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 5 Linear correction - bot array"
"SARADC.ALPHA_BOT_2_0.ALPHA_BOT_0","ALPHA_BOT_0","saradc.alpha_bot_0","SARADC.ALPHA_BOT_2_0","ALPHA_BOT_2_0","saradc.alpha_bot_2_0","0x10000064","32","0x2008_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9","0","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 0 Linear correction - bot array"
"SARADC.ALPHA_BOT_2_0.ALPHA_BOT_1","ALPHA_BOT_1","saradc.alpha_bot_1","SARADC.ALPHA_BOT_2_0","ALPHA_BOT_2_0","saradc.alpha_bot_2_0","0x10000064","32","0x2008_0200","0:10,1:11,2:12,3:13,4:14,5:15,6:16,7:17,8:18,9:19","10","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 1 Linear correction - bot array"
"SARADC.ALPHA_BOT_2_0.ALPHA_BOT_2","ALPHA_BOT_2","saradc.alpha_bot_2","SARADC.ALPHA_BOT_2_0","ALPHA_BOT_2_0","saradc.alpha_bot_2_0","0x10000064","32","0x2008_0200","0:20,1:21,2:22,3:23,4:24,5:25,6:26,7:27,8:28,9:29","20","10","RW","0x200","0x200","Y","none","Y","U10.0","N","internal: true","Cap 2 Linear correction - bot array"
"SARADC.DATA_16_8.DATA_8C","DATA_8C","saradc.data_8c","SARADC.DATA_16_8","DATA_16_8","saradc.data_16_8","0x10000068","32","0x0020_0200","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11","0","12","RW","0x200","0x200","Y","none","Y","U12.0","N","internal: true","data 8C"
"SARADC.DATA_16_8.DATA_16C","DATA_16C","saradc.data_16c","SARADC.DATA_16_8","DATA_16_8","saradc.data_16_8","0x10000068","32","0x0020_0200","0:12,1:13,2:14,3:15,4:16,5:17,6:18,7:19,8:20,9:21,10:22,11:23","12","12","RW","0x200","0x200","Y","none","Y","U12.0","N","internal: true","data 16C"
"FPGA_DEV_ID.IP_REV_ID.IP_REV_MINOR","IP_REV_MINOR","fpga_dev_id.cp_ip_rev_minor","FPGA_DEV_ID.IP_REV_ID","IP_REV_ID","fpga_dev_id.ip_rev_id","0x20000000","32","0x0000_0300","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"FPGA_DEV_ID.IP_REV_ID.IP_REV_MAJOR","IP_REV_MAJOR","fpga_dev_id.cp_ip_rev_major","FPGA_DEV_ID.IP_REV_ID","IP_REV_ID","fpga_dev_id.ip_rev_id","0x20000000","32","0x0000_0300","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0x03","0x03","Y","none","N","U8.0","N","internal: true",""
"FPGA_DEV_ID.IP_REV_ID.IP_ID","IP_ID","fpga_dev_id.cp_ip_id","FPGA_DEV_ID.IP_REV_ID","IP_REV_ID","fpga_dev_id.ip_rev_id","0x20000000","32","0x0000_0300","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28,13:29,14:30,15:31","16","16","RO","0x0000","0x0000","Y","none","N","U16.0","N","internal: true",""
"FPGA_DEV_ID.PRESENCE_POLL.PRESENCE_POLL","PRESENCE_POLL","fpga_dev_id.cp_presence_poll","FPGA_DEV_ID.PRESENCE_POLL","PRESENCE_POLL","fpga_dev_id.presence_poll","0x20000004","32","0x5555_5555","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x55555555","0x55555555","Y","none","N","U32.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_C4_INFO.FPGA_C4_EDITION","FPGA_C4_EDITION","fpga_dev_id.cp_fpga_c4_edition","FPGA_DEV_ID.FPGA_C4_INFO","FPGA_C4_INFO","fpga_dev_id.fpga_c4_info","0x20000008","32","0x0000_XXXX","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RO","0x0","0xXXXX","Y","none","Y","U16.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_BUILD_INFO.FPGA_BUILD_COUNT","FPGA_BUILD_COUNT","fpga_dev_id.cp_fpga_build_count","FPGA_DEV_ID.FPGA_BUILD_INFO","FPGA_BUILD_INFO","fpga_dev_id.fpga_build_info","0x2000000C","32","0x0000_XXXX","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RO","0x0","0xXXXX","Y","none","Y","U16.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_SYNTH_DATE.FPGA_SYNTH_DAY","FPGA_SYNTH_DAY","fpga_dev_id.cp_fpga_synth_day","FPGA_DEV_ID.FPGA_SYNTH_DATE","FPGA_SYNTH_DATE","fpga_dev_id.fpga_synth_date","0x20000010","32","0x00XX_XXXX","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_SYNTH_DATE.FPGA_SYNTH_MONTH","FPGA_SYNTH_MONTH","fpga_dev_id.cp_fpga_synth_month","FPGA_DEV_ID.FPGA_SYNTH_DATE","FPGA_SYNTH_DATE","fpga_dev_id.fpga_synth_date","0x20000010","32","0x00XX_XXXX","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_SYNTH_DATE.FPGA_SYNTH_YEAR","FPGA_SYNTH_YEAR","fpga_dev_id.cp_fpga_synth_year","FPGA_DEV_ID.FPGA_SYNTH_DATE","FPGA_SYNTH_DATE","fpga_dev_id.fpga_synth_date","0x20000010","32","0x00XX_XXXX","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23","16","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_SYNTH_TIME.FPGA_SYNTH_MINUTE","FPGA_SYNTH_MINUTE","fpga_dev_id.cp_fpga_synth_minute","FPGA_DEV_ID.FPGA_SYNTH_TIME","FPGA_SYNTH_TIME","fpga_dev_id.fpga_synth_time","0x20000014","32","0x0000_XXXX","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_SYNTH_TIME.FPGA_SYNTH_HOUR","FPGA_SYNTH_HOUR","fpga_dev_id.cp_fpga_synth_hour","FPGA_DEV_ID.FPGA_SYNTH_TIME","FPGA_SYNTH_TIME","fpga_dev_id.fpga_synth_time","0x20000014","32","0x0000_XXXX","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_IMPL_DATE.FPGA_IMPL_DAY","FPGA_IMPL_DAY","fpga_dev_id.cp_fpga_impl_day","FPGA_DEV_ID.FPGA_IMPL_DATE","FPGA_IMPL_DATE","fpga_dev_id.fpga_impl_date","0x20000018","32","0x00XX_XXXX","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_IMPL_DATE.FPGA_IMPL_MONTH","FPGA_IMPL_MONTH","fpga_dev_id.cp_fpga_impl_month","FPGA_DEV_ID.FPGA_IMPL_DATE","FPGA_IMPL_DATE","fpga_dev_id.fpga_impl_date","0x20000018","32","0x00XX_XXXX","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_IMPL_DATE.FPGA_IMPL_YEAR","FPGA_IMPL_YEAR","fpga_dev_id.cp_fpga_impl_year","FPGA_DEV_ID.FPGA_IMPL_DATE","FPGA_IMPL_DATE","fpga_dev_id.fpga_impl_date","0x20000018","32","0x00XX_XXXX","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23","16","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_IMPL_TIME.FPGA_IMPL_MINUTE","FPGA_IMPL_MINUTE","fpga_dev_id.cp_fpga_impl_minute","FPGA_DEV_ID.FPGA_IMPL_TIME","FPGA_IMPL_TIME","fpga_dev_id.fpga_impl_time","0x2000001C","32","0x0000_XXXX","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"FPGA_DEV_ID.FPGA_IMPL_TIME.FPGA_IMPL_HOUR","FPGA_IMPL_HOUR","fpga_dev_id.cp_fpga_impl_hour","FPGA_DEV_ID.FPGA_IMPL_TIME","FPGA_IMPL_TIME","fpga_dev_id.fpga_impl_time","0x2000001C","32","0x0000_XXXX","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","internal: true",""
"GLOBAL.FPGA_SCRATCH.SCRATCH","SCRATCH","fpga_global.cp_scratch","GLOBAL.FPGA_SCRATCH","FPGA_SCRATCH","fpga_global.fpga_scratch","0x20000100","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RW","0x00000000","0x00000000","Y","none","N","U32.0","N","internal: true",""
"GLOBAL.SPI_ARBITER.SPI_RESERVED","SPI_RESERVED","fpga_global.cp_franco_tc_reserved","GLOBAL.SPI_ARBITER","SPI_ARBITER","fpga_global.spi_arbiter","0x20000108","32","0b0000_0000_0000_0000_0000_0000_0000_0XXX","0:0","0","1","RO","0x0","0xX","Y","none","Y","U1.0","N","internal: true",""
"GLOBAL.SPI_ARBITER.SPI_GRANTED_REQUESTOR_ID","SPI_GRANTED_REQUESTOR_ID","fpga_global.cp_franco_tc_granted_requestor_id","GLOBAL.SPI_ARBITER","SPI_ARBITER","fpga_global.spi_arbiter","0x20000108","32","0b0000_0000_0000_0000_0000_0000_0000_0XXX","0:1,1:2","1","2","RO","0x0","0xX","Y","none","Y","U2.0","N","internal: true",""
"GLOBAL.SPI_ARBITER_OVERWRITE.FRANCO_TC_RESERVE_OVR","FRANCO_TC_RESERVE_OVR","fpga_global.cp_franco_tc_reserve_ovr","GLOBAL.SPI_ARBITER_OVERWRITE","SPI_ARBITER_OVERWRITE","fpga_global.spi_arbiter_overwrite","0x2000010C","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.SPI_ARBITER_OVERWRITE.FRANCO_TC_REQUEST_ID_OVR","FRANCO_TC_REQUEST_ID_OVR","fpga_global.cp_franco_tc_request_id_ovr","GLOBAL.SPI_ARBITER_OVERWRITE","SPI_ARBITER_OVERWRITE","fpga_global.spi_arbiter_overwrite","0x2000010C","32","0x0000_0000","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"GLOBAL.SPI_MASTER_TST_0.TST_SPI_MASTER_ADDR","TST_SPI_MASTER_ADDR","fpga_global.cp_spi_master_tst_addr","GLOBAL.SPI_MASTER_TST_0","SPI_MASTER_TST_0","fpga_global.spi_master_tst_0","0x20000110","32","0x0200_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21","0","22","RW","0x000000","0x000000","Y","none","N","U22.0","N","internal: true",""
"GLOBAL.SPI_MASTER_TST_0.TST_BYPASS_SPI_MASTER","TST_BYPASS_SPI_MASTER","fpga_global.cp_bypass_spi_master","GLOBAL.SPI_MASTER_TST_0","SPI_MASTER_TST_0","fpga_global.spi_master_tst_0","0x20000110","32","0x0200_0000","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.SPI_MASTER_TST_0.TST_SPI_MASTER_OPERATION","TST_SPI_MASTER_OPERATION","fpga_global.cp_spi_master_operation","GLOBAL.SPI_MASTER_TST_0","SPI_MASTER_TST_0","fpga_global.spi_master_tst_0","0x20000110","32","0x0200_0000","0:25","25","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.SPI_MASTER_TST_0.TST_SPI_MASTER_RUN","TST_SPI_MASTER_RUN","fpga_global.cp_spi_master_run","GLOBAL.SPI_MASTER_TST_0","SPI_MASTER_TST_0","fpga_global.spi_master_tst_0","0x20000110","32","0x0200_0000","0:26","26","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.SPI_MASTER_TST_1.TST_SPI_MASTER_DATA_WR","TST_SPI_MASTER_DATA_WR","fpga_global.cp_spi_master_tst_data_wr","GLOBAL.SPI_MASTER_TST_1","SPI_MASTER_TST_1","fpga_global.spi_master_tst_1","0x20000114","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RW","0x00000000","0x00000000","Y","none","N","U32.0","N","internal: true",""
"GLOBAL.SPI_MASTER_TST_2.TST_SPI_MASTER_DATA_RD","TST_SPI_MASTER_DATA_RD","fpga_global.cp_spi_master_tst_data_rd","GLOBAL.SPI_MASTER_TST_2","SPI_MASTER_TST_2","fpga_global.spi_master_tst_2","0x20000118","32","0xXXXX_XXXX","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x0","0xXXXXXXXX","Y","none","Y","U32.0","N","internal: true",""
"GLOBAL.CLOCK_CTRL.TI_ADC_CAPT_CLK_ENA","TI_ADC_CAPT_CLK_ENA","fpga_global.cp_ti_adc_capt_clk_ena","GLOBAL.CLOCK_CTRL","CLOCK_CTRL","fpga_global.clock_ctrl","0x2000011C","32","0x0000_0001","0:0","0","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.VBAT_ADC_MODE.VBAT_ADC_SRC","VBAT_ADC_SRC","fpga_global.vbat_adc_src","GLOBAL.VBAT_ADC_MODE","VBAT_ADC_MODE","fpga_global.vbat_adc_mode","0x20000120","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.VBAT_ADC_MODE.CRUS_ADC_VBAT_OR_VSNS","CRUS_ADC_VBAT_OR_VSNS","fpga_global.crus_adc_vbat_or_vsns","GLOBAL.VBAT_ADC_MODE","VBAT_ADC_MODE","fpga_global.vbat_adc_mode","0x20000120","32","0x0000_0000","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.VBAT_ADC_MODE.CRUS_ADC_DATA_MODE","CRUS_ADC_DATA_MODE","fpga_global.crus_adc_data_mode","GLOBAL.VBAT_ADC_MODE","VBAT_ADC_MODE","fpga_global.vbat_adc_mode","0x20000120","32","0x0000_0000","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"GLOBAL.VBAT_ADC_MODE.CRUS_ADC_DATA_OVR","CRUS_ADC_DATA_OVR","fpga_global.crus_adc_data_ovr","GLOBAL.VBAT_ADC_MODE","VBAT_ADC_MODE","fpga_global.vbat_adc_mode","0x20000120","32","0x0000_0000","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.CRUS_ADC_OVR_DATA.CRUS_ADC_OVER_DATA","CRUS_ADC_OVER_DATA","fpga_global.crus_adc_ovr_data","GLOBAL.CRUS_ADC_OVR_DATA","CRUS_ADC_OVR_DATA","fpga_global.crus_adc_ovr_data","0x20000124","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RW","0x0000","0x0000","Y","none","N","U16.0","N","internal: true",""
"GLOBAL.ALT_BATFET.ALT_BATFET_CMP_OUT","ALT_BATFET_CMP_OUT","fpga_global.alt_batfet_cmp_out","GLOBAL.ALT_BATFET","ALT_BATFET","fpga_global.alt_batfet","0x20000128","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"GLOBAL.ALT_BATFET_STS.ALT_BATFET_STS","ALT_BATFET_STS","fpga_global.alt_batfet_cmp_sts","GLOBAL.ALT_BATFET_STS","ALT_BATFET_STS","fpga_global.alt_batfet_sts","0x2000012C","32","0x0000_0000","0:0","0","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true",""
"GLOBAL.PHX_WK_OVERWRITE.PH1_WK_EN_OVR","PH1_WK_EN_OVR","fpga_global.ph1_wk_en_ovr","GLOBAL.PHX_WK_OVERWRITE","PHX_WK_OVERWRITE","fpga_global.phx_wk_overwrite","0x20000130","32","0xFFFF_FFFF","0:0,1:1,2:2,3:3","0","4","RW","0xF","0xF","Y","none","N","U4.0","N","internal: true",""
"GLOBAL.PHX_WK_OVERWRITE.PH1_WK_SEL_OVR","PH1_WK_SEL_OVR","fpga_global.ph1_wk_sel_ovr","GLOBAL.PHX_WK_OVERWRITE","PHX_WK_OVERWRITE","fpga_global.phx_wk_overwrite","0x20000130","32","0xFFFF_FFFF","0:4,1:5,2:6,3:7","4","4","RW","0xF","0xF","Y","none","N","U4.0","N","internal: true",""
"GLOBAL.PHX_WK_OVERWRITE.PH2_WK_EN_OVR","PH2_WK_EN_OVR","fpga_global.ph2_wk_en_ovr","GLOBAL.PHX_WK_OVERWRITE","PHX_WK_OVERWRITE","fpga_global.phx_wk_overwrite","0x20000130","32","0xFFFF_FFFF","0:8,1:9,2:10,3:11","8","4","RW","0xF","0xF","Y","none","N","U4.0","N","internal: true",""
"GLOBAL.PHX_WK_OVERWRITE.PH2_WK_SEL_OVR","PH2_WK_SEL_OVR","fpga_global.ph2_wk_sel_ovr","GLOBAL.PHX_WK_OVERWRITE","PHX_WK_OVERWRITE","fpga_global.phx_wk_overwrite","0x20000130","32","0xFFFF_FFFF","0:12,1:13,2:14,3:15","12","4","RW","0xF","0xF","Y","none","N","U4.0","N","internal: true",""
"GLOBAL.PHX_WK_OVERWRITE.PH3_WK_EN_OVR","PH3_WK_EN_OVR","fpga_global.ph3_wk_en_ovr","GLOBAL.PHX_WK_OVERWRITE","PHX_WK_OVERWRITE","fpga_global.phx_wk_overwrite","0x20000130","32","0xFFFF_FFFF","0:16,1:17,2:18,3:19","16","4","RW","0xF","0xF","Y","none","N","U4.0","N","internal: true",""
"GLOBAL.PHX_WK_OVERWRITE.PH3_WK_SEL_OVR","PH3_WK_SEL_OVR","fpga_global.ph3_wk_sel_ovr","GLOBAL.PHX_WK_OVERWRITE","PHX_WK_OVERWRITE","fpga_global.phx_wk_overwrite","0x20000130","32","0xFFFF_FFFF","0:20,1:21,2:22,3:23","20","4","RW","0xF","0xF","Y","none","N","U4.0","N","internal: true",""
"GLOBAL.PHX_WK_OVERWRITE.PH4_WK_EN_OVR","PH4_WK_EN_OVR","fpga_global.ph4_wk_en_ovr","GLOBAL.PHX_WK_OVERWRITE","PHX_WK_OVERWRITE","fpga_global.phx_wk_overwrite","0x20000130","32","0xFFFF_FFFF","0:24,1:25,2:26,3:27","24","4","RW","0xF","0xF","Y","none","N","U4.0","N","internal: true",""
"GLOBAL.PHX_WK_OVERWRITE.PH4_WK_SEL_OVR","PH4_WK_SEL_OVR","fpga_global.ph4_wk_sel_ovr","GLOBAL.PHX_WK_OVERWRITE","PHX_WK_OVERWRITE","fpga_global.phx_wk_overwrite","0x20000130","32","0xFFFF_FFFF","0:28,1:29,2:30,3:31","28","4","RW","0xF","0xF","Y","none","N","U4.0","N","internal: true",""
"GLOBAL.FRANCO_TC_VIS.GPIO1","GPIO1","fpga_global.gpio1","GLOBAL.FRANCO_TC_VIS","FRANCO_TC_VIS","fpga_global.franco_tc_vis","0x20000134","32","0x0000_000X","0:0","0","1","RO","0x0","0xX","Y","none","Y","U1.0","N","internal: true",""
"GLOBAL.FRANCO_TC_VIS.GPIO2","GPIO2","fpga_global.gpio2","GLOBAL.FRANCO_TC_VIS","FRANCO_TC_VIS","fpga_global.franco_tc_vis","0x20000134","32","0x0000_000X","0:1","1","1","RO","0x0","0xX","Y","none","Y","U1.0","N","internal: true",""
"GLOBAL.FRANCO_TC_VIS.DTEST1","DTEST1","fpga_global.dtest1","GLOBAL.FRANCO_TC_VIS","FRANCO_TC_VIS","fpga_global.franco_tc_vis","0x20000134","32","0x0000_000X","0:2","2","1","RO","0x0","0xX","Y","none","Y","U1.0","N","internal: true",""
"GLOBAL.FRANCO_TC_VIS.DTEST2","DTEST2","fpga_global.dtest2","GLOBAL.FRANCO_TC_VIS","FRANCO_TC_VIS","fpga_global.franco_tc_vis","0x20000134","32","0x0000_000X","0:3","3","1","RO","0x0","0xX","Y","none","Y","U1.0","N","internal: true",""
"SIMULINK_MODEL.OUTERLOOP_CNTL0.VBAT_BUCK_THLD","VBAT_BUCK_THLD","simulink_model.vbat_buck_thld","SIMULINK_MODEL.OUTERLOOP_CNTL0","OUTERLOOP_CNTL0","simulink_model.outerloop_cntl0","0x20000200","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11","0","12","RW","0x000","0x000","Y","none","N","U12.0","N","internal: true
wr_lock: true","Target voltage for Vbat regulation in buck mode. Range from 3 V to 4.6 V in 0.5 mV increments.
*** 0x000 3.0 V
>>> 0x001 3.0005 V
>>> ...
>>> 0x008 3.004 V
>>> ...
>>> 0x010 3.008 V
>>> ...
>>> 0xC7F 4.5995 V
>>> 0xC80 4.6 V"
"SIMULINK_MODEL.OUTERLOOP_CNTL0.IBAT_BUCK_THLD","IBAT_BUCK_THLD","simulink_model.ibat_buck_thld","SIMULINK_MODEL.OUTERLOOP_CNTL0","OUTERLOOP_CNTL0","simulink_model.outerloop_cntl0","0x20000200","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28","16","13","RW","0x0000","0x0000","Y","none","N","U13.0","N","internal: true
wr_lock: true","Target current for Ibat regulation in buck modes. Range from 100 mA to 14 A in 2 mA increments.
*** 0x0000 0.1 A
>>> ...
>>> 0x000A 0.12 A
>>> ...
>>> 0x006E 0.32 A
>>> ...
>>> 0x1B26 14.0 A"
"SIMULINK_MODEL.OUTERLOOP_CNTL1.VBUS_BUCK_THLD","VBUS_BUCK_THLD","simulink_model.vbus_buck_thld","SIMULINK_MODEL.OUTERLOOP_CNTL1","OUTERLOOP_CNTL1","simulink_model.outerloop_cntl1","0x20000204","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true
wr_lock: true","Vbus minimum voltage during buck mode. Range from 3.9 V to 20 V in 100 mV increments.
*** 0x00 3.9 V
>>> 0x01 4.0 V
>>> 0x02 4.1 V
>>> ...
>>> 0x0B 5.0 V
>>> ...
>>> 0xA0 19.9 V
>>> 0xA1 20.0 V"
"SIMULINK_MODEL.OUTERLOOP_CNTL1.IBUS_BUCK_THLD","IBUS_BUCK_THLD","simulink_model.ibus_buck_thld","SIMULINK_MODEL.OUTERLOOP_CNTL1","OUTERLOOP_CNTL1","simulink_model.outerloop_cntl1","0x20000204","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24","16","9","RW","0x000","0x000","Y","none","N","U9.0","N","internal: true
wr_lock: true","Maximum current from Ibus in buck mode. Range from 90 mA to 3.3 A in 10 mA increments.
*** 0x000 0.09 A
>>> 0x001 0.1 A
>>> ...
>>> 0x00B 0.2 A
>>> ...
>>> 0x05B 1.0 A
>>> ...
>>> 0x140 3.29 A
>>> 0x141 3.3 A"
"SIMULINK_MODEL.OUTERLOOP_CNTL2.MAX_ICMD_TOTAL","MAX_ICMD_TOTAL","simulink_model.max_icmd_total","SIMULINK_MODEL.OUTERLOOP_CNTL2","OUTERLOOP_CNTL2","simulink_model.outerloop_cntl2","0x20000208","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true
wr_lock: true","Maximum Icmd allowed at outer loop output. Range from 1 A to 16 A in 0.1 A increments.
*** 0x00 1.0 A
>>> 0x01 1.1 A
>>> ...
>>> 0x0B 2.1 A
>>> ...
>>> 0x8D 15.1 A
>>> 0x8E 15.2 A
>>> 0x8F 15.3 A
>>> 0x90 15.4 A
>>> 0x91 15.5 A
>>> 0x92 15.6 A
>>> 0x93 15.7 A
>>> 0x94 15.8 A
>>> 0x95 15.9 A
>>> 0x96 16.0 A"
"SIMULINK_MODEL.OUTERLOOP_CNTL2.MAX_ICMD_PH","MAX_ICMD_PH","simulink_model.max_icmd_ph","SIMULINK_MODEL.OUTERLOOP_CNTL2","OUTERLOOP_CNTL2","simulink_model.outerloop_cntl2","0x20000208","32","0x0000_0000","0:8,1:9,2:10,3:11,4:12,5:13","8","6","RW","0x00","0x00","Y","none","N","U6.0","N","internal: true
wr_lock: true","Maximum Icmd allowed per phase. This gets multiplied by the max number of phases
allowed to limit the current at outer loop output. Range from 1 A to 6 A in
0.1 A increments.
*** 0x00 1.0 A
>>> 0x01 1.1 A
>>> ...
>>> 0x0B 2.1 A
>>> ...
>>> 0x28 5.0 A
>>> ...
>>> 0x32 6.0 A"
"SIMULINK_MODEL.OUTERLOOP_CNTL3.VBAT_BOOST_THLD","VBAT_BOOST_THLD","simulink_model.vbat_boost_thld","SIMULINK_MODEL.OUTERLOOP_CNTL3","OUTERLOOP_CNTL3","simulink_model.outerloop_cntl3","0x2000020C","32","0x0000_0000","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true
wr_lock: true","Vbat minimum voltage during boost mode. Range from 2.7 V to 3.4 V in 100 mV increments.
*** 000 2.7 V
>>> 001 2.8 V
>>> ...
>>> 111 3.4 V"
"SIMULINK_MODEL.OUTERLOOP_CNTL3.VBUS_BOOST_THLD","VBUS_BOOST_THLD","simulink_model.vbus_boost_thld","SIMULINK_MODEL.OUTERLOOP_CNTL3","OUTERLOOP_CNTL3","simulink_model.outerloop_cntl3","0x2000020C","32","0x0000_0000","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true
wr_lock: true","Target Vbus voltage during boost mode. Range from 5 V to 20 V in 100 mV increments.
*** 0x00 5.0 V
>>> 0x01 5.1 V
>>> 0x02 5.2 V
>>> ...
>>> 0x0A 6.0 V
>>> ...
>>> 0x50 13.0 V
>>> ...
>>> 0x96 20.0 V"
"SIMULINK_MODEL.INNERLOOP_CFG.DITHER_EN","DITHER_EN","simulink_model.dither_en","SIMULINK_MODEL.INNERLOOP_CFG","INNERLOOP_CFG","simulink_model.innerloop_cfg","0x20000210","32","0x0000_000F","0:0","0","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true
wr_lock: true","Enable dither in the switching controller.
>>> 0 Disabled
*** 1 Enabled"
"SIMULINK_MODEL.INNERLOOP_CFG.DCM_EN","DCM_EN","simulink_model.dcm_en","SIMULINK_MODEL.INNERLOOP_CFG","INNERLOOP_CFG","simulink_model.innerloop_cfg","0x20000210","32","0x0000_000F","0:1","1","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true
wr_lock: true","Enable DCM behavior in the switching controller. When disabled, continuous conduction may result in
backward current flow in the inductor.
>>> 0 CCM only
*** 1 DCM ok"
"SIMULINK_MODEL.INNERLOOP_CFG.MAX_PH","MAX_PH","simulink_model.max_ph","SIMULINK_MODEL.INNERLOOP_CFG","INNERLOOP_CFG","simulink_model.innerloop_cfg","0x20000210","32","0x0000_000F","0:2,1:3","2","2","RW","0x3","0x3","Y","none","N","U2.0","N","internal: true
wr_lock: true","Maximum number of phases allowed
>>> 00 none
>>> 01 1
>>> 10 2
*** 11 4"
"SIMULINK_MODEL.POWERSTATE_CFG.FPGA_SW_RESET","FPGA_SW_RESET","simulink_model.fpga_sw_reset","SIMULINK_MODEL.POWERSTATE_CFG","POWERSTATE_CFG","simulink_model.powerstate_cfg","0x20000214","32","0x0000_0000","0:0","0","1","WO","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","Software reset to the FPGA. Resets all register values to default. Auto-clears.
*** 0 No action
>>> 1 SW reset FPGA"
"SIMULINK_MODEL.POWERSTATE_CFG.CLR_FAULT","CLR_FAULT","simulink_model.clr_fault","SIMULINK_MODEL.POWERSTATE_CFG","POWERSTATE_CFG","simulink_model.powerstate_cfg","0x20000214","32","0x0000_0000","0:1","1","1","WO","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","Once appropriate action has been taken to debug and address the error condition,
the host can write to this bit to exit error state and return to normal operation.
*** 0 No action
>>> 1 Clear fault"
"SIMULINK_MODEL.POWERSTATE_CFG.STANDBY_EN","STANDBY_EN","simulink_model.standby_en","SIMULINK_MODEL.POWERSTATE_CFG","POWERSTATE_CFG","simulink_model.powerstate_cfg","0x20000214","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","Enables Standby mode. Charging and boost mode are unavailable while this bit is set.
*** 0 Not enabled
>>> 1 Enabled"
"SIMULINK_MODEL.POWERSTATE_CFG.BOOST_EN","BOOST_EN","simulink_model.boost_en","SIMULINK_MODEL.POWERSTATE_CFG","POWERSTATE_CFG","simulink_model.powerstate_cfg","0x20000214","32","0x0000_0000","0:9","9","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","Enables boost mode for VBUS. Must not be set while VBUS_DETECT=1. Franco will transition through Standby state when this bit is changed.
*** 0 Disabled
>>> 1 Enabled"
"SIMULINK_MODEL.POWERSTATE_CFG.BATFET_DISABLE","BATFET_DISABLE","simulink_model.batfet_disable","SIMULINK_MODEL.POWERSTATE_CFG","POWERSTATE_CFG","simulink_model.powerstate_cfg","0x20000214","32","0x0000_0000","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","Writing a '1' to this field asserts the BATFET_EOC_DISABLE output of FPGA. It also selects
VDD_SNS as the loop input instead of VBAT. This bit has to be explicitly cleared to enable
BATFET again and to selects VBAT as the loop input.
*** 0 BATFET enabled
>>> 1 BATFET disabled"
"SIMULINK_MODEL.POWERSTATE_CFG.CONFIG_DONE_ADC","CONFIG_DONE_ADC","simulink_model.config_done_adc","SIMULINK_MODEL.POWERSTATE_CFG","POWERSTATE_CFG","simulink_model.powerstate_cfg","0x20000214","32","0x0000_0000","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","By writing a '1' to this field the Host (AudioHub) indicates to the FPGA
that it is done configuring the ADCs.
*** 0 ADC config not done
>>> 1 ADC config done"
"SIMULINK_MODEL.POWERSTATE_CFG.CONFIG_DONE_TC","CONFIG_DONE_TC","simulink_model.config_done_tc","SIMULINK_MODEL.POWERSTATE_CFG","POWERSTATE_CFG","simulink_model.powerstate_cfg","0x20000214","32","0x0000_0000","0:25","25","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","By writing a '1' to this field the Host (AudioHub) indicates to the FPGA
that it is done configuring the Franco testchip.
*** 0 TC config not done
>>> 1 TC config done"
"SIMULINK_MODEL.STATUS.VBUS_STS","VBUS_STS","simulink_model.vbus_sts","SIMULINK_MODEL.STATUS","STATUS","simulink_model.status","0x20000218","32","0x0000_0100","0:0","0","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true
wr_lock: true","Indicates that a valid VBUS supply is connected.
*** 0 No
>>> 1 Yes"
"SIMULINK_MODEL.STATUS.SPI_READY_STS","SPI_READY_STS","simulink_model.spi_ready_sts","SIMULINK_MODEL.STATUS","STATUS","simulink_model.status","0x20000218","32","0x0000_0100","0:1","1","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true
wr_lock: true","Indicates that a SPI_READY has been received from the Franco testchip
and the Franco testchip is ready to accept SPI transactions.
*** 0 No
>>> 1 Yes"
"SIMULINK_MODEL.STATUS.OPERATING_STATE","OPERATING_STATE","simulink_model.operating_state","SIMULINK_MODEL.STATUS","STATUS","simulink_model.status","0x20000218","32","0x0000_0100","0:8,1:9,2:10,3:11","8","4","RO","0x1","0x1","Y","none","Y","U4.0","N","internal: true
wr_lock: true","Indicates latest operating state.
>>> 0x0 FPGA in Reset
*** 0x1 Wait for FPGA Ready
>>> 0x2 Configure ADC
>>> 0x3 Wait for TC Ready
>>> 0x4 Configure TC
>>> 0x5 Standby
>>> 0x6 Buck Startup
>>> 0x7 VBUS Charging
>>> 0x8 Boost Startup
>>> 0x9 VBUS Boosting
>>> 0xA Error"
"SIMULINK_MODEL.DC_LIMITER.VBAT_ACTIVE","VBAT_ACTIVE","simulink_model.vbat_active","SIMULINK_MODEL.DC_LIMITER","DC_LIMITER","simulink_model.dc_limiter","0x2000021C","32","0x0000_0000","0:0","0","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true
wr_lock: true","Indicates the CV loop is currently active. Updated real-time.
*** 0 Not active
>>> 1 Active"
"SIMULINK_MODEL.DC_LIMITER.IBAT_ACTIVE","IBAT_ACTIVE","simulink_model.ibat_active","SIMULINK_MODEL.DC_LIMITER","DC_LIMITER","simulink_model.dc_limiter","0x2000021C","32","0x0000_0000","0:1","1","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true
wr_lock: true","Indicates the CC loop is currently active. Updated real-time.
*** 0 Not active
>>> 1 Active"
"SIMULINK_MODEL.DC_LIMITER.VBUS_ACTIVE","VBUS_ACTIVE","simulink_model.vbus_active","SIMULINK_MODEL.DC_LIMITER","DC_LIMITER","simulink_model.dc_limiter","0x2000021C","32","0x0000_0000","0:2","2","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true
wr_lock: true","Indicates the VBUS loop is currently active. Updated real-time.
*** 0 Not active
>>> 1 Active"
"SIMULINK_MODEL.DC_LIMITER.IBUS_ACTIVE","IBUS_ACTIVE","simulink_model.ibus_active","SIMULINK_MODEL.DC_LIMITER","DC_LIMITER","simulink_model.dc_limiter","0x2000021C","32","0x0000_0000","0:3","3","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true
wr_lock: true","Indicates the IBUS loop is currently active. Updated real-time.
*** 0 Not active
>>> 1 Active"
"SIMULINK_MODEL.DC_LIMITER.MAX_DUTY_ACTIVE","MAX_DUTY_ACTIVE","simulink_model.max_duty_active","SIMULINK_MODEL.DC_LIMITER","DC_LIMITER","simulink_model.dc_limiter","0x2000021C","32","0x0000_0000","0:4","4","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true
wr_lock: true","Indicates the device is currently running in maximum duty cycle. Updated real-time.
*** 0 Not active
>>> 1 Active"
"SIMULINK_MODEL.DC_LIMITER.ICMD_CLAMP_ACTIVE","ICMD_CLAMP_ACTIVE","simulink_model.icmd_clamp_active","SIMULINK_MODEL.DC_LIMITER","DC_LIMITER","simulink_model.dc_limiter","0x2000021C","32","0x0000_0000","0:5","5","1","RO","0x0","0x0","Y","none","Y","U1.0","N","internal: true
wr_lock: true","Indicates that the device is currently running at the maximum current threshold set by max_icmd. Updated real-time.
*** 0 Not active
>>> 1 Active"
"SIMULINK_MODEL.ICMD_VALUE.ICMD_VALUE","ICMD_VALUE","simulink_model.icmd_value","SIMULINK_MODEL.ICMD_VALUE","ICMD_VALUE","simulink_model.icmd_value","0x20000220","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RO","0x0000","0x0000","Y","none","Y","U16.0","N","internal: true
wr_lock: true","Indicates the instantaneous value of outerloop ICMD in s6.10 format."
"SIMULINK_MODEL.D_VALUE.D_PH1","D_PH1","simulink_model.d_ph1","SIMULINK_MODEL.D_VALUE","D_VALUE","simulink_model.d_value","0x20000224","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0x00","0x00","Y","none","Y","U8.0","N","internal: true
wr_lock: true","Indicates the instantaneous value of D for Phase 1. D goes from 0 to 0.98 in steps of ~0.004 ( 0.00390625 to be precise)
*** 0x00 0.0
>>> 0x01 0.00390625
>>> 0x02 0.0078125
>>> ...
>>> 0x0A 0.0390625
>>> ...
>>> 0x50 0.3125
>>> ...
>>> 0x96 0.5859375
>>> ...
>>> 0xC8 0.78125
>>> ...
>>> 0xFF 0.99609375"
"SIMULINK_MODEL.D_VALUE.D_PH2","D_PH2","simulink_model.d_ph2","SIMULINK_MODEL.D_VALUE","D_VALUE","simulink_model.d_value","0x20000224","32","0x0000_0000","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0x00","0x00","Y","none","Y","U8.0","N","internal: true
wr_lock: true","Indicates the instantaneous value of D for Phase 2. D goes from 0 to 0.98 at max in steps of ~0.004 ( 0.00390625 to be precise)
*** 0x00 0.0
>>> 0x01 0.00390625
>>> 0x02 0.0078125
>>> ...
>>> 0x0A 0.0390625
>>> ...
>>> 0x50 0.3125
>>> ...
>>> 0x96 0.5859375
>>> ...
>>> 0xC8 0.78125
>>> ...
>>> 0xFF 0.99609375"
"SIMULINK_MODEL.D_VALUE.D_PH3","D_PH3","simulink_model.d_ph3","SIMULINK_MODEL.D_VALUE","D_VALUE","simulink_model.d_value","0x20000224","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23","16","8","RO","0x00","0x00","Y","none","Y","U8.0","N","internal: true
wr_lock: true","Indicates the instantaneous value of D for Phase 3. D goes from 0 to 0.98 at max in steps of ~0.004 ( 0.00390625 to be precise)
*** 0x00 0.0
>>> 0x01 0.00390625
>>> 0x02 0.0078125
>>> ...
>>> 0x0A 0.0390625
>>> ...
>>> 0x50 0.3125
>>> ...
>>> 0x96 0.5859375
>>> ...
>>> 0xC8 0.78125
>>> ...
>>> 0xFF 0.99609375"
"SIMULINK_MODEL.D_VALUE.D_PH4","D_PH4","simulink_model.d_ph4","SIMULINK_MODEL.D_VALUE","D_VALUE","simulink_model.d_value","0x20000224","32","0x0000_0000","0:24,1:25,2:26,3:27,4:28,5:29,6:30,7:31","24","8","RO","0x00","0x00","Y","none","Y","U8.0","N","internal: true
wr_lock: true","Indicates the instantaneous value of D for Phase 4. D goes from 0 to 0.98 at max in steps of ~0.004 ( 0.00390625 to be precise)
*** 0x00 0.0
>>> 0x01 0.00390625
>>> 0x02 0.0078125
>>> ...
>>> 0x0A 0.0390625
>>> ...
>>> 0x50 0.3125
>>> ...
>>> 0x96 0.5859375
>>> ...
>>> 0xC8 0.78125
>>> ...
>>> 0xFF 0.99609375"
"SIMULINK_MODEL.ALPHA_VALUE.ALPHA_PH1","ALPHA_PH1","simulink_model.alpha_ph1","SIMULINK_MODEL.ALPHA_VALUE","ALPHA_VALUE","simulink_model.alpha_value","0x20000228","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0x00","0x00","Y","none","Y","S7.0","N","internal: true
wr_lock: true
signed: true","Indicates the instantaneous value of alpha from Phase 1. Alpha goes from -0.5 to 0.4961 at max in steps of ~0.004 (0.00390625 to be precise)
>>> 0x80 -0.5
>>> 0x81 -0.49609375
>>> ...
*** 0x00 0.0
>>> ...
>>> 0x7F 0.49609375"
"SIMULINK_MODEL.ALPHA_VALUE.ALPHA_PH2","ALPHA_PH2","simulink_model.alpha_ph2","SIMULINK_MODEL.ALPHA_VALUE","ALPHA_VALUE","simulink_model.alpha_value","0x20000228","32","0x0000_0000","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0x00","0x00","Y","none","Y","S7.0","N","internal: true
wr_lock: true
signed: true","Indicates the instantaneous value of alpha from Phase 2. Alpha goes from -0.5 to 0.4961 at max in steps of ~0.004 (0.00390625 to be precise)
>>> 0x80 -0.5
>>> 0x81 -0.49609375
>>> ...
*** 0x00 0.0
>>> ...
>>> 0x7F 0.49609375"
"SIMULINK_MODEL.ALPHA_VALUE.ALPHA_PH3","ALPHA_PH3","simulink_model.alpha_ph3","SIMULINK_MODEL.ALPHA_VALUE","ALPHA_VALUE","simulink_model.alpha_value","0x20000228","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23","16","8","RO","0x00","0x00","Y","none","Y","S7.0","N","internal: true
wr_lock: true
signed: true","Indicates the instantaneous value of alpha from Phase 3. Alpha goes from -0.5 to 0.4961 at max in steps of ~0.004 (0.00390625 to be precise)
>>> 0x80 -0.5
>>> 0x81 -0.49609375
>>> ...
*** 0x00 0.0
>>> ...
>>> 0x7F 0.49609375"
"SIMULINK_MODEL.ALPHA_VALUE.ALPHA_PH4","ALPHA_PH4","simulink_model.alpha_ph4","SIMULINK_MODEL.ALPHA_VALUE","ALPHA_VALUE","simulink_model.alpha_value","0x20000228","32","0x0000_0000","0:24,1:25,2:26,3:27,4:28,5:29,6:30,7:31","24","8","RO","0x00","0x00","Y","none","Y","S7.0","N","internal: true
wr_lock: true
signed: true","Indicates the instantaneous value of alpha from Phase 4. Alpha goes from -0.5 to 0.4961 at max in steps of ~0.004 (0.00390625 to be precise)
>>> 0x80 -0.5
>>> 0x81 -0.49609375
>>> ...
*** 0x00 0.0
>>> ...
>>> 0x7F 0.49609375"
"SIMULINK_MODEL.VBAT_ADC_RESULT.VBAT_ADC_RESULT","VBAT_ADC_RESULT","simulink_model.vbat_adc_result","SIMULINK_MODEL.VBAT_ADC_RESULT","VBAT_ADC_RESULT","simulink_model.vbat_adc_result","0x2000022C","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RO","0x0000","0x0000","Y","none","Y","U16.0","N","internal: true
wr_lock: true","Indicates the instantaneous value of the last ADC conversion for VBAT in s6.10 format."
"SIMULINK_MODEL.IBAT_ADC_RESULT.IBAT_ADC_RESULT","IBAT_ADC_RESULT","simulink_model.ibat_adc_result","SIMULINK_MODEL.IBAT_ADC_RESULT","IBAT_ADC_RESULT","simulink_model.ibat_adc_result","0x20000230","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RO","0x0000","0x0000","Y","none","Y","U16.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for IBAT in s6.10 format."
"SIMULINK_MODEL.VBUS_ADC_RESULT.VBUS_ADC_RESULT","VBUS_ADC_RESULT","simulink_model.vbus_adc_result","SIMULINK_MODEL.VBUS_ADC_RESULT","VBUS_ADC_RESULT","simulink_model.vbus_adc_result","0x20000234","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RO","0x0000","0x0000","Y","none","Y","U16.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for VBUS in s6.10 format."
"SIMULINK_MODEL.IBUS_ADC_RESULT.IBUS_ADC_RESULT","IBUS_ADC_RESULT","simulink_model.ibus_adc_result","SIMULINK_MODEL.IBUS_ADC_RESULT","IBUS_ADC_RESULT","simulink_model.ibus_adc_result","0x20000238","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RO","0x0000","0x0000","Y","none","Y","U16.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for IBUS in s6.10 format."
"SIMULINK_MODEL.PH1_IL_ADC_RESULT.PH1_IL_ADC_RESULT","PH1_IL_ADC_RESULT","simulink_model.ph1_il_adc_result","SIMULINK_MODEL.PH1_IL_ADC_RESULT","PH1_IL_ADC_RESULT","simulink_model.ph1_il_adc_result","0x2000023C","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x00000000","0x00000000","Y","none","Y","U32.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for Phase1 inductor current in s8.24 format."
"SIMULINK_MODEL.PH1_VFLY_ADC_RESULT.PH1_VFLY_ADC_RESULT","PH1_VFLY_ADC_RESULT","simulink_model.ph1_vfly_adc_result","SIMULINK_MODEL.PH1_VFLY_ADC_RESULT","PH1_VFLY_ADC_RESULT","simulink_model.ph1_vfly_adc_result","0x20000240","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x00000000","0x00000000","Y","none","Y","U32.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for voltage across Phase1 CFLY cap in s8.24 format."
"SIMULINK_MODEL.PH2_IL_ADC_RESULT.PH2_IL_ADC_RESULT","PH2_IL_ADC_RESULT","simulink_model.ph2_il_adc_result","SIMULINK_MODEL.PH2_IL_ADC_RESULT","PH2_IL_ADC_RESULT","simulink_model.ph2_il_adc_result","0x20000244","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x00000000","0x00000000","Y","none","Y","U32.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for Phase2 inductor current in s8.24 format."
"SIMULINK_MODEL.PH2_VFLY_ADC_RESULT.PH2_VFLY_ADC_RESULT","PH2_VFLY_ADC_RESULT","simulink_model.ph2_vfly_adc_result","SIMULINK_MODEL.PH2_VFLY_ADC_RESULT","PH2_VFLY_ADC_RESULT","simulink_model.ph2_vfly_adc_result","0x20000248","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x00000000","0x00000000","Y","none","Y","U32.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for voltage across Phase2 CFLY cap in s8.24 format."
"SIMULINK_MODEL.PH3_IL_ADC_RESULT.PH3_IL_ADC_RESULT","PH3_IL_ADC_RESULT","simulink_model.ph3_il_adc_result","SIMULINK_MODEL.PH3_IL_ADC_RESULT","PH3_IL_ADC_RESULT","simulink_model.ph3_il_adc_result","0x2000024C","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x00000000","0x00000000","Y","none","Y","U32.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for Phase3 inductor current in s8.24 format."
"SIMULINK_MODEL.PH3_VFLY_ADC_RESULT.PH3_VFLY_ADC_RESULT","PH3_VFLY_ADC_RESULT","simulink_model.ph3_vfly_adc_result","SIMULINK_MODEL.PH3_VFLY_ADC_RESULT","PH3_VFLY_ADC_RESULT","simulink_model.ph3_vfly_adc_result","0x20000250","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x00000000","0x00000000","Y","none","Y","U32.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for voltage across Phase3 CFLY cap in s8.24 format."
"SIMULINK_MODEL.PH4_IL_ADC_RESULT.PH4_IL_ADC_RESULT","PH4_IL_ADC_RESULT","simulink_model.ph4_il_adc_result","SIMULINK_MODEL.PH4_IL_ADC_RESULT","PH4_IL_ADC_RESULT","simulink_model.ph4_il_adc_result","0x20000254","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x00000000","0x00000000","Y","none","Y","U32.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for Phase4 inductor current in s8.24 format."
"SIMULINK_MODEL.PH4_VFLY_ADC_RESULT.PH4_VFLY_ADC_RESULT","PH4_VFLY_ADC_RESULT","simulink_model.ph4_vfly_adc_result","SIMULINK_MODEL.PH4_VFLY_ADC_RESULT","PH4_VFLY_ADC_RESULT","simulink_model.ph4_vfly_adc_result","0x20000258","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RO","0x00000000","0x00000000","Y","none","Y","U32.0","N","internal: true
wr_lock: true","Indicates the result of the last ADC conversion for voltage across Phase4 CFLY cap in s8.24 format."
"SIMULINK_MODEL.TEST_IBAT_PARAMS.TEST_KPMIN_IBAT","TEST_KPMIN_IBAT","simulink_model.test_kpmin_ibat","SIMULINK_MODEL.TEST_IBAT_PARAMS","TEST_IBAT_PARAMS","simulink_model.test_ibat_params","0x2000025C","32","0x0102_011A","0:0,1:1,2:2","0","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBAT_PARAMS.TEST_KPMAX_IBAT","TEST_KPMAX_IBAT","simulink_model.test_kpmax_ibat","SIMULINK_MODEL.TEST_IBAT_PARAMS","TEST_IBAT_PARAMS","simulink_model.test_ibat_params","0x2000025C","32","0x0102_011A","0:3,1:4","3","2","RW","0x3","0x3","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBAT_PARAMS.TEST_ERRMIN_IBAT","TEST_ERRMIN_IBAT","simulink_model.test_errmin_ibat","SIMULINK_MODEL.TEST_IBAT_PARAMS","TEST_IBAT_PARAMS","simulink_model.test_ibat_params","0x2000025C","32","0x0102_011A","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBAT_PARAMS.TEST_KP_IBAT_SLEWRATEMIN","TEST_KP_IBAT_SLEWRATEMIN","simulink_model.test_kp_ibat_slewratemin","SIMULINK_MODEL.TEST_IBAT_PARAMS","TEST_IBAT_PARAMS","simulink_model.test_ibat_params","0x2000025C","32","0x0102_011A","0:16,1:17","16","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBAT_PARAMS.TEST_KI_IBAT","TEST_KI_IBAT","simulink_model.test_ki_ibat","SIMULINK_MODEL.TEST_IBAT_PARAMS","TEST_IBAT_PARAMS","simulink_model.test_ibat_params","0x2000025C","32","0x0102_011A","0:24,1:25","24","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS.TEST_KPMIN_VBAT_BUCK","TEST_KPMIN_VBAT_BUCK","simulink_model.test_kpmin_vbat_buck","SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS","TEST_VBAT_BUCK_PARAMS","simulink_model.test_vbat_buck_params","0x20000260","32","0x0102_011A","0:0,1:1,2:2","0","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS.TEST_KPMAX_VBAT_BUCK","TEST_KPMAX_VBAT_BUCK","simulink_model.test_kpmax_vbat_buck","SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS","TEST_VBAT_BUCK_PARAMS","simulink_model.test_vbat_buck_params","0x20000260","32","0x0102_011A","0:3,1:4","3","2","RW","0x3","0x3","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS.TEST_ERRMIN_VBAT_BUCK","TEST_ERRMIN_VBAT_BUCK","simulink_model.test_errmin_vbat_buck","SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS","TEST_VBAT_BUCK_PARAMS","simulink_model.test_vbat_buck_params","0x20000260","32","0x0102_011A","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS.TEST_KP_VBAT_BUCK_SLEWRATEMIN","TEST_KP_VBAT_BUCK_SLEWRATEMIN","simulink_model.test_kp_vbat_buck_slewratemin","SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS","TEST_VBAT_BUCK_PARAMS","simulink_model.test_vbat_buck_params","0x20000260","32","0x0102_011A","0:16,1:17","16","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS.TEST_KI_VBAT_BUCK","TEST_KI_VBAT_BUCK","simulink_model.test_ki_vbat_buck","SIMULINK_MODEL.TEST_VBAT_BUCK_PARAMS","TEST_VBAT_BUCK_PARAMS","simulink_model.test_vbat_buck_params","0x20000260","32","0x0102_011A","0:24,1:25","24","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BST_PARAMS.TEST_KPMIN_VBAT_BST","TEST_KPMIN_VBAT_BST","simulink_model.test_kpmin_vbat_bst","SIMULINK_MODEL.TEST_VBAT_BST_PARAMS","TEST_VBAT_BST_PARAMS","simulink_model.test_vbat_bst_params","0x20000264","32","0x0102_011A","0:0,1:1,2:2","0","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BST_PARAMS.TEST_KPMAX_VBAT_BST","TEST_KPMAX_VBAT_BST","simulink_model.test_kpmax_vbat_bst","SIMULINK_MODEL.TEST_VBAT_BST_PARAMS","TEST_VBAT_BST_PARAMS","simulink_model.test_vbat_bst_params","0x20000264","32","0x0102_011A","0:3,1:4","3","2","RW","0x3","0x3","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BST_PARAMS.TEST_ERRMIN_VBAT_BST","TEST_ERRMIN_VBAT_BST","simulink_model.test_errmin_vbat_bst","SIMULINK_MODEL.TEST_VBAT_BST_PARAMS","TEST_VBAT_BST_PARAMS","simulink_model.test_vbat_bst_params","0x20000264","32","0x0102_011A","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BST_PARAMS.TEST_KP_VBAT_BST_SLEWRATEMIN","TEST_KP_VBAT_BST_SLEWRATEMIN","simulink_model.test_kp_vbat_bst_slewratemin","SIMULINK_MODEL.TEST_VBAT_BST_PARAMS","TEST_VBAT_BST_PARAMS","simulink_model.test_vbat_bst_params","0x20000264","32","0x0102_011A","0:16,1:17","16","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBAT_BST_PARAMS.TEST_KI_VBAT_BST","TEST_KI_VBAT_BST","simulink_model.test_ki_vbat_bst","SIMULINK_MODEL.TEST_VBAT_BST_PARAMS","TEST_VBAT_BST_PARAMS","simulink_model.test_vbat_bst_params","0x20000264","32","0x0102_011A","0:24,1:25","24","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBUS_PARAMS.TEST_KPMIN_IBUS","TEST_KPMIN_IBUS","simulink_model.test_kpmin_ibus","SIMULINK_MODEL.TEST_IBUS_PARAMS","TEST_IBUS_PARAMS","simulink_model.test_ibus_params","0x20000268","32","0x0102_010A","0:0,1:1,2:2","0","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBUS_PARAMS.TEST_KPMAX_IBUS","TEST_KPMAX_IBUS","simulink_model.test_kpmax_ibus","SIMULINK_MODEL.TEST_IBUS_PARAMS","TEST_IBUS_PARAMS","simulink_model.test_ibus_params","0x20000268","32","0x0102_010A","0:3,1:4","3","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBUS_PARAMS.TEST_ERRMIN_IBUS","TEST_ERRMIN_IBUS","simulink_model.test_errmin_ibus","SIMULINK_MODEL.TEST_IBUS_PARAMS","TEST_IBUS_PARAMS","simulink_model.test_ibus_params","0x20000268","32","0x0102_010A","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBUS_PARAMS.TEST_KP_IBUS_SLEWRATEMIN","TEST_KP_IBUS_SLEWRATEMIN","simulink_model.test_kp_ibus_slewratemin","SIMULINK_MODEL.TEST_IBUS_PARAMS","TEST_IBUS_PARAMS","simulink_model.test_ibus_params","0x20000268","32","0x0102_010A","0:16,1:17","16","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_IBUS_PARAMS.TEST_KI_IBUS","TEST_KI_IBUS","simulink_model.test_ki_ibus","SIMULINK_MODEL.TEST_IBUS_PARAMS","TEST_IBUS_PARAMS","simulink_model.test_ibus_params","0x20000268","32","0x0102_010A","0:24,1:25","24","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS.TEST_KPMIN_VBUS_BUCK","TEST_KPMIN_VBUS_BUCK","simulink_model.test_kpmin_vbus_buck","SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS","TEST_VBUS_BUCK_PARAMS","simulink_model.test_vbus_buck_params","0x2000026C","32","0x0102_010A","0:0,1:1,2:2","0","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS.TEST_KPMAX_VBUS_BUCK","TEST_KPMAX_VBUS_BUCK","simulink_model.test_kpmax_vbus_buck","SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS","TEST_VBUS_BUCK_PARAMS","simulink_model.test_vbus_buck_params","0x2000026C","32","0x0102_010A","0:3,1:4","3","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS.TEST_ERRMIN_VBUS_BUCK","TEST_ERRMIN_VBUS_BUCK","simulink_model.test_errmin_vbus_buck","SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS","TEST_VBUS_BUCK_PARAMS","simulink_model.test_vbus_buck_params","0x2000026C","32","0x0102_010A","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS.TEST_KP_VBUS_BUCK_SLEWRATEMIN","TEST_KP_VBUS_BUCK_SLEWRATEMIN","simulink_model.test_kp_vbus_buck_slewratemin","SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS","TEST_VBUS_BUCK_PARAMS","simulink_model.test_vbus_buck_params","0x2000026C","32","0x0102_010A","0:16,1:17","16","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS.TEST_KI_VBUS_BUCK","TEST_KI_VBUS_BUCK","simulink_model.test_ki_vbus_buck","SIMULINK_MODEL.TEST_VBUS_BUCK_PARAMS","TEST_VBUS_BUCK_PARAMS","simulink_model.test_vbus_buck_params","0x2000026C","32","0x0102_010A","0:24,1:25","24","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BST_PARAMS.TEST_KPMIN_VBUS_BST","TEST_KPMIN_VBUS_BST","simulink_model.test_kpmin_vbus_bst","SIMULINK_MODEL.TEST_VBUS_BST_PARAMS","TEST_VBUS_BST_PARAMS","simulink_model.test_vbus_bst_params","0x20000270","32","0x0102_010A","0:0,1:1,2:2","0","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BST_PARAMS.TEST_KPMAX_VBUS_BST","TEST_KPMAX_VBUS_BST","simulink_model.test_kpmax_vbus_bst","SIMULINK_MODEL.TEST_VBUS_BST_PARAMS","TEST_VBUS_BST_PARAMS","simulink_model.test_vbus_bst_params","0x20000270","32","0x0102_010A","0:3,1:4","3","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BST_PARAMS.TEST_ERRMIN_VBUS_BST","TEST_ERRMIN_VBUS_BST","simulink_model.test_errmin_vbus_bst","SIMULINK_MODEL.TEST_VBUS_BST_PARAMS","TEST_VBUS_BST_PARAMS","simulink_model.test_vbus_bst_params","0x20000270","32","0x0102_010A","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BST_PARAMS.TEST_KP_VBUS_BST_SLEWRATEMIN","TEST_KP_VBUS_BST_SLEWRATEMIN","simulink_model.test_kp_vbus_bst_slewratemin","SIMULINK_MODEL.TEST_VBUS_BST_PARAMS","TEST_VBUS_BST_PARAMS","simulink_model.test_vbus_bst_params","0x20000270","32","0x0102_010A","0:16,1:17","16","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_VBUS_BST_PARAMS.TEST_KI_VBUS_BST","TEST_KI_VBUS_BST","simulink_model.test_ki_vbus_bst","SIMULINK_MODEL.TEST_VBUS_BST_PARAMS","TEST_VBUS_BST_PARAMS","simulink_model.test_vbus_bst_params","0x20000270","32","0x0102_010A","0:24,1:25","24","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT.TEST_PHASE_ADD_THLD","TEST_PHASE_ADD_THLD","simulink_model.test_phase_add_thld","SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT","TEST_INNER_LOOP_PH_MGMT","simulink_model.test_inner_loop_ph_mgmt","0x20000274","32","0x0001_0001","0:0,1:1","0","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT.TEST_PHASE_SHED_HYST","TEST_PHASE_SHED_HYST","simulink_model.test_phase_shed_hyst","SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT","TEST_INNER_LOOP_PH_MGMT","simulink_model.test_inner_loop_ph_mgmt","0x20000274","32","0x0001_0001","0:8,1:9","8","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT.TEST_PHASE_TRANSITION_STEP","TEST_PHASE_TRANSITION_STEP","simulink_model.test_phase_transition_step","SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT","TEST_INNER_LOOP_PH_MGMT","simulink_model.test_inner_loop_ph_mgmt","0x20000274","32","0x0001_0001","0:16","16","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT.PHASE_INDUCTOR_MAP","PHASE_INDUCTOR_MAP","simulink_model.phase_inductor_map","SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT","TEST_INNER_LOOP_PH_MGMT","simulink_model.test_inner_loop_ph_mgmt","0x20000274","32","0x0001_0001","0:24,1:25","24","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_DCM.TEST_DCM_L0_OFFSET","TEST_DCM_L0_OFFSET","simulink_model.test_dcm_l0_offset","SIMULINK_MODEL.TEST_INNER_LOOP_DCM","TEST_INNER_LOOP_DCM","simulink_model.test_inner_loop_dcm","0x20000278","32","0x0000_0105","0:0,1:1","0","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_DCM.TEST_DCM_L1_OFFSET","TEST_DCM_L1_OFFSET","simulink_model.test_dcm_l1_offset","SIMULINK_MODEL.TEST_INNER_LOOP_DCM","TEST_INNER_LOOP_DCM","simulink_model.test_inner_loop_dcm","0x20000278","32","0x0000_0105","0:2,1:3","2","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_DCM.TEST_DCM_PULSE_SKIP_THLD","TEST_DCM_PULSE_SKIP_THLD","simulink_model.test_dcm_pulse_skip_thld","SIMULINK_MODEL.TEST_INNER_LOOP_DCM","TEST_INNER_LOOP_DCM","simulink_model.test_inner_loop_dcm","0x20000278","32","0x0000_0105","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_DCM.TEST_DCM_CCM_COUNT","TEST_DCM_CCM_COUNT","simulink_model.test_dcm_ccm_count","SIMULINK_MODEL.TEST_INNER_LOOP_DCM","TEST_INNER_LOOP_DCM","simulink_model.test_inner_loop_dcm","0x20000278","32","0x0000_0105","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_DCM.TEST_CCM_DCM_COUNT","TEST_CCM_DCM_COUNT","simulink_model.test_ccm_dcm_count","SIMULINK_MODEL.TEST_INNER_LOOP_DCM","TEST_INNER_LOOP_DCM","simulink_model.test_inner_loop_dcm","0x20000278","32","0x0000_0105","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_IL.TEST_KP_IL","TEST_KP_IL","simulink_model.test_kp_il","SIMULINK_MODEL.TEST_INNER_LOOP_IL","TEST_INNER_LOOP_IL","simulink_model.test_inner_loop_il","0x2000027C","32","0x0001_010A","0:0,1:1,2:2","0","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_IL.TEST_KI_IL","TEST_KI_IL","simulink_model.test_ki_il","SIMULINK_MODEL.TEST_INNER_LOOP_IL","TEST_INNER_LOOP_IL","simulink_model.test_inner_loop_il","0x2000027C","32","0x0001_010A","0:3,1:4","3","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_IL.TEST_DFF2_L","TEST_DFF2_L","simulink_model.test_dff2_l","SIMULINK_MODEL.TEST_INNER_LOOP_IL","TEST_INNER_LOOP_IL","simulink_model.test_inner_loop_il","0x2000027C","32","0x0001_010A","0:8,1:9","8","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_IL.TEST_PI_CRCT_GAIN","TEST_PI_CRCT_GAIN","simulink_model.test_pi_crct_gain","SIMULINK_MODEL.TEST_INNER_LOOP_IL","TEST_INNER_LOOP_IL","simulink_model.test_inner_loop_il","0x2000027C","32","0x0001_010A","0:16,1:17","16","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_IL.TEST_FF1_DISABLE","TEST_FF1_DISABLE","simulink_model.test_ff1_disable","SIMULINK_MODEL.TEST_INNER_LOOP_IL","TEST_INNER_LOOP_IL","simulink_model.test_inner_loop_il","0x2000027C","32","0x0001_010A","0:24","24","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_IL.TEST_FF2_DISABLE","TEST_FF2_DISABLE","simulink_model.test_ff2_disable","SIMULINK_MODEL.TEST_INNER_LOOP_IL","TEST_INNER_LOOP_IL","simulink_model.test_inner_loop_il","0x2000027C","32","0x0001_010A","0:25","25","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_MODULATOR.TEST_PWM_MINPULSE","TEST_PWM_MINPULSE","simulink_model.test_pwm_minpulse","SIMULINK_MODEL.TEST_INNER_LOOP_MODULATOR","TEST_INNER_LOOP_MODULATOR","simulink_model.test_inner_loop_modulator","0x20000280","32","0x0000_0001","0:0,1:1","0","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_VFLY.TEST_VFLY_KP","TEST_VFLY_KP","simulink_model.test_vfly_kp","SIMULINK_MODEL.TEST_INNER_LOOP_VFLY","TEST_INNER_LOOP_VFLY","simulink_model.test_inner_loop_vfly","0x20000284","32","0x0200_000A","0:0,1:1,2:2","0","3","RW","0x2","0x2","Y","none","N","U3.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_VFLY.TEST_VFLY_KI","TEST_VFLY_KI","simulink_model.test_vfly_ki","SIMULINK_MODEL.TEST_INNER_LOOP_VFLY","TEST_INNER_LOOP_VFLY","simulink_model.test_inner_loop_vfly","0x20000284","32","0x0200_000A","0:3,1:4","3","2","RW","0x1","0x1","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_VFLY.TEST_ALPHA_DISABLE","TEST_ALPHA_DISABLE","simulink_model.test_alpha_disable","SIMULINK_MODEL.TEST_INNER_LOOP_VFLY","TEST_INNER_LOOP_VFLY","simulink_model.test_inner_loop_vfly","0x20000284","32","0x0200_000A","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_VFLY.TEST_WKCFLY_DISABLE","TEST_WKCFLY_DISABLE","simulink_model.test_wkcfly_disable","SIMULINK_MODEL.TEST_INNER_LOOP_VFLY","TEST_INNER_LOOP_VFLY","simulink_model.test_inner_loop_vfly","0x20000284","32","0x0200_000A","0:16","16","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_INNER_LOOP_VFLY.TEST_WK_CHGDISCHG_THLDHYST","TEST_WK_CHGDISCHG_THLDHYST","simulink_model.test_wk_chgdischg_thldhyst","SIMULINK_MODEL.TEST_INNER_LOOP_VFLY","TEST_INNER_LOOP_VFLY","simulink_model.test_inner_loop_vfly","0x20000284","32","0x0200_000A","0:24,1:25","24","2","RW","0x2","0x2","Y","none","N","U2.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS.TEST_ICMD_OVERRIDE_EN","TEST_ICMD_OVERRIDE_EN","simulink_model.test_icmd_override_en","SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS","TEST_ICMD_OVR_PARAMS","simulink_model.test_icmd_ovr_params","0x20000288","32","0x0001_0000","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true
wr_lock: true","Icmd override options
*** 00 Ovr off
>>> 01 Ovr on use ICmdSet
>>> 10 Ovr on use Ramp Gen
>>> 11 Ovr on prev value"
"SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS.TEST_ICMD_RAMP_BOTTOM","TEST_ICMD_RAMP_BOTTOM","simulink_model.test_icmd_ramp_bottom","SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS","TEST_ICMD_OVR_PARAMS","simulink_model.test_icmd_ovr_params","0x20000288","32","0x0001_0000","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true
wr_lock: true","Icmd ramp bottom
*** 00 0 A
>>> 01 1 A
>>> 10 2 A
>>> 11 3 A"
"SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS.TEST_ICMD_RAMP_AMPLITUDE","TEST_ICMD_RAMP_AMPLITUDE","simulink_model.test_icmd_ramp_amplitude","SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS","TEST_ICMD_OVR_PARAMS","simulink_model.test_icmd_ovr_params","0x20000288","32","0x0001_0000","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true
wr_lock: true","Icmd ramp amplitude
*** 00 1 A
>>> 01 2 A
>>> 10 4 A
>>> 11 8 A"
"SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS.TEST_ICMD_RAMP_STEP","TEST_ICMD_RAMP_STEP","simulink_model.test_icmd_ramp_step","SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS","TEST_ICMD_OVR_PARAMS","simulink_model.test_icmd_ovr_params","0x20000288","32","0x0001_0000","0:8,1:9","8","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true
wr_lock: true","Icmd ramp step
*** 00 1 mA
>>> 01 10 mA
>>> 10 50 mA
>>> 11 100 mA"
"SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS.TEST_ICMDSET","TEST_ICMDSET","simulink_model.test_icmdset","SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS","TEST_ICMD_OVR_PARAMS","simulink_model.test_icmd_ovr_params","0x20000288","32","0x0001_0000","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28,13:29,14:30,15:31","16","16","RW","0x0001","0x0001","Y","none","N","U16.0","N","internal: true
wr_lock: true","Override value of Icmd to be used if test_icmd_override_en=1. This value is in u6.10 format."
"SIMULINK_MODEL.TEST_DREF_OVERRIDE_EN.TEST_DREF_OVERRIDE_EN","TEST_DREF_OVERRIDE_EN","simulink_model.test_dref_override_en","SIMULINK_MODEL.TEST_DREF_OVERRIDE_EN","TEST_DREF_OVERRIDE_EN","simulink_model.test_dref_override_en","0x2000028C","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","Enable override for Dref.
*** 0 Override off
>>> 1 Override on"
"SIMULINK_MODEL.TEST_DREF_OVERRIDE_SET.TEST_DREFSET","TEST_DREFSET","simulink_model.test_drefset","SIMULINK_MODEL.TEST_DREF_OVERRIDE_SET","TEST_DREF_OVERRIDE_SET","simulink_model.test_dref_override_set","0x20000290","32","0x0000_0001","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RW","0x00000001","0x00000001","Y","none","N","U32.0","N","internal: true
wr_lock: true","Override value of Dref to be used if test_dref_override_en=1. This value is in s8.24 format."
"SIMULINK_MODEL.TEST_ALPHA_OVERRIDE_EN.TEST_ALPHA_OVERRIDE_EN","TEST_ALPHA_OVERRIDE_EN","simulink_model.test_alpha_override_en","SIMULINK_MODEL.TEST_ALPHA_OVERRIDE_EN","TEST_ALPHA_OVERRIDE_EN","simulink_model.test_alpha_override_en","0x20000294","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.TEST_ALPHA_OVERRIDE_SET.TEST_ALPHASET","TEST_ALPHASET","simulink_model.test_alphaset","SIMULINK_MODEL.TEST_ALPHA_OVERRIDE_SET","TEST_ALPHA_OVERRIDE_SET","simulink_model.test_alpha_override_set","0x20000298","32","0x0000_0001","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15,16:16,17:17,18:18,19:19,20:20,21:21,22:22,23:23,24:24,25:25,26:26,27:27,28:28,29:29,30:30,31:31","0","32","RW","0x00000001","0x00000001","Y","none","N","U32.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.GAIN_CONFIG1.VCFLY_GAIN","VCFLY_GAIN","simulink_model.vcfly_gain","SIMULINK_MODEL.GAIN_CONFIG1","GAIN_CONFIG1","simulink_model.gain_config1","0x2000029C","32","0x7800_5A00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11,12:12,13:13,14:14,15:15","0","16","RW","0x5A00","0x5A00","Y","none","N","U16.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.GAIN_CONFIG1.IL_GAIN","IL_GAIN","simulink_model.il_gain","SIMULINK_MODEL.GAIN_CONFIG1","GAIN_CONFIG1","simulink_model.gain_config1","0x2000029C","32","0x7800_5A00","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27,12:28,13:29,14:30,15:31","16","16","RW","0x7800","0x7800","Y","none","N","U16.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.GAIN_CONFIG2.VBUS_GAIN","VBUS_GAIN","simulink_model.vbus_gain","SIMULINK_MODEL.GAIN_CONFIG2","GAIN_CONFIG2","simulink_model.gain_config2","0x200002A0","32","0x03FE_0C06","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11","0","12","RW","0xC06","0xC06","Y","none","N","U12.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.GAIN_CONFIG2.VBAT_GAIN","VBAT_GAIN","simulink_model.vbat_gain","SIMULINK_MODEL.GAIN_CONFIG2","GAIN_CONFIG2","simulink_model.gain_config2","0x200002A0","32","0x03FE_0C06","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27","16","12","RW","0x3FE","0x3FE","Y","none","N","U12.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.GAIN_CONFIG3.IBUS_GAIN","IBUS_GAIN","simulink_model.ibus_gain","SIMULINK_MODEL.GAIN_CONFIG3","GAIN_CONFIG3","simulink_model.gain_config3","0x200002A4","32","0x07FD_0401","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7,8:8,9:9,10:10,11:11","0","12","RW","0x401","0x401","Y","none","N","U12.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.GAIN_CONFIG3.IBAT_GAIN","IBAT_GAIN","simulink_model.ibat_gain","SIMULINK_MODEL.GAIN_CONFIG3","GAIN_CONFIG3","simulink_model.gain_config3","0x200002A4","32","0x07FD_0401","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23,8:24,9:25,10:26,11:27","16","12","RW","0x7FD","0x7FD","Y","none","N","U12.0","N","internal: true
wr_lock: true",""
"SIMULINK_MODEL.IVM_TC_DTEST_CONFIG.DTEST1_MODE","DTEST1_MODE","simulink_model.dtest1_mode","SIMULINK_MODEL.IVM_TC_DTEST_CONFIG","IVM_TC_DTEST_CONFIG","simulink_model.ivm_tc_dtest_config","0x200002A8","32","0x0000_0000","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","Currently DTEST1 output if Franco TC is unused in Franco FPGA. This is for future use."
"SIMULINK_MODEL.IVM_TC_DTEST_CONFIG.DTEST2_MODE","DTEST2_MODE","simulink_model.dtest2_mode","SIMULINK_MODEL.IVM_TC_DTEST_CONFIG","IVM_TC_DTEST_CONFIG","simulink_model.ivm_tc_dtest_config","0x200002A8","32","0x0000_0000","0:8","8","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true
wr_lock: true","Writing a '1' to this field indicates that DTEST2 output of Franco TC indicates VDD_SNS overvoltage comparator output status. A '0' (default) value indicates some other status is present on this pin."
"VISIBILITY.VIS.VIS1_BUS_STS","VIS1_BUS_STS","fpga_visibility.cp_vis1_bus_sts","VISIBILITY.VIS","VIS","fpga_visibility.vis","0x20000300","32","0xXXXX_XXXX","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","undocumented: true",""
"VISIBILITY.VIS.VIS2_BUS_STS","VIS2_BUS_STS","fpga_visibility.cp_vis2_bus_sts","VISIBILITY.VIS","VIS","fpga_visibility.vis","0x20000300","32","0xXXXX_XXXX","0:8,1:9,2:10,3:11,4:12,5:13,6:14,7:15","8","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","undocumented: true",""
"VISIBILITY.VIS.VIS3_BUS_STS","VIS3_BUS_STS","fpga_visibility.cp_vis3_bus_sts","VISIBILITY.VIS","VIS","fpga_visibility.vis","0x20000300","32","0xXXXX_XXXX","0:16,1:17,2:18,3:19,4:20,5:21,6:22,7:23","16","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","undocumented: true",""
"VISIBILITY.VIS.VIS4_BUS_STS","VIS4_BUS_STS","fpga_visibility.cp_vis4_bus_sts","VISIBILITY.VIS","VIS","fpga_visibility.vis","0x20000300","32","0xXXXX_XXXX","0:24,1:25,2:26,3:27,4:28,5:29,6:30,7:31","24","8","RO","0x0","0xXX","Y","none","Y","U8.0","N","undocumented: true",""
"VISIBILITY.VISX_0_VIS1_0.VIS1_0_ROW_SEL","VIS1_0_ROW_SEL","fpga_visibility.cp_vis1_0_row_sel","VISIBILITY.VISX_0_VIS1_0","VIS1_0","fpga_visibility.vis1_0","0x20000304","32","0x0000_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_0_VIS1_0.VIS1_0_COL_SEL","VIS1_0_COL_SEL","fpga_visibility.cp_vis1_0_col_sel","VISIBILITY.VISX_0_VIS1_0","VIS1_0","fpga_visibility.vis1_0","0x20000304","32","0x0000_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x00","0x00","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_0_VIS2_0.VIS2_0_ROW_SEL","VIS2_0_ROW_SEL","fpga_visibility.cp_vis2_0_row_sel","VISIBILITY.VISX_0_VIS2_0","VIS2_0","fpga_visibility.vis2_0","0x20000308","32","0x0008_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_0_VIS2_0.VIS2_0_COL_SEL","VIS2_0_COL_SEL","fpga_visibility.cp_vis2_0_col_sel","VISIBILITY.VISX_0_VIS2_0","VIS2_0","fpga_visibility.vis2_0","0x20000308","32","0x0008_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x08","0x08","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_0_VIS3_0.VIS3_0_ROW_SEL","VIS3_0_ROW_SEL","fpga_visibility.cp_vis3_0_row_sel","VISIBILITY.VISX_0_VIS3_0","VIS3_0","fpga_visibility.vis3_0","0x2000030C","32","0x0010_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_0_VIS3_0.VIS3_0_COL_SEL","VIS3_0_COL_SEL","fpga_visibility.cp_vis3_0_col_sel","VISIBILITY.VISX_0_VIS3_0","VIS3_0","fpga_visibility.vis3_0","0x2000030C","32","0x0010_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x10","0x10","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_0_VIS4_0.VIS4_0_ROW_SEL","VIS4_0_ROW_SEL","fpga_visibility.cp_vis4_0_row_sel","VISIBILITY.VISX_0_VIS4_0","VIS4_0","fpga_visibility.vis4_0","0x20000310","32","0x0018_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_0_VIS4_0.VIS4_0_COL_SEL","VIS4_0_COL_SEL","fpga_visibility.cp_vis4_0_col_sel","VISIBILITY.VISX_0_VIS4_0","VIS4_0","fpga_visibility.vis4_0","0x20000310","32","0x0018_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x18","0x18","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_1_VIS1_1.VIS1_1_ROW_SEL","VIS1_1_ROW_SEL","fpga_visibility.cp_vis1_1_row_sel","VISIBILITY.VISX_1_VIS1_1","VIS1_1","fpga_visibility.vis1_1","0x20000314","32","0x0001_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_1_VIS1_1.VIS1_1_COL_SEL","VIS1_1_COL_SEL","fpga_visibility.cp_vis1_1_col_sel","VISIBILITY.VISX_1_VIS1_1","VIS1_1","fpga_visibility.vis1_1","0x20000314","32","0x0001_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x01","0x01","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_1_VIS2_1.VIS2_1_ROW_SEL","VIS2_1_ROW_SEL","fpga_visibility.cp_vis2_1_row_sel","VISIBILITY.VISX_1_VIS2_1","VIS2_1","fpga_visibility.vis2_1","0x20000318","32","0x0009_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_1_VIS2_1.VIS2_1_COL_SEL","VIS2_1_COL_SEL","fpga_visibility.cp_vis2_1_col_sel","VISIBILITY.VISX_1_VIS2_1","VIS2_1","fpga_visibility.vis2_1","0x20000318","32","0x0009_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x09","0x09","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_1_VIS3_1.VIS3_1_ROW_SEL","VIS3_1_ROW_SEL","fpga_visibility.cp_vis3_1_row_sel","VISIBILITY.VISX_1_VIS3_1","VIS3_1","fpga_visibility.vis3_1","0x2000031C","32","0x0011_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_1_VIS3_1.VIS3_1_COL_SEL","VIS3_1_COL_SEL","fpga_visibility.cp_vis3_1_col_sel","VISIBILITY.VISX_1_VIS3_1","VIS3_1","fpga_visibility.vis3_1","0x2000031C","32","0x0011_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x11","0x11","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_1_VIS4_1.VIS4_1_ROW_SEL","VIS4_1_ROW_SEL","fpga_visibility.cp_vis4_1_row_sel","VISIBILITY.VISX_1_VIS4_1","VIS4_1","fpga_visibility.vis4_1","0x20000320","32","0x0019_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_1_VIS4_1.VIS4_1_COL_SEL","VIS4_1_COL_SEL","fpga_visibility.cp_vis4_1_col_sel","VISIBILITY.VISX_1_VIS4_1","VIS4_1","fpga_visibility.vis4_1","0x20000320","32","0x0019_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x19","0x19","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_2_VIS1_2.VIS1_2_ROW_SEL","VIS1_2_ROW_SEL","fpga_visibility.cp_vis1_2_row_sel","VISIBILITY.VISX_2_VIS1_2","VIS1_2","fpga_visibility.vis1_2","0x20000324","32","0x0002_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_2_VIS1_2.VIS1_2_COL_SEL","VIS1_2_COL_SEL","fpga_visibility.cp_vis1_2_col_sel","VISIBILITY.VISX_2_VIS1_2","VIS1_2","fpga_visibility.vis1_2","0x20000324","32","0x0002_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x02","0x02","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_2_VIS2_2.VIS2_2_ROW_SEL","VIS2_2_ROW_SEL","fpga_visibility.cp_vis2_2_row_sel","VISIBILITY.VISX_2_VIS2_2","VIS2_2","fpga_visibility.vis2_2","0x20000328","32","0x000A_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_2_VIS2_2.VIS2_2_COL_SEL","VIS2_2_COL_SEL","fpga_visibility.cp_vis2_2_col_sel","VISIBILITY.VISX_2_VIS2_2","VIS2_2","fpga_visibility.vis2_2","0x20000328","32","0x000A_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x0A","0x0A","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_2_VIS3_2.VIS3_2_ROW_SEL","VIS3_2_ROW_SEL","fpga_visibility.cp_vis3_2_row_sel","VISIBILITY.VISX_2_VIS3_2","VIS3_2","fpga_visibility.vis3_2","0x2000032C","32","0x0012_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_2_VIS3_2.VIS3_2_COL_SEL","VIS3_2_COL_SEL","fpga_visibility.cp_vis3_2_col_sel","VISIBILITY.VISX_2_VIS3_2","VIS3_2","fpga_visibility.vis3_2","0x2000032C","32","0x0012_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x12","0x12","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_2_VIS4_2.VIS4_2_ROW_SEL","VIS4_2_ROW_SEL","fpga_visibility.cp_vis4_2_row_sel","VISIBILITY.VISX_2_VIS4_2","VIS4_2","fpga_visibility.vis4_2","0x20000330","32","0x001A_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_2_VIS4_2.VIS4_2_COL_SEL","VIS4_2_COL_SEL","fpga_visibility.cp_vis4_2_col_sel","VISIBILITY.VISX_2_VIS4_2","VIS4_2","fpga_visibility.vis4_2","0x20000330","32","0x001A_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x1A","0x1A","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_3_VIS1_3.VIS1_3_ROW_SEL","VIS1_3_ROW_SEL","fpga_visibility.cp_vis1_3_row_sel","VISIBILITY.VISX_3_VIS1_3","VIS1_3","fpga_visibility.vis1_3","0x20000334","32","0x0003_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_3_VIS1_3.VIS1_3_COL_SEL","VIS1_3_COL_SEL","fpga_visibility.cp_vis1_3_col_sel","VISIBILITY.VISX_3_VIS1_3","VIS1_3","fpga_visibility.vis1_3","0x20000334","32","0x0003_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x03","0x03","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_3_VIS2_3.VIS2_3_ROW_SEL","VIS2_3_ROW_SEL","fpga_visibility.cp_vis2_3_row_sel","VISIBILITY.VISX_3_VIS2_3","VIS2_3","fpga_visibility.vis2_3","0x20000338","32","0x000B_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_3_VIS2_3.VIS2_3_COL_SEL","VIS2_3_COL_SEL","fpga_visibility.cp_vis2_3_col_sel","VISIBILITY.VISX_3_VIS2_3","VIS2_3","fpga_visibility.vis2_3","0x20000338","32","0x000B_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x0B","0x0B","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_3_VIS3_3.VIS3_3_ROW_SEL","VIS3_3_ROW_SEL","fpga_visibility.cp_vis3_3_row_sel","VISIBILITY.VISX_3_VIS3_3","VIS3_3","fpga_visibility.vis3_3","0x2000033C","32","0x0013_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_3_VIS3_3.VIS3_3_COL_SEL","VIS3_3_COL_SEL","fpga_visibility.cp_vis3_3_col_sel","VISIBILITY.VISX_3_VIS3_3","VIS3_3","fpga_visibility.vis3_3","0x2000033C","32","0x0013_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x13","0x13","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_3_VIS4_3.VIS4_3_ROW_SEL","VIS4_3_ROW_SEL","fpga_visibility.cp_vis4_3_row_sel","VISIBILITY.VISX_3_VIS4_3","VIS4_3","fpga_visibility.vis4_3","0x20000340","32","0x001B_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_3_VIS4_3.VIS4_3_COL_SEL","VIS4_3_COL_SEL","fpga_visibility.cp_vis4_3_col_sel","VISIBILITY.VISX_3_VIS4_3","VIS4_3","fpga_visibility.vis4_3","0x20000340","32","0x001B_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x1B","0x1B","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_4_VIS1_4.VIS1_4_ROW_SEL","VIS1_4_ROW_SEL","fpga_visibility.cp_vis1_4_row_sel","VISIBILITY.VISX_4_VIS1_4","VIS1_4","fpga_visibility.vis1_4","0x20000344","32","0x0004_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_4_VIS1_4.VIS1_4_COL_SEL","VIS1_4_COL_SEL","fpga_visibility.cp_vis1_4_col_sel","VISIBILITY.VISX_4_VIS1_4","VIS1_4","fpga_visibility.vis1_4","0x20000344","32","0x0004_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x04","0x04","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_4_VIS2_4.VIS2_4_ROW_SEL","VIS2_4_ROW_SEL","fpga_visibility.cp_vis2_4_row_sel","VISIBILITY.VISX_4_VIS2_4","VIS2_4","fpga_visibility.vis2_4","0x20000348","32","0x000C_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_4_VIS2_4.VIS2_4_COL_SEL","VIS2_4_COL_SEL","fpga_visibility.cp_vis2_4_col_sel","VISIBILITY.VISX_4_VIS2_4","VIS2_4","fpga_visibility.vis2_4","0x20000348","32","0x000C_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x0C","0x0C","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_4_VIS3_4.VIS3_4_ROW_SEL","VIS3_4_ROW_SEL","fpga_visibility.cp_vis3_4_row_sel","VISIBILITY.VISX_4_VIS3_4","VIS3_4","fpga_visibility.vis3_4","0x2000034C","32","0x0014_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_4_VIS3_4.VIS3_4_COL_SEL","VIS3_4_COL_SEL","fpga_visibility.cp_vis3_4_col_sel","VISIBILITY.VISX_4_VIS3_4","VIS3_4","fpga_visibility.vis3_4","0x2000034C","32","0x0014_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x14","0x14","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_4_VIS4_4.VIS4_4_ROW_SEL","VIS4_4_ROW_SEL","fpga_visibility.cp_vis4_4_row_sel","VISIBILITY.VISX_4_VIS4_4","VIS4_4","fpga_visibility.vis4_4","0x20000350","32","0x001C_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_4_VIS4_4.VIS4_4_COL_SEL","VIS4_4_COL_SEL","fpga_visibility.cp_vis4_4_col_sel","VISIBILITY.VISX_4_VIS4_4","VIS4_4","fpga_visibility.vis4_4","0x20000350","32","0x001C_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x1C","0x1C","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_5_VIS1_5.VIS1_5_ROW_SEL","VIS1_5_ROW_SEL","fpga_visibility.cp_vis1_5_row_sel","VISIBILITY.VISX_5_VIS1_5","VIS1_5","fpga_visibility.vis1_5","0x20000354","32","0x0005_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_5_VIS1_5.VIS1_5_COL_SEL","VIS1_5_COL_SEL","fpga_visibility.cp_vis1_5_col_sel","VISIBILITY.VISX_5_VIS1_5","VIS1_5","fpga_visibility.vis1_5","0x20000354","32","0x0005_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x05","0x05","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_5_VIS2_5.VIS2_5_ROW_SEL","VIS2_5_ROW_SEL","fpga_visibility.cp_vis2_5_row_sel","VISIBILITY.VISX_5_VIS2_5","VIS2_5","fpga_visibility.vis2_5","0x20000358","32","0x000D_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_5_VIS2_5.VIS2_5_COL_SEL","VIS2_5_COL_SEL","fpga_visibility.cp_vis2_5_col_sel","VISIBILITY.VISX_5_VIS2_5","VIS2_5","fpga_visibility.vis2_5","0x20000358","32","0x000D_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x0D","0x0D","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_5_VIS3_5.VIS3_5_ROW_SEL","VIS3_5_ROW_SEL","fpga_visibility.cp_vis3_5_row_sel","VISIBILITY.VISX_5_VIS3_5","VIS3_5","fpga_visibility.vis3_5","0x2000035C","32","0x0015_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_5_VIS3_5.VIS3_5_COL_SEL","VIS3_5_COL_SEL","fpga_visibility.cp_vis3_5_col_sel","VISIBILITY.VISX_5_VIS3_5","VIS3_5","fpga_visibility.vis3_5","0x2000035C","32","0x0015_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x15","0x15","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_5_VIS4_5.VIS4_5_ROW_SEL","VIS4_5_ROW_SEL","fpga_visibility.cp_vis4_5_row_sel","VISIBILITY.VISX_5_VIS4_5","VIS4_5","fpga_visibility.vis4_5","0x20000360","32","0x001D_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_5_VIS4_5.VIS4_5_COL_SEL","VIS4_5_COL_SEL","fpga_visibility.cp_vis4_5_col_sel","VISIBILITY.VISX_5_VIS4_5","VIS4_5","fpga_visibility.vis4_5","0x20000360","32","0x001D_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x1D","0x1D","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_6_VIS1_6.VIS1_6_ROW_SEL","VIS1_6_ROW_SEL","fpga_visibility.cp_vis1_6_row_sel","VISIBILITY.VISX_6_VIS1_6","VIS1_6","fpga_visibility.vis1_6","0x20000364","32","0x0006_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_6_VIS1_6.VIS1_6_COL_SEL","VIS1_6_COL_SEL","fpga_visibility.cp_vis1_6_col_sel","VISIBILITY.VISX_6_VIS1_6","VIS1_6","fpga_visibility.vis1_6","0x20000364","32","0x0006_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x06","0x06","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_6_VIS2_6.VIS2_6_ROW_SEL","VIS2_6_ROW_SEL","fpga_visibility.cp_vis2_6_row_sel","VISIBILITY.VISX_6_VIS2_6","VIS2_6","fpga_visibility.vis2_6","0x20000368","32","0x000E_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_6_VIS2_6.VIS2_6_COL_SEL","VIS2_6_COL_SEL","fpga_visibility.cp_vis2_6_col_sel","VISIBILITY.VISX_6_VIS2_6","VIS2_6","fpga_visibility.vis2_6","0x20000368","32","0x000E_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x0E","0x0E","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_6_VIS3_6.VIS3_6_ROW_SEL","VIS3_6_ROW_SEL","fpga_visibility.cp_vis3_6_row_sel","VISIBILITY.VISX_6_VIS3_6","VIS3_6","fpga_visibility.vis3_6","0x2000036C","32","0x0016_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_6_VIS3_6.VIS3_6_COL_SEL","VIS3_6_COL_SEL","fpga_visibility.cp_vis3_6_col_sel","VISIBILITY.VISX_6_VIS3_6","VIS3_6","fpga_visibility.vis3_6","0x2000036C","32","0x0016_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x16","0x16","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_6_VIS4_6.VIS4_6_ROW_SEL","VIS4_6_ROW_SEL","fpga_visibility.cp_vis4_6_row_sel","VISIBILITY.VISX_6_VIS4_6","VIS4_6","fpga_visibility.vis4_6","0x20000370","32","0x001E_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_6_VIS4_6.VIS4_6_COL_SEL","VIS4_6_COL_SEL","fpga_visibility.cp_vis4_6_col_sel","VISIBILITY.VISX_6_VIS4_6","VIS4_6","fpga_visibility.vis4_6","0x20000370","32","0x001E_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x1E","0x1E","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_7_VIS1_7.VIS1_7_ROW_SEL","VIS1_7_ROW_SEL","fpga_visibility.cp_vis1_7_row_sel","VISIBILITY.VISX_7_VIS1_7","VIS1_7","fpga_visibility.vis1_7","0x20000374","32","0x0007_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_7_VIS1_7.VIS1_7_COL_SEL","VIS1_7_COL_SEL","fpga_visibility.cp_vis1_7_col_sel","VISIBILITY.VISX_7_VIS1_7","VIS1_7","fpga_visibility.vis1_7","0x20000374","32","0x0007_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x07","0x07","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_7_VIS2_7.VIS2_7_ROW_SEL","VIS2_7_ROW_SEL","fpga_visibility.cp_vis2_7_row_sel","VISIBILITY.VISX_7_VIS2_7","VIS2_7","fpga_visibility.vis2_7","0x20000378","32","0x000F_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_7_VIS2_7.VIS2_7_COL_SEL","VIS2_7_COL_SEL","fpga_visibility.cp_vis2_7_col_sel","VISIBILITY.VISX_7_VIS2_7","VIS2_7","fpga_visibility.vis2_7","0x20000378","32","0x000F_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x0F","0x0F","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_7_VIS3_7.VIS3_7_ROW_SEL","VIS3_7_ROW_SEL","fpga_visibility.cp_vis3_7_row_sel","VISIBILITY.VISX_7_VIS3_7","VIS3_7","fpga_visibility.vis3_7","0x2000037C","32","0x0017_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_7_VIS3_7.VIS3_7_COL_SEL","VIS3_7_COL_SEL","fpga_visibility.cp_vis3_7_col_sel","VISIBILITY.VISX_7_VIS3_7","VIS3_7","fpga_visibility.vis3_7","0x2000037C","32","0x0017_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x17","0x17","Y","none","N","U5.0","N","undocumented: true",""
"VISIBILITY.VISX_7_VIS4_7.VIS4_7_ROW_SEL","VIS4_7_ROW_SEL","fpga_visibility.cp_vis4_7_row_sel","VISIBILITY.VISX_7_VIS4_7","VIS4_7","fpga_visibility.vis4_7","0x20000380","32","0x001F_0000","0:0,1:1,2:2,3:3,4:4,5:5,6:6","0","7","RW","0x00","0x00","Y","none","N","U7.0","N","undocumented: true",""
"VISIBILITY.VISX_7_VIS4_7.VIS4_7_COL_SEL","VIS4_7_COL_SEL","fpga_visibility.cp_vis4_7_col_sel","VISIBILITY.VISX_7_VIS4_7","VIS4_7","fpga_visibility.vis4_7","0x20000380","32","0x001F_0000","0:16,1:17,2:18,3:19,4:20","16","5","RW","0x1F","0x1F","Y","none","N","U5.0","N","undocumented: true",""
"ADC3644_0.REG_00.RESET","ADC0_RESET","adc3644_0.reset","ADC3644_0.REG_00","ADC0_REG_00","adc3644_0.reg_00","0x24000000","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_07.OP_IF_SEL","ADC0_OP_IF_SEL","adc3644_0.op_if_sel","ADC3644_0.REG_07","ADC0_REG_07","adc3644_0.reg_07","0x24000007","8","0x00","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_0.REG_07.OP_IF_EN","ADC0_OP_IF_EN","adc3644_0.op_if_en","ADC3644_0.REG_07","ADC0_REG_07","adc3644_0.reg_07","0x24000007","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_07.OP_IF_MAPPER","ADC0_OP_IF_MAPPER","adc3644_0.op_if_mapper","ADC3644_0.REG_07","ADC0_REG_07","adc3644_0.reg_07","0x24000007","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_0.REG_08.PDN_GLOBAL","ADC0_PDN_GLOBAL","adc3644_0.pdn_global","ADC3644_0.REG_08","ADC0_REG_08","adc3644_0.reg_08","0x24000008","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_08.PDN_B","ADC0_PDN_B","adc3644_0.pdn_b","ADC3644_0.REG_08","ADC0_REG_08","adc3644_0.reg_08","0x24000008","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_08.PDN_A","ADC0_PDN_A","adc3644_0.pdn_a","ADC3644_0.REG_08","ADC0_REG_08","adc3644_0.reg_08","0x24000008","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_08.PDN_REFAMP","ADC0_PDN_REFAMP","adc3644_0.pdn_refamp","ADC3644_0.REG_08","ADC0_REG_08","adc3644_0.reg_08","0x24000008","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_08.PDN_CLKBUF","ADC0_PDN_CLKBUF","adc3644_0.pdn_clkbuf","ADC3644_0.REG_08","ADC0_REG_08","adc3644_0.reg_08","0x24000008","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_0A.CMOS_OB_DIS_A","ADC0_CMOS_OB_DIS_A","adc3644_0.cmos_ob_dis_a","ADC3644_0.REG_0A","ADC0_REG_0A","adc3644_0.reg_0a","0x2400000A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_0B.CMOS_OB_DIS_B","ADC0_CMOS_OB_DIS_B","adc3644_0.cmos_ob_dis_b","ADC3644_0.REG_0B","ADC0_REG_0B","adc3644_0.reg_0b","0x2400000B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_0C.CMOS_OB_DIS_C","ADC0_CMOS_OB_DIS_C","adc3644_0.cmos_ob_dis_c","ADC3644_0.REG_0C","ADC0_REG_0C","adc3644_0.reg_0c","0x2400000C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_0D_PDN_GLOBAL_MASK.MASK_BG_DIS","ADC0_MASK_BG_DIS","adc3644_0.mask_bg_dis","ADC3644_0.REG_0D_PDN_GLOBAL_MASK","ADC0_REG_0D_PDN_GLOBAL_MASK","adc3644_0.reg_0d_pdn_global_mask","0x2400000D","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_0D_PDN_GLOBAL_MASK.MASK_REFAMP","ADC0_MASK_REFAMP","adc3644_0.mask_refamp","ADC3644_0.REG_0D_PDN_GLOBAL_MASK","ADC0_REG_0D_PDN_GLOBAL_MASK","adc3644_0.reg_0d_pdn_global_mask","0x2400000D","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_0D_PDN_GLOBAL_MASK.MASK_CLKBUF","ADC0_MASK_CLKBUF","adc3644_0.mask_clkbuf","ADC3644_0.REG_0D_PDN_GLOBAL_MASK","ADC0_REG_0D_PDN_GLOBAL_MASK","adc3644_0.reg_0d_pdn_global_mask","0x2400000D","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_0E.SE_CLK_EN","ADC0_SE_CLK_EN","adc3644_0.se_clk_en","ADC3644_0.REG_0E","ADC0_REG_0E","adc3644_0.reg_0e","0x2400000E","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_0E.REF_SEL","ADC0_REF_SEL","adc3644_0.ref_sel","ADC3644_0.REG_0E","ADC0_REG_0E","adc3644_0.reg_0e","0x2400000E","8","0x00","0:1,1:2","1","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_0.REG_0E.REF_CTL","ADC0_REF_CTL","adc3644_0.ref_ctl","ADC3644_0.REG_0E","ADC0_REG_0E","adc3644_0.reg_0e","0x2400000E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_0E.SPI_SYNC_EN","ADC0_SPI_SYNC_EN","adc3644_0.spi_sync_en","ADC3644_0.REG_0E","ADC0_REG_0E","adc3644_0.reg_0e","0x2400000E","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_0E.SPI_SYNC","ADC0_SPI_SYNC","adc3644_0.spi_sync","ADC3644_0.REG_0E","ADC0_REG_0E","adc3644_0.reg_0e","0x2400000E","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_0E.SYNC_PIN_EN","ADC0_SYNC_PIN_EN","adc3644_0.sync_pin_en","ADC3644_0.REG_0E","ADC0_REG_0E","adc3644_0.reg_0e","0x2400000E","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_11.SE_B","ADC0_SE_B","adc3644_0.se_b","ADC3644_0.REG_11","ADC0_REG_11","adc3644_0.reg_11","0x24000011","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_11.SE_A","ADC0_SE_A","adc3644_0.se_a","ADC3644_0.REG_11","ADC0_REG_11","adc3644_0.reg_11","0x24000011","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_13.E_FUSE_LD","ADC0_E_FUSE_LD","adc3644_0.e_fuse_ld","ADC3644_0.REG_13","ADC0_REG_13","adc3644_0.reg_13","0x24000013","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_14.CUSTOM_PAT_7_0","ADC0_CUSTOM_PAT_7_0","adc3644_0.custom_pat_7_0","ADC3644_0.REG_14","ADC0_REG_14","adc3644_0.reg_14","0x24000014","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_15.CUSTOM_PAT_15_8","ADC0_CUSTOM_PAT_15_8","adc3644_0.custom_pat_15_8","ADC3644_0.REG_15","ADC0_REG_15","adc3644_0.reg_15","0x24000015","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_16.CUSTOM_PAT_17_16","ADC0_CUSTOM_PAT_17_16","adc3644_0.custom_pat_17_16","ADC3644_0.REG_16","ADC0_REG_16","adc3644_0.reg_16","0x24000016","8","0x00","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_0.REG_16.TEST_PAT_A","ADC0_TEST_PAT_A","adc3644_0.test_pat_a","ADC3644_0.REG_16","ADC0_REG_16","adc3644_0.reg_16","0x24000016","8","0x00","0:2,1:3,2:4","2","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_0.REG_16.TEST_PAT_B","ADC0_TEST_PAT_B","adc3644_0.test_pat_b","ADC3644_0.REG_16","ADC0_REG_16","adc3644_0.reg_16","0x24000016","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_0.REG_18.DCLKIN_EN","ADC0_DCLKIN_EN","adc3644_0.dclkin_en","ADC3644_0.REG_18","ADC0_REG_18","adc3644_0.reg_18","0x24000018","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_19.TOG_FCLK","ADC0_TOG_FCLK","adc3644_0.tog_fclk","ADC3644_0.REG_19","ADC0_REG_19","adc3644_0.reg_19","0x24000019","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_19.FCLK_EN","ADC0_FCLK_EN","adc3644_0.fclk_en","ADC3644_0.REG_19","ADC0_REG_19","adc3644_0.reg_19","0x24000019","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_19.FCLK_DIV","ADC0_FCLK_DIV","adc3644_0.fclk_div","ADC3644_0.REG_19","ADC0_REG_19","adc3644_0.reg_19","0x24000019","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_19.FCLK_SRC","ADC0_FCLK_SRC","adc3644_0.fclk_src","ADC3644_0.REG_19","ADC0_REG_19","adc3644_0.reg_19","0x24000019","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_1B.BIT_MAPPER_RES","ADC0_BIT_MAPPER_RES","adc3644_0.bit_mapper_res","ADC3644_0.REG_1B","ADC0_REG_1B","adc3644_0.reg_1b","0x2400001B","8","0x00","0:3,1:4,2:5","3","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_0.REG_1B.OUT_20B_EN","ADC0_OUT_20B_EN","adc3644_0.out_20b_en","ADC3644_0.REG_1B","ADC0_REG_1B","adc3644_0.reg_1b","0x2400001B","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_1B.MAPPER_EN","ADC0_MAPPER_EN","adc3644_0.mapper_en","ADC3644_0.REG_1B","ADC0_REG_1B","adc3644_0.reg_1b","0x2400001B","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_1E.CMOS_DCLK_DEL","ADC0_CMOS_DCLK_DEL","adc3644_0.cmos_dclk_del","ADC3644_0.REG_1E","ADC0_REG_1E","adc3644_0.reg_1e","0x2400001E","8","0x00","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_0.REG_1F.TWO_X_DCLK","ADC0_TWO_X_DCLK","adc3644_0.two_x_dclk","ADC3644_0.REG_1F","ADC0_REG_1F","adc3644_0.reg_1f","0x2400001F","8","0x10","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_1F.DCLK_OB_EN","ADC0_DCLK_OB_EN","adc3644_0.dclk_ob_en","ADC3644_0.REG_1F","ADC0_REG_1F","adc3644_0.reg_1f","0x2400001F","8","0x10","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_1F.DCLKIN_EN_DUP","ADC0_DCLKIN_EN_DUP","adc3644_0.dclkin_en_dup","ADC3644_0.REG_1F","ADC0_REG_1F","adc3644_0.reg_1f","0x2400001F","8","0x10","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_1F.LOW_DR_EN","ADC0_LOW_DR_EN","adc3644_0.low_dr_en","ADC3644_0.REG_1F","ADC0_REG_1F","adc3644_0.reg_1f","0x2400001F","8","0x10","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_20.FCLK_PAT_7_0","ADC0_FCLK_PAT_7_0","adc3644_0.fclk_pat_7_0","ADC3644_0.REG_20","ADC0_REG_20","adc3644_0.reg_20","0x24000020","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_21.FCLK_PAT_15_8","ADC0_FCLK_PAT_15_8","adc3644_0.fclk_pat_15_8","ADC3644_0.REG_21","ADC0_REG_21","adc3644_0.reg_21","0x24000021","8","0xFC","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0xFC","0xFC","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_22.FCLK_PAT_19_16","ADC0_FCLK_PAT_19_16","adc3644_0.fclk_pat_19_16","ADC3644_0.REG_22","ADC0_REG_22","adc3644_0.reg_22","0x24000022","8","0x0F","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x0F","0x0F","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_24.DDC_EN","ADC0_DDC_EN","adc3644_0.ddc_en","ADC3644_0.REG_24","ADC0_REG_24","adc3644_0.reg_24","0x24000024","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_24.DIG_BYP","ADC0_DIG_BYP","adc3644_0.dig_byp","ADC3644_0.REG_24","ADC0_REG_24","adc3644_0.reg_24","0x24000024","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_24.DDC_MUX","ADC0_DDC_MUX","adc3644_0.ddc_mux","ADC3644_0.REG_24","ADC0_REG_24","adc3644_0.reg_24","0x24000024","8","0x00","0:3,1:4","3","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_0.REG_24.CH_AVG_EN","ADC0_CH_AVG_EN","adc3644_0.ch_avg_en","ADC3644_0.REG_24","ADC0_REG_24","adc3644_0.reg_24","0x24000024","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_25.MIX_PHASE","ADC0_MIX_PHASE","adc3644_0.mix_phase","ADC3644_0.REG_25","ADC0_REG_25","adc3644_0.reg_25","0x24000025","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_25.REAL_OUT","ADC0_REAL_OUT","adc3644_0.real_out","ADC3644_0.REG_25","ADC0_REG_25","adc3644_0.reg_25","0x24000025","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_25.DECIMATION","ADC0_DECIMATION","adc3644_0.decimation","ADC3644_0.REG_25","ADC0_REG_25","adc3644_0.reg_25","0x24000025","8","0x00","0:4,1:5,2:6","4","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_0.REG_25.DDC_MUX_EN","ADC0_DDC_MUX_EN","adc3644_0.ddc_mux_en","ADC3644_0.REG_25","ADC0_REG_25","adc3644_0.reg_25","0x24000025","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_26.FS_DIV_4_MIX_B","ADC0_FS_DIV_4_MIX_B","adc3644_0.fs_div_4_mix_b","ADC3644_0.REG_26","ADC0_REG_26","adc3644_0.reg_26","0x24000026","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_26.MIX_RES_B","ADC0_MIX_RES_B","adc3644_0.mix_res_b","ADC3644_0.REG_26","ADC0_REG_26","adc3644_0.reg_26","0x24000026","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_26.MIX_GAIN_B","ADC0_MIX_GAIN_B","adc3644_0.mix_gain_b","ADC3644_0.REG_26","ADC0_REG_26","adc3644_0.reg_26","0x24000026","8","0x00","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_0.REG_26.FS_DIV_4_MIX_A","ADC0_FS_DIV_4_MIX_A","adc3644_0.fs_div_4_mix_a","ADC3644_0.REG_26","ADC0_REG_26","adc3644_0.reg_26","0x24000026","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_26.MIX_RES_A","ADC0_MIX_RES_A","adc3644_0.mix_res_a","ADC3644_0.REG_26","ADC0_REG_26","adc3644_0.reg_26","0x24000026","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_26.MIX_GAIN_A","ADC0_MIX_GAIN_A","adc3644_0.mix_gain_a","ADC3644_0.REG_26","ADC0_REG_26","adc3644_0.reg_26","0x24000026","8","0x00","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_0.REG_27.FS_DIV_4_MIX_PH_A","ADC0_FS_DIV_4_MIX_PH_A","adc3644_0.fs_div_4_mix_ph_a","ADC3644_0.REG_27","ADC0_REG_27","adc3644_0.reg_27","0x24000027","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_27.Q_DEL_A","ADC0_Q_DEL_A","adc3644_0.q_del_a","ADC3644_0.REG_27","ADC0_REG_27","adc3644_0.reg_27","0x24000027","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_27.OP_ORDER_A","ADC0_OP_ORDER_A","adc3644_0.op_order_a","ADC3644_0.REG_27","ADC0_REG_27","adc3644_0.reg_27","0x24000027","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_2A.NCO_A_7_0","ADC0_NCO_A_7_0","adc3644_0.nco_a_7_0","ADC3644_0.REG_2A","ADC0_REG_2A","adc3644_0.reg_2a","0x2400002A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_2B.NCO_A_15_8","ADC0_NCO_A_15_8","adc3644_0.nco_a_15_8","ADC3644_0.REG_2B","ADC0_REG_2B","adc3644_0.reg_2b","0x2400002B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_2C.NCO_A_23_16","ADC0_NCO_A_23_16","adc3644_0.nco_a_23_16","ADC3644_0.REG_2C","ADC0_REG_2C","adc3644_0.reg_2c","0x2400002C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_2D.NCO_A_31_24","ADC0_NCO_A_31_24","adc3644_0.nco_a_31_24","ADC3644_0.REG_2D","ADC0_REG_2D","adc3644_0.reg_2d","0x2400002D","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_2E.FS_DIV_4_MIX_PH_B","ADC0_FS_DIV_4_MIX_PH_B","adc3644_0.fs_div_4_mix_ph_b","ADC3644_0.REG_2E","ADC0_REG_2E","adc3644_0.reg_2e","0x2400002E","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_2E.Q_DEL_B","ADC0_Q_DEL_B","adc3644_0.q_del_b","ADC3644_0.REG_2E","ADC0_REG_2E","adc3644_0.reg_2e","0x2400002E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_2E.OP_ORDER_B","ADC0_OP_ORDER_B","adc3644_0.op_order_b","ADC3644_0.REG_2E","ADC0_REG_2E","adc3644_0.reg_2e","0x2400002E","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_31.NCO_B_7_0","ADC0_NCO_B_7_0","adc3644_0.nco_b_7_0","ADC3644_0.REG_31","ADC0_REG_31","adc3644_0.reg_31","0x24000031","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_32.NCO_B_15_8","ADC0_NCO_B_15_8","adc3644_0.nco_b_15_8","ADC3644_0.REG_32","ADC0_REG_32","adc3644_0.reg_32","0x24000032","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_33.NCO_B_23_16","ADC0_NCO_B_23_16","adc3644_0.nco_b_23_16","ADC3644_0.REG_33","ADC0_REG_33","adc3644_0.reg_33","0x24000033","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_34.NCO_B_31_24","ADC0_NCO_B_31_24","adc3644_0.nco_b_31_24","ADC3644_0.REG_34","ADC0_REG_34","adc3644_0.reg_34","0x24000034","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_0.REG_8F.FORMAT_A","ADC0_FORMAT_A","adc3644_0.format_a","ADC3644_0.REG_8F","ADC0_REG_8F","adc3644_0.reg_8f","0x2400008F","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_0.REG_92.FORMAT_B","ADC0_FORMAT_B","adc3644_0.format_b","ADC3644_0.REG_92","ADC0_REG_92","adc3644_0.reg_92","0x24000092","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_00.RESET","ADC1_RESET","adc3644_1.reset","ADC3644_1.REG_00","ADC1_REG_00","adc3644_1.reg_00","0x28000000","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_07.OP_IF_SEL","ADC1_OP_IF_SEL","adc3644_1.op_if_sel","ADC3644_1.REG_07","ADC1_REG_07","adc3644_1.reg_07","0x28000007","8","0x00","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_1.REG_07.OP_IF_EN","ADC1_OP_IF_EN","adc3644_1.op_if_en","ADC3644_1.REG_07","ADC1_REG_07","adc3644_1.reg_07","0x28000007","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_07.OP_IF_MAPPER","ADC1_OP_IF_MAPPER","adc3644_1.op_if_mapper","ADC3644_1.REG_07","ADC1_REG_07","adc3644_1.reg_07","0x28000007","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_1.REG_08.PDN_GLOBAL","ADC1_PDN_GLOBAL","adc3644_1.pdn_global","ADC3644_1.REG_08","ADC1_REG_08","adc3644_1.reg_08","0x28000008","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_08.PDN_B","ADC1_PDN_B","adc3644_1.pdn_b","ADC3644_1.REG_08","ADC1_REG_08","adc3644_1.reg_08","0x28000008","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_08.PDN_A","ADC1_PDN_A","adc3644_1.pdn_a","ADC3644_1.REG_08","ADC1_REG_08","adc3644_1.reg_08","0x28000008","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_08.PDN_REFAMP","ADC1_PDN_REFAMP","adc3644_1.pdn_refamp","ADC3644_1.REG_08","ADC1_REG_08","adc3644_1.reg_08","0x28000008","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_08.PDN_CLKBUF","ADC1_PDN_CLKBUF","adc3644_1.pdn_clkbuf","ADC3644_1.REG_08","ADC1_REG_08","adc3644_1.reg_08","0x28000008","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_0A.CMOS_OB_DIS_A","ADC1_CMOS_OB_DIS_A","adc3644_1.cmos_ob_dis_a","ADC3644_1.REG_0A","ADC1_REG_0A","adc3644_1.reg_0a","0x2800000A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_0B.CMOS_OB_DIS_B","ADC1_CMOS_OB_DIS_B","adc3644_1.cmos_ob_dis_b","ADC3644_1.REG_0B","ADC1_REG_0B","adc3644_1.reg_0b","0x2800000B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_0C.CMOS_OB_DIS_C","ADC1_CMOS_OB_DIS_C","adc3644_1.cmos_ob_dis_c","ADC3644_1.REG_0C","ADC1_REG_0C","adc3644_1.reg_0c","0x2800000C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_0D_PDN_GLOBAL_MASK.MASK_BG_DIS","ADC1_MASK_BG_DIS","adc3644_1.mask_bg_dis","ADC3644_1.REG_0D_PDN_GLOBAL_MASK","ADC1_REG_0D_PDN_GLOBAL_MASK","adc3644_1.reg_0d_pdn_global_mask","0x2800000D","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_0D_PDN_GLOBAL_MASK.MASK_REFAMP","ADC1_MASK_REFAMP","adc3644_1.mask_refamp","ADC3644_1.REG_0D_PDN_GLOBAL_MASK","ADC1_REG_0D_PDN_GLOBAL_MASK","adc3644_1.reg_0d_pdn_global_mask","0x2800000D","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_0D_PDN_GLOBAL_MASK.MASK_CLKBUF","ADC1_MASK_CLKBUF","adc3644_1.mask_clkbuf","ADC3644_1.REG_0D_PDN_GLOBAL_MASK","ADC1_REG_0D_PDN_GLOBAL_MASK","adc3644_1.reg_0d_pdn_global_mask","0x2800000D","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_0E.SE_CLK_EN","ADC1_SE_CLK_EN","adc3644_1.se_clk_en","ADC3644_1.REG_0E","ADC1_REG_0E","adc3644_1.reg_0e","0x2800000E","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_0E.REF_SEL","ADC1_REF_SEL","adc3644_1.ref_sel","ADC3644_1.REG_0E","ADC1_REG_0E","adc3644_1.reg_0e","0x2800000E","8","0x00","0:1,1:2","1","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_1.REG_0E.REF_CTL","ADC1_REF_CTL","adc3644_1.ref_ctl","ADC3644_1.REG_0E","ADC1_REG_0E","adc3644_1.reg_0e","0x2800000E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_0E.SPI_SYNC_EN","ADC1_SPI_SYNC_EN","adc3644_1.spi_sync_en","ADC3644_1.REG_0E","ADC1_REG_0E","adc3644_1.reg_0e","0x2800000E","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_0E.SPI_SYNC","ADC1_SPI_SYNC","adc3644_1.spi_sync","ADC3644_1.REG_0E","ADC1_REG_0E","adc3644_1.reg_0e","0x2800000E","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_0E.SYNC_PIN_EN","ADC1_SYNC_PIN_EN","adc3644_1.sync_pin_en","ADC3644_1.REG_0E","ADC1_REG_0E","adc3644_1.reg_0e","0x2800000E","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_11.SE_B","ADC1_SE_B","adc3644_1.se_b","ADC3644_1.REG_11","ADC1_REG_11","adc3644_1.reg_11","0x28000011","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_11.SE_A","ADC1_SE_A","adc3644_1.se_a","ADC3644_1.REG_11","ADC1_REG_11","adc3644_1.reg_11","0x28000011","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_13.E_FUSE_LD","ADC1_E_FUSE_LD","adc3644_1.e_fuse_ld","ADC3644_1.REG_13","ADC1_REG_13","adc3644_1.reg_13","0x28000013","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_14.CUSTOM_PAT_7_0","ADC1_CUSTOM_PAT_7_0","adc3644_1.custom_pat_7_0","ADC3644_1.REG_14","ADC1_REG_14","adc3644_1.reg_14","0x28000014","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_15.CUSTOM_PAT_15_8","ADC1_CUSTOM_PAT_15_8","adc3644_1.custom_pat_15_8","ADC3644_1.REG_15","ADC1_REG_15","adc3644_1.reg_15","0x28000015","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_16.CUSTOM_PAT_17_16","ADC1_CUSTOM_PAT_17_16","adc3644_1.custom_pat_17_16","ADC3644_1.REG_16","ADC1_REG_16","adc3644_1.reg_16","0x28000016","8","0x00","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_1.REG_16.TEST_PAT_A","ADC1_TEST_PAT_A","adc3644_1.test_pat_a","ADC3644_1.REG_16","ADC1_REG_16","adc3644_1.reg_16","0x28000016","8","0x00","0:2,1:3,2:4","2","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_1.REG_16.TEST_PAT_B","ADC1_TEST_PAT_B","adc3644_1.test_pat_b","ADC3644_1.REG_16","ADC1_REG_16","adc3644_1.reg_16","0x28000016","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_1.REG_18.DCLKIN_EN","ADC1_DCLKIN_EN","adc3644_1.dclkin_en","ADC3644_1.REG_18","ADC1_REG_18","adc3644_1.reg_18","0x28000018","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_19.TOG_FCLK","ADC1_TOG_FCLK","adc3644_1.tog_fclk","ADC3644_1.REG_19","ADC1_REG_19","adc3644_1.reg_19","0x28000019","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_19.FCLK_EN","ADC1_FCLK_EN","adc3644_1.fclk_en","ADC3644_1.REG_19","ADC1_REG_19","adc3644_1.reg_19","0x28000019","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_19.FCLK_DIV","ADC1_FCLK_DIV","adc3644_1.fclk_div","ADC3644_1.REG_19","ADC1_REG_19","adc3644_1.reg_19","0x28000019","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_19.FCLK_SRC","ADC1_FCLK_SRC","adc3644_1.fclk_src","ADC3644_1.REG_19","ADC1_REG_19","adc3644_1.reg_19","0x28000019","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_1B.BIT_MAPPER_RES","ADC1_BIT_MAPPER_RES","adc3644_1.bit_mapper_res","ADC3644_1.REG_1B","ADC1_REG_1B","adc3644_1.reg_1b","0x2800001B","8","0x00","0:3,1:4,2:5","3","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_1.REG_1B.OUT_20B_EN","ADC1_OUT_20B_EN","adc3644_1.out_20b_en","ADC3644_1.REG_1B","ADC1_REG_1B","adc3644_1.reg_1b","0x2800001B","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_1B.MAPPER_EN","ADC1_MAPPER_EN","adc3644_1.mapper_en","ADC3644_1.REG_1B","ADC1_REG_1B","adc3644_1.reg_1b","0x2800001B","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_1E.CMOS_DCLK_DEL","ADC1_CMOS_DCLK_DEL","adc3644_1.cmos_dclk_del","ADC3644_1.REG_1E","ADC1_REG_1E","adc3644_1.reg_1e","0x2800001E","8","0x00","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_1.REG_1F.TWO_X_DCLK","ADC1_TWO_X_DCLK","adc3644_1.two_x_dclk","ADC3644_1.REG_1F","ADC1_REG_1F","adc3644_1.reg_1f","0x2800001F","8","0x10","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_1F.DCLK_OB_EN","ADC1_DCLK_OB_EN","adc3644_1.dclk_ob_en","ADC3644_1.REG_1F","ADC1_REG_1F","adc3644_1.reg_1f","0x2800001F","8","0x10","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_1F.DCLKIN_EN_DUP","ADC1_DCLKIN_EN_DUP","adc3644_1.dclkin_en_dup","ADC3644_1.REG_1F","ADC1_REG_1F","adc3644_1.reg_1f","0x2800001F","8","0x10","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_1F.LOW_DR_EN","ADC1_LOW_DR_EN","adc3644_1.low_dr_en","ADC3644_1.REG_1F","ADC1_REG_1F","adc3644_1.reg_1f","0x2800001F","8","0x10","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_20.FCLK_PAT_7_0","ADC1_FCLK_PAT_7_0","adc3644_1.fclk_pat_7_0","ADC3644_1.REG_20","ADC1_REG_20","adc3644_1.reg_20","0x28000020","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_21.FCLK_PAT_15_8","ADC1_FCLK_PAT_15_8","adc3644_1.fclk_pat_15_8","ADC3644_1.REG_21","ADC1_REG_21","adc3644_1.reg_21","0x28000021","8","0xFC","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0xFC","0xFC","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_22.FCLK_PAT_19_16","ADC1_FCLK_PAT_19_16","adc3644_1.fclk_pat_19_16","ADC3644_1.REG_22","ADC1_REG_22","adc3644_1.reg_22","0x28000022","8","0x0F","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x0F","0x0F","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_24.DDC_EN","ADC1_DDC_EN","adc3644_1.ddc_en","ADC3644_1.REG_24","ADC1_REG_24","adc3644_1.reg_24","0x28000024","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_24.DIG_BYP","ADC1_DIG_BYP","adc3644_1.dig_byp","ADC3644_1.REG_24","ADC1_REG_24","adc3644_1.reg_24","0x28000024","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_24.DDC_MUX","ADC1_DDC_MUX","adc3644_1.ddc_mux","ADC3644_1.REG_24","ADC1_REG_24","adc3644_1.reg_24","0x28000024","8","0x00","0:3,1:4","3","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_1.REG_24.CH_AVG_EN","ADC1_CH_AVG_EN","adc3644_1.ch_avg_en","ADC3644_1.REG_24","ADC1_REG_24","adc3644_1.reg_24","0x28000024","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_25.MIX_PHASE","ADC1_MIX_PHASE","adc3644_1.mix_phase","ADC3644_1.REG_25","ADC1_REG_25","adc3644_1.reg_25","0x28000025","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_25.REAL_OUT","ADC1_REAL_OUT","adc3644_1.real_out","ADC3644_1.REG_25","ADC1_REG_25","adc3644_1.reg_25","0x28000025","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_25.DECIMATION","ADC1_DECIMATION","adc3644_1.decimation","ADC3644_1.REG_25","ADC1_REG_25","adc3644_1.reg_25","0x28000025","8","0x00","0:4,1:5,2:6","4","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_1.REG_25.DDC_MUX_EN","ADC1_DDC_MUX_EN","adc3644_1.ddc_mux_en","ADC3644_1.REG_25","ADC1_REG_25","adc3644_1.reg_25","0x28000025","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_26.FS_DIV_4_MIX_B","ADC1_FS_DIV_4_MIX_B","adc3644_1.fs_div_4_mix_b","ADC3644_1.REG_26","ADC1_REG_26","adc3644_1.reg_26","0x28000026","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_26.MIX_RES_B","ADC1_MIX_RES_B","adc3644_1.mix_res_b","ADC3644_1.REG_26","ADC1_REG_26","adc3644_1.reg_26","0x28000026","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_26.MIX_GAIN_B","ADC1_MIX_GAIN_B","adc3644_1.mix_gain_b","ADC3644_1.REG_26","ADC1_REG_26","adc3644_1.reg_26","0x28000026","8","0x00","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_1.REG_26.FS_DIV_4_MIX_A","ADC1_FS_DIV_4_MIX_A","adc3644_1.fs_div_4_mix_a","ADC3644_1.REG_26","ADC1_REG_26","adc3644_1.reg_26","0x28000026","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_26.MIX_RES_A","ADC1_MIX_RES_A","adc3644_1.mix_res_a","ADC3644_1.REG_26","ADC1_REG_26","adc3644_1.reg_26","0x28000026","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_26.MIX_GAIN_A","ADC1_MIX_GAIN_A","adc3644_1.mix_gain_a","ADC3644_1.REG_26","ADC1_REG_26","adc3644_1.reg_26","0x28000026","8","0x00","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_1.REG_27.FS_DIV_4_MIX_PH_A","ADC1_FS_DIV_4_MIX_PH_A","adc3644_1.fs_div_4_mix_ph_a","ADC3644_1.REG_27","ADC1_REG_27","adc3644_1.reg_27","0x28000027","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_27.Q_DEL_A","ADC1_Q_DEL_A","adc3644_1.q_del_a","ADC3644_1.REG_27","ADC1_REG_27","adc3644_1.reg_27","0x28000027","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_27.OP_ORDER_A","ADC1_OP_ORDER_A","adc3644_1.op_order_a","ADC3644_1.REG_27","ADC1_REG_27","adc3644_1.reg_27","0x28000027","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_2A.NCO_A_7_0","ADC1_NCO_A_7_0","adc3644_1.nco_a_7_0","ADC3644_1.REG_2A","ADC1_REG_2A","adc3644_1.reg_2a","0x2800002A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_2B.NCO_A_15_8","ADC1_NCO_A_15_8","adc3644_1.nco_a_15_8","ADC3644_1.REG_2B","ADC1_REG_2B","adc3644_1.reg_2b","0x2800002B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_2C.NCO_A_23_16","ADC1_NCO_A_23_16","adc3644_1.nco_a_23_16","ADC3644_1.REG_2C","ADC1_REG_2C","adc3644_1.reg_2c","0x2800002C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_2D.NCO_A_31_24","ADC1_NCO_A_31_24","adc3644_1.nco_a_31_24","ADC3644_1.REG_2D","ADC1_REG_2D","adc3644_1.reg_2d","0x2800002D","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_2E.FS_DIV_4_MIX_PH_B","ADC1_FS_DIV_4_MIX_PH_B","adc3644_1.fs_div_4_mix_ph_b","ADC3644_1.REG_2E","ADC1_REG_2E","adc3644_1.reg_2e","0x2800002E","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_2E.Q_DEL_B","ADC1_Q_DEL_B","adc3644_1.q_del_b","ADC3644_1.REG_2E","ADC1_REG_2E","adc3644_1.reg_2e","0x2800002E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_2E.OP_ORDER_B","ADC1_OP_ORDER_B","adc3644_1.op_order_b","ADC3644_1.REG_2E","ADC1_REG_2E","adc3644_1.reg_2e","0x2800002E","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_31.NCO_B_7_0","ADC1_NCO_B_7_0","adc3644_1.nco_b_7_0","ADC3644_1.REG_31","ADC1_REG_31","adc3644_1.reg_31","0x28000031","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_32.NCO_B_15_8","ADC1_NCO_B_15_8","adc3644_1.nco_b_15_8","ADC3644_1.REG_32","ADC1_REG_32","adc3644_1.reg_32","0x28000032","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_33.NCO_B_23_16","ADC1_NCO_B_23_16","adc3644_1.nco_b_23_16","ADC3644_1.REG_33","ADC1_REG_33","adc3644_1.reg_33","0x28000033","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_34.NCO_B_31_24","ADC1_NCO_B_31_24","adc3644_1.nco_b_31_24","ADC3644_1.REG_34","ADC1_REG_34","adc3644_1.reg_34","0x28000034","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_1.REG_8F.FORMAT_A","ADC1_FORMAT_A","adc3644_1.format_a","ADC3644_1.REG_8F","ADC1_REG_8F","adc3644_1.reg_8f","0x2800008F","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_1.REG_92.FORMAT_B","ADC1_FORMAT_B","adc3644_1.format_b","ADC3644_1.REG_92","ADC1_REG_92","adc3644_1.reg_92","0x28000092","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_00.RESET","ADC2_RESET","adc3644_2.reset","ADC3644_2.REG_00","ADC2_REG_00","adc3644_2.reg_00","0x2C000000","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_07.OP_IF_SEL","ADC2_OP_IF_SEL","adc3644_2.op_if_sel","ADC3644_2.REG_07","ADC2_REG_07","adc3644_2.reg_07","0x2C000007","8","0x00","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_2.REG_07.OP_IF_EN","ADC2_OP_IF_EN","adc3644_2.op_if_en","ADC3644_2.REG_07","ADC2_REG_07","adc3644_2.reg_07","0x2C000007","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_07.OP_IF_MAPPER","ADC2_OP_IF_MAPPER","adc3644_2.op_if_mapper","ADC3644_2.REG_07","ADC2_REG_07","adc3644_2.reg_07","0x2C000007","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_2.REG_08.PDN_GLOBAL","ADC2_PDN_GLOBAL","adc3644_2.pdn_global","ADC3644_2.REG_08","ADC2_REG_08","adc3644_2.reg_08","0x2C000008","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_08.PDN_B","ADC2_PDN_B","adc3644_2.pdn_b","ADC3644_2.REG_08","ADC2_REG_08","adc3644_2.reg_08","0x2C000008","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_08.PDN_A","ADC2_PDN_A","adc3644_2.pdn_a","ADC3644_2.REG_08","ADC2_REG_08","adc3644_2.reg_08","0x2C000008","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_08.PDN_REFAMP","ADC2_PDN_REFAMP","adc3644_2.pdn_refamp","ADC3644_2.REG_08","ADC2_REG_08","adc3644_2.reg_08","0x2C000008","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_08.PDN_CLKBUF","ADC2_PDN_CLKBUF","adc3644_2.pdn_clkbuf","ADC3644_2.REG_08","ADC2_REG_08","adc3644_2.reg_08","0x2C000008","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_0A.CMOS_OB_DIS_A","ADC2_CMOS_OB_DIS_A","adc3644_2.cmos_ob_dis_a","ADC3644_2.REG_0A","ADC2_REG_0A","adc3644_2.reg_0a","0x2C00000A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_0B.CMOS_OB_DIS_B","ADC2_CMOS_OB_DIS_B","adc3644_2.cmos_ob_dis_b","ADC3644_2.REG_0B","ADC2_REG_0B","adc3644_2.reg_0b","0x2C00000B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_0C.CMOS_OB_DIS_C","ADC2_CMOS_OB_DIS_C","adc3644_2.cmos_ob_dis_c","ADC3644_2.REG_0C","ADC2_REG_0C","adc3644_2.reg_0c","0x2C00000C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_0D_PDN_GLOBAL_MASK.MASK_BG_DIS","ADC2_MASK_BG_DIS","adc3644_2.mask_bg_dis","ADC3644_2.REG_0D_PDN_GLOBAL_MASK","ADC2_REG_0D_PDN_GLOBAL_MASK","adc3644_2.reg_0d_pdn_global_mask","0x2C00000D","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_0D_PDN_GLOBAL_MASK.MASK_REFAMP","ADC2_MASK_REFAMP","adc3644_2.mask_refamp","ADC3644_2.REG_0D_PDN_GLOBAL_MASK","ADC2_REG_0D_PDN_GLOBAL_MASK","adc3644_2.reg_0d_pdn_global_mask","0x2C00000D","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_0D_PDN_GLOBAL_MASK.MASK_CLKBUF","ADC2_MASK_CLKBUF","adc3644_2.mask_clkbuf","ADC3644_2.REG_0D_PDN_GLOBAL_MASK","ADC2_REG_0D_PDN_GLOBAL_MASK","adc3644_2.reg_0d_pdn_global_mask","0x2C00000D","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_0E.SE_CLK_EN","ADC2_SE_CLK_EN","adc3644_2.se_clk_en","ADC3644_2.REG_0E","ADC2_REG_0E","adc3644_2.reg_0e","0x2C00000E","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_0E.REF_SEL","ADC2_REF_SEL","adc3644_2.ref_sel","ADC3644_2.REG_0E","ADC2_REG_0E","adc3644_2.reg_0e","0x2C00000E","8","0x00","0:1,1:2","1","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_2.REG_0E.REF_CTL","ADC2_REF_CTL","adc3644_2.ref_ctl","ADC3644_2.REG_0E","ADC2_REG_0E","adc3644_2.reg_0e","0x2C00000E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_0E.SPI_SYNC_EN","ADC2_SPI_SYNC_EN","adc3644_2.spi_sync_en","ADC3644_2.REG_0E","ADC2_REG_0E","adc3644_2.reg_0e","0x2C00000E","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_0E.SPI_SYNC","ADC2_SPI_SYNC","adc3644_2.spi_sync","ADC3644_2.REG_0E","ADC2_REG_0E","adc3644_2.reg_0e","0x2C00000E","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_0E.SYNC_PIN_EN","ADC2_SYNC_PIN_EN","adc3644_2.sync_pin_en","ADC3644_2.REG_0E","ADC2_REG_0E","adc3644_2.reg_0e","0x2C00000E","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_11.SE_B","ADC2_SE_B","adc3644_2.se_b","ADC3644_2.REG_11","ADC2_REG_11","adc3644_2.reg_11","0x2C000011","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_11.SE_A","ADC2_SE_A","adc3644_2.se_a","ADC3644_2.REG_11","ADC2_REG_11","adc3644_2.reg_11","0x2C000011","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_13.E_FUSE_LD","ADC2_E_FUSE_LD","adc3644_2.e_fuse_ld","ADC3644_2.REG_13","ADC2_REG_13","adc3644_2.reg_13","0x2C000013","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_14.CUSTOM_PAT_7_0","ADC2_CUSTOM_PAT_7_0","adc3644_2.custom_pat_7_0","ADC3644_2.REG_14","ADC2_REG_14","adc3644_2.reg_14","0x2C000014","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_15.CUSTOM_PAT_15_8","ADC2_CUSTOM_PAT_15_8","adc3644_2.custom_pat_15_8","ADC3644_2.REG_15","ADC2_REG_15","adc3644_2.reg_15","0x2C000015","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_16.CUSTOM_PAT_17_16","ADC2_CUSTOM_PAT_17_16","adc3644_2.custom_pat_17_16","ADC3644_2.REG_16","ADC2_REG_16","adc3644_2.reg_16","0x2C000016","8","0x00","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_2.REG_16.TEST_PAT_A","ADC2_TEST_PAT_A","adc3644_2.test_pat_a","ADC3644_2.REG_16","ADC2_REG_16","adc3644_2.reg_16","0x2C000016","8","0x00","0:2,1:3,2:4","2","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_2.REG_16.TEST_PAT_B","ADC2_TEST_PAT_B","adc3644_2.test_pat_b","ADC3644_2.REG_16","ADC2_REG_16","adc3644_2.reg_16","0x2C000016","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_2.REG_18.DCLKIN_EN","ADC2_DCLKIN_EN","adc3644_2.dclkin_en","ADC3644_2.REG_18","ADC2_REG_18","adc3644_2.reg_18","0x2C000018","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_19.TOG_FCLK","ADC2_TOG_FCLK","adc3644_2.tog_fclk","ADC3644_2.REG_19","ADC2_REG_19","adc3644_2.reg_19","0x2C000019","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_19.FCLK_EN","ADC2_FCLK_EN","adc3644_2.fclk_en","ADC3644_2.REG_19","ADC2_REG_19","adc3644_2.reg_19","0x2C000019","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_19.FCLK_DIV","ADC2_FCLK_DIV","adc3644_2.fclk_div","ADC3644_2.REG_19","ADC2_REG_19","adc3644_2.reg_19","0x2C000019","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_19.FCLK_SRC","ADC2_FCLK_SRC","adc3644_2.fclk_src","ADC3644_2.REG_19","ADC2_REG_19","adc3644_2.reg_19","0x2C000019","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_1B.BIT_MAPPER_RES","ADC2_BIT_MAPPER_RES","adc3644_2.bit_mapper_res","ADC3644_2.REG_1B","ADC2_REG_1B","adc3644_2.reg_1b","0x2C00001B","8","0x00","0:3,1:4,2:5","3","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_2.REG_1B.OUT_20B_EN","ADC2_OUT_20B_EN","adc3644_2.out_20b_en","ADC3644_2.REG_1B","ADC2_REG_1B","adc3644_2.reg_1b","0x2C00001B","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_1B.MAPPER_EN","ADC2_MAPPER_EN","adc3644_2.mapper_en","ADC3644_2.REG_1B","ADC2_REG_1B","adc3644_2.reg_1b","0x2C00001B","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_1E.CMOS_DCLK_DEL","ADC2_CMOS_DCLK_DEL","adc3644_2.cmos_dclk_del","ADC3644_2.REG_1E","ADC2_REG_1E","adc3644_2.reg_1e","0x2C00001E","8","0x00","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_2.REG_1F.TWO_X_DCLK","ADC2_TWO_X_DCLK","adc3644_2.two_x_dclk","ADC3644_2.REG_1F","ADC2_REG_1F","adc3644_2.reg_1f","0x2C00001F","8","0x10","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_1F.DCLK_OB_EN","ADC2_DCLK_OB_EN","adc3644_2.dclk_ob_en","ADC3644_2.REG_1F","ADC2_REG_1F","adc3644_2.reg_1f","0x2C00001F","8","0x10","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_1F.DCLKIN_EN_DUP","ADC2_DCLKIN_EN_DUP","adc3644_2.dclkin_en_dup","ADC3644_2.REG_1F","ADC2_REG_1F","adc3644_2.reg_1f","0x2C00001F","8","0x10","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_1F.LOW_DR_EN","ADC2_LOW_DR_EN","adc3644_2.low_dr_en","ADC3644_2.REG_1F","ADC2_REG_1F","adc3644_2.reg_1f","0x2C00001F","8","0x10","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_20.FCLK_PAT_7_0","ADC2_FCLK_PAT_7_0","adc3644_2.fclk_pat_7_0","ADC3644_2.REG_20","ADC2_REG_20","adc3644_2.reg_20","0x2C000020","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_21.FCLK_PAT_15_8","ADC2_FCLK_PAT_15_8","adc3644_2.fclk_pat_15_8","ADC3644_2.REG_21","ADC2_REG_21","adc3644_2.reg_21","0x2C000021","8","0xFC","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0xFC","0xFC","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_22.FCLK_PAT_19_16","ADC2_FCLK_PAT_19_16","adc3644_2.fclk_pat_19_16","ADC3644_2.REG_22","ADC2_REG_22","adc3644_2.reg_22","0x2C000022","8","0x0F","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x0F","0x0F","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_24.DDC_EN","ADC2_DDC_EN","adc3644_2.ddc_en","ADC3644_2.REG_24","ADC2_REG_24","adc3644_2.reg_24","0x2C000024","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_24.DIG_BYP","ADC2_DIG_BYP","adc3644_2.dig_byp","ADC3644_2.REG_24","ADC2_REG_24","adc3644_2.reg_24","0x2C000024","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_24.DDC_MUX","ADC2_DDC_MUX","adc3644_2.ddc_mux","ADC3644_2.REG_24","ADC2_REG_24","adc3644_2.reg_24","0x2C000024","8","0x00","0:3,1:4","3","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_2.REG_24.CH_AVG_EN","ADC2_CH_AVG_EN","adc3644_2.ch_avg_en","ADC3644_2.REG_24","ADC2_REG_24","adc3644_2.reg_24","0x2C000024","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_25.MIX_PHASE","ADC2_MIX_PHASE","adc3644_2.mix_phase","ADC3644_2.REG_25","ADC2_REG_25","adc3644_2.reg_25","0x2C000025","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_25.REAL_OUT","ADC2_REAL_OUT","adc3644_2.real_out","ADC3644_2.REG_25","ADC2_REG_25","adc3644_2.reg_25","0x2C000025","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_25.DECIMATION","ADC2_DECIMATION","adc3644_2.decimation","ADC3644_2.REG_25","ADC2_REG_25","adc3644_2.reg_25","0x2C000025","8","0x00","0:4,1:5,2:6","4","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_2.REG_25.DDC_MUX_EN","ADC2_DDC_MUX_EN","adc3644_2.ddc_mux_en","ADC3644_2.REG_25","ADC2_REG_25","adc3644_2.reg_25","0x2C000025","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_26.FS_DIV_4_MIX_B","ADC2_FS_DIV_4_MIX_B","adc3644_2.fs_div_4_mix_b","ADC3644_2.REG_26","ADC2_REG_26","adc3644_2.reg_26","0x2C000026","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_26.MIX_RES_B","ADC2_MIX_RES_B","adc3644_2.mix_res_b","ADC3644_2.REG_26","ADC2_REG_26","adc3644_2.reg_26","0x2C000026","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_26.MIX_GAIN_B","ADC2_MIX_GAIN_B","adc3644_2.mix_gain_b","ADC3644_2.REG_26","ADC2_REG_26","adc3644_2.reg_26","0x2C000026","8","0x00","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_2.REG_26.FS_DIV_4_MIX_A","ADC2_FS_DIV_4_MIX_A","adc3644_2.fs_div_4_mix_a","ADC3644_2.REG_26","ADC2_REG_26","adc3644_2.reg_26","0x2C000026","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_26.MIX_RES_A","ADC2_MIX_RES_A","adc3644_2.mix_res_a","ADC3644_2.REG_26","ADC2_REG_26","adc3644_2.reg_26","0x2C000026","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_26.MIX_GAIN_A","ADC2_MIX_GAIN_A","adc3644_2.mix_gain_a","ADC3644_2.REG_26","ADC2_REG_26","adc3644_2.reg_26","0x2C000026","8","0x00","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_2.REG_27.FS_DIV_4_MIX_PH_A","ADC2_FS_DIV_4_MIX_PH_A","adc3644_2.fs_div_4_mix_ph_a","ADC3644_2.REG_27","ADC2_REG_27","adc3644_2.reg_27","0x2C000027","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_27.Q_DEL_A","ADC2_Q_DEL_A","adc3644_2.q_del_a","ADC3644_2.REG_27","ADC2_REG_27","adc3644_2.reg_27","0x2C000027","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_27.OP_ORDER_A","ADC2_OP_ORDER_A","adc3644_2.op_order_a","ADC3644_2.REG_27","ADC2_REG_27","adc3644_2.reg_27","0x2C000027","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_2A.NCO_A_7_0","ADC2_NCO_A_7_0","adc3644_2.nco_a_7_0","ADC3644_2.REG_2A","ADC2_REG_2A","adc3644_2.reg_2a","0x2C00002A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_2B.NCO_A_15_8","ADC2_NCO_A_15_8","adc3644_2.nco_a_15_8","ADC3644_2.REG_2B","ADC2_REG_2B","adc3644_2.reg_2b","0x2C00002B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_2C.NCO_A_23_16","ADC2_NCO_A_23_16","adc3644_2.nco_a_23_16","ADC3644_2.REG_2C","ADC2_REG_2C","adc3644_2.reg_2c","0x2C00002C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_2D.NCO_A_31_24","ADC2_NCO_A_31_24","adc3644_2.nco_a_31_24","ADC3644_2.REG_2D","ADC2_REG_2D","adc3644_2.reg_2d","0x2C00002D","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_2E.FS_DIV_4_MIX_PH_B","ADC2_FS_DIV_4_MIX_PH_B","adc3644_2.fs_div_4_mix_ph_b","ADC3644_2.REG_2E","ADC2_REG_2E","adc3644_2.reg_2e","0x2C00002E","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_2E.Q_DEL_B","ADC2_Q_DEL_B","adc3644_2.q_del_b","ADC3644_2.REG_2E","ADC2_REG_2E","adc3644_2.reg_2e","0x2C00002E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_2E.OP_ORDER_B","ADC2_OP_ORDER_B","adc3644_2.op_order_b","ADC3644_2.REG_2E","ADC2_REG_2E","adc3644_2.reg_2e","0x2C00002E","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_31.NCO_B_7_0","ADC2_NCO_B_7_0","adc3644_2.nco_b_7_0","ADC3644_2.REG_31","ADC2_REG_31","adc3644_2.reg_31","0x2C000031","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_32.NCO_B_15_8","ADC2_NCO_B_15_8","adc3644_2.nco_b_15_8","ADC3644_2.REG_32","ADC2_REG_32","adc3644_2.reg_32","0x2C000032","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_33.NCO_B_23_16","ADC2_NCO_B_23_16","adc3644_2.nco_b_23_16","ADC3644_2.REG_33","ADC2_REG_33","adc3644_2.reg_33","0x2C000033","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_34.NCO_B_31_24","ADC2_NCO_B_31_24","adc3644_2.nco_b_31_24","ADC3644_2.REG_34","ADC2_REG_34","adc3644_2.reg_34","0x2C000034","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_2.REG_8F.FORMAT_A","ADC2_FORMAT_A","adc3644_2.format_a","ADC3644_2.REG_8F","ADC2_REG_8F","adc3644_2.reg_8f","0x2C00008F","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_2.REG_92.FORMAT_B","ADC2_FORMAT_B","adc3644_2.format_b","ADC3644_2.REG_92","ADC2_REG_92","adc3644_2.reg_92","0x2C000092","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_00.RESET","ADC3_RESET","adc3644_3.reset","ADC3644_3.REG_00","ADC3_REG_00","adc3644_3.reg_00","0x30000000","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_07.OP_IF_SEL","ADC3_OP_IF_SEL","adc3644_3.op_if_sel","ADC3644_3.REG_07","ADC3_REG_07","adc3644_3.reg_07","0x30000007","8","0x00","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_3.REG_07.OP_IF_EN","ADC3_OP_IF_EN","adc3644_3.op_if_en","ADC3644_3.REG_07","ADC3_REG_07","adc3644_3.reg_07","0x30000007","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_07.OP_IF_MAPPER","ADC3_OP_IF_MAPPER","adc3644_3.op_if_mapper","ADC3644_3.REG_07","ADC3_REG_07","adc3644_3.reg_07","0x30000007","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_3.REG_08.PDN_GLOBAL","ADC3_PDN_GLOBAL","adc3644_3.pdn_global","ADC3644_3.REG_08","ADC3_REG_08","adc3644_3.reg_08","0x30000008","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_08.PDN_B","ADC3_PDN_B","adc3644_3.pdn_b","ADC3644_3.REG_08","ADC3_REG_08","adc3644_3.reg_08","0x30000008","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_08.PDN_A","ADC3_PDN_A","adc3644_3.pdn_a","ADC3644_3.REG_08","ADC3_REG_08","adc3644_3.reg_08","0x30000008","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_08.PDN_REFAMP","ADC3_PDN_REFAMP","adc3644_3.pdn_refamp","ADC3644_3.REG_08","ADC3_REG_08","adc3644_3.reg_08","0x30000008","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_08.PDN_CLKBUF","ADC3_PDN_CLKBUF","adc3644_3.pdn_clkbuf","ADC3644_3.REG_08","ADC3_REG_08","adc3644_3.reg_08","0x30000008","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_0A.CMOS_OB_DIS_A","ADC3_CMOS_OB_DIS_A","adc3644_3.cmos_ob_dis_a","ADC3644_3.REG_0A","ADC3_REG_0A","adc3644_3.reg_0a","0x3000000A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_0B.CMOS_OB_DIS_B","ADC3_CMOS_OB_DIS_B","adc3644_3.cmos_ob_dis_b","ADC3644_3.REG_0B","ADC3_REG_0B","adc3644_3.reg_0b","0x3000000B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_0C.CMOS_OB_DIS_C","ADC3_CMOS_OB_DIS_C","adc3644_3.cmos_ob_dis_c","ADC3644_3.REG_0C","ADC3_REG_0C","adc3644_3.reg_0c","0x3000000C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_0D_PDN_GLOBAL_MASK.MASK_BG_DIS","ADC3_MASK_BG_DIS","adc3644_3.mask_bg_dis","ADC3644_3.REG_0D_PDN_GLOBAL_MASK","ADC3_REG_0D_PDN_GLOBAL_MASK","adc3644_3.reg_0d_pdn_global_mask","0x3000000D","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_0D_PDN_GLOBAL_MASK.MASK_REFAMP","ADC3_MASK_REFAMP","adc3644_3.mask_refamp","ADC3644_3.REG_0D_PDN_GLOBAL_MASK","ADC3_REG_0D_PDN_GLOBAL_MASK","adc3644_3.reg_0d_pdn_global_mask","0x3000000D","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_0D_PDN_GLOBAL_MASK.MASK_CLKBUF","ADC3_MASK_CLKBUF","adc3644_3.mask_clkbuf","ADC3644_3.REG_0D_PDN_GLOBAL_MASK","ADC3_REG_0D_PDN_GLOBAL_MASK","adc3644_3.reg_0d_pdn_global_mask","0x3000000D","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_0E.SE_CLK_EN","ADC3_SE_CLK_EN","adc3644_3.se_clk_en","ADC3644_3.REG_0E","ADC3_REG_0E","adc3644_3.reg_0e","0x3000000E","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_0E.REF_SEL","ADC3_REF_SEL","adc3644_3.ref_sel","ADC3644_3.REG_0E","ADC3_REG_0E","adc3644_3.reg_0e","0x3000000E","8","0x00","0:1,1:2","1","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_3.REG_0E.REF_CTL","ADC3_REF_CTL","adc3644_3.ref_ctl","ADC3644_3.REG_0E","ADC3_REG_0E","adc3644_3.reg_0e","0x3000000E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_0E.SPI_SYNC_EN","ADC3_SPI_SYNC_EN","adc3644_3.spi_sync_en","ADC3644_3.REG_0E","ADC3_REG_0E","adc3644_3.reg_0e","0x3000000E","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_0E.SPI_SYNC","ADC3_SPI_SYNC","adc3644_3.spi_sync","ADC3644_3.REG_0E","ADC3_REG_0E","adc3644_3.reg_0e","0x3000000E","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_0E.SYNC_PIN_EN","ADC3_SYNC_PIN_EN","adc3644_3.sync_pin_en","ADC3644_3.REG_0E","ADC3_REG_0E","adc3644_3.reg_0e","0x3000000E","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_11.SE_B","ADC3_SE_B","adc3644_3.se_b","ADC3644_3.REG_11","ADC3_REG_11","adc3644_3.reg_11","0x30000011","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_11.SE_A","ADC3_SE_A","adc3644_3.se_a","ADC3644_3.REG_11","ADC3_REG_11","adc3644_3.reg_11","0x30000011","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_13.E_FUSE_LD","ADC3_E_FUSE_LD","adc3644_3.e_fuse_ld","ADC3644_3.REG_13","ADC3_REG_13","adc3644_3.reg_13","0x30000013","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_14.CUSTOM_PAT_7_0","ADC3_CUSTOM_PAT_7_0","adc3644_3.custom_pat_7_0","ADC3644_3.REG_14","ADC3_REG_14","adc3644_3.reg_14","0x30000014","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_15.CUSTOM_PAT_15_8","ADC3_CUSTOM_PAT_15_8","adc3644_3.custom_pat_15_8","ADC3644_3.REG_15","ADC3_REG_15","adc3644_3.reg_15","0x30000015","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_16.CUSTOM_PAT_17_16","ADC3_CUSTOM_PAT_17_16","adc3644_3.custom_pat_17_16","ADC3644_3.REG_16","ADC3_REG_16","adc3644_3.reg_16","0x30000016","8","0x00","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_3.REG_16.TEST_PAT_A","ADC3_TEST_PAT_A","adc3644_3.test_pat_a","ADC3644_3.REG_16","ADC3_REG_16","adc3644_3.reg_16","0x30000016","8","0x00","0:2,1:3,2:4","2","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_3.REG_16.TEST_PAT_B","ADC3_TEST_PAT_B","adc3644_3.test_pat_b","ADC3644_3.REG_16","ADC3_REG_16","adc3644_3.reg_16","0x30000016","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_3.REG_18.DCLKIN_EN","ADC3_DCLKIN_EN","adc3644_3.dclkin_en","ADC3644_3.REG_18","ADC3_REG_18","adc3644_3.reg_18","0x30000018","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_19.TOG_FCLK","ADC3_TOG_FCLK","adc3644_3.tog_fclk","ADC3644_3.REG_19","ADC3_REG_19","adc3644_3.reg_19","0x30000019","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_19.FCLK_EN","ADC3_FCLK_EN","adc3644_3.fclk_en","ADC3644_3.REG_19","ADC3_REG_19","adc3644_3.reg_19","0x30000019","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_19.FCLK_DIV","ADC3_FCLK_DIV","adc3644_3.fclk_div","ADC3644_3.REG_19","ADC3_REG_19","adc3644_3.reg_19","0x30000019","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_19.FCLK_SRC","ADC3_FCLK_SRC","adc3644_3.fclk_src","ADC3644_3.REG_19","ADC3_REG_19","adc3644_3.reg_19","0x30000019","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_1B.BIT_MAPPER_RES","ADC3_BIT_MAPPER_RES","adc3644_3.bit_mapper_res","ADC3644_3.REG_1B","ADC3_REG_1B","adc3644_3.reg_1b","0x3000001B","8","0x00","0:3,1:4,2:5","3","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_3.REG_1B.OUT_20B_EN","ADC3_OUT_20B_EN","adc3644_3.out_20b_en","ADC3644_3.REG_1B","ADC3_REG_1B","adc3644_3.reg_1b","0x3000001B","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_1B.MAPPER_EN","ADC3_MAPPER_EN","adc3644_3.mapper_en","ADC3644_3.REG_1B","ADC3_REG_1B","adc3644_3.reg_1b","0x3000001B","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_1E.CMOS_DCLK_DEL","ADC3_CMOS_DCLK_DEL","adc3644_3.cmos_dclk_del","ADC3644_3.REG_1E","ADC3_REG_1E","adc3644_3.reg_1e","0x3000001E","8","0x00","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_3.REG_1F.TWO_X_DCLK","ADC3_TWO_X_DCLK","adc3644_3.two_x_dclk","ADC3644_3.REG_1F","ADC3_REG_1F","adc3644_3.reg_1f","0x3000001F","8","0x10","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_1F.DCLK_OB_EN","ADC3_DCLK_OB_EN","adc3644_3.dclk_ob_en","ADC3644_3.REG_1F","ADC3_REG_1F","adc3644_3.reg_1f","0x3000001F","8","0x10","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_1F.DCLKIN_EN_DUP","ADC3_DCLKIN_EN_DUP","adc3644_3.dclkin_en_dup","ADC3644_3.REG_1F","ADC3_REG_1F","adc3644_3.reg_1f","0x3000001F","8","0x10","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_1F.LOW_DR_EN","ADC3_LOW_DR_EN","adc3644_3.low_dr_en","ADC3644_3.REG_1F","ADC3_REG_1F","adc3644_3.reg_1f","0x3000001F","8","0x10","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_20.FCLK_PAT_7_0","ADC3_FCLK_PAT_7_0","adc3644_3.fclk_pat_7_0","ADC3644_3.REG_20","ADC3_REG_20","adc3644_3.reg_20","0x30000020","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_21.FCLK_PAT_15_8","ADC3_FCLK_PAT_15_8","adc3644_3.fclk_pat_15_8","ADC3644_3.REG_21","ADC3_REG_21","adc3644_3.reg_21","0x30000021","8","0xFC","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0xFC","0xFC","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_22.FCLK_PAT_19_16","ADC3_FCLK_PAT_19_16","adc3644_3.fclk_pat_19_16","ADC3644_3.REG_22","ADC3_REG_22","adc3644_3.reg_22","0x30000022","8","0x0F","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x0F","0x0F","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_24.DDC_EN","ADC3_DDC_EN","adc3644_3.ddc_en","ADC3644_3.REG_24","ADC3_REG_24","adc3644_3.reg_24","0x30000024","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_24.DIG_BYP","ADC3_DIG_BYP","adc3644_3.dig_byp","ADC3644_3.REG_24","ADC3_REG_24","adc3644_3.reg_24","0x30000024","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_24.DDC_MUX","ADC3_DDC_MUX","adc3644_3.ddc_mux","ADC3644_3.REG_24","ADC3_REG_24","adc3644_3.reg_24","0x30000024","8","0x00","0:3,1:4","3","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_3.REG_24.CH_AVG_EN","ADC3_CH_AVG_EN","adc3644_3.ch_avg_en","ADC3644_3.REG_24","ADC3_REG_24","adc3644_3.reg_24","0x30000024","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_25.MIX_PHASE","ADC3_MIX_PHASE","adc3644_3.mix_phase","ADC3644_3.REG_25","ADC3_REG_25","adc3644_3.reg_25","0x30000025","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_25.REAL_OUT","ADC3_REAL_OUT","adc3644_3.real_out","ADC3644_3.REG_25","ADC3_REG_25","adc3644_3.reg_25","0x30000025","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_25.DECIMATION","ADC3_DECIMATION","adc3644_3.decimation","ADC3644_3.REG_25","ADC3_REG_25","adc3644_3.reg_25","0x30000025","8","0x00","0:4,1:5,2:6","4","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_3.REG_25.DDC_MUX_EN","ADC3_DDC_MUX_EN","adc3644_3.ddc_mux_en","ADC3644_3.REG_25","ADC3_REG_25","adc3644_3.reg_25","0x30000025","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_26.FS_DIV_4_MIX_B","ADC3_FS_DIV_4_MIX_B","adc3644_3.fs_div_4_mix_b","ADC3644_3.REG_26","ADC3_REG_26","adc3644_3.reg_26","0x30000026","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_26.MIX_RES_B","ADC3_MIX_RES_B","adc3644_3.mix_res_b","ADC3644_3.REG_26","ADC3_REG_26","adc3644_3.reg_26","0x30000026","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_26.MIX_GAIN_B","ADC3_MIX_GAIN_B","adc3644_3.mix_gain_b","ADC3644_3.REG_26","ADC3_REG_26","adc3644_3.reg_26","0x30000026","8","0x00","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_3.REG_26.FS_DIV_4_MIX_A","ADC3_FS_DIV_4_MIX_A","adc3644_3.fs_div_4_mix_a","ADC3644_3.REG_26","ADC3_REG_26","adc3644_3.reg_26","0x30000026","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_26.MIX_RES_A","ADC3_MIX_RES_A","adc3644_3.mix_res_a","ADC3644_3.REG_26","ADC3_REG_26","adc3644_3.reg_26","0x30000026","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_26.MIX_GAIN_A","ADC3_MIX_GAIN_A","adc3644_3.mix_gain_a","ADC3644_3.REG_26","ADC3_REG_26","adc3644_3.reg_26","0x30000026","8","0x00","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_3.REG_27.FS_DIV_4_MIX_PH_A","ADC3_FS_DIV_4_MIX_PH_A","adc3644_3.fs_div_4_mix_ph_a","ADC3644_3.REG_27","ADC3_REG_27","adc3644_3.reg_27","0x30000027","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_27.Q_DEL_A","ADC3_Q_DEL_A","adc3644_3.q_del_a","ADC3644_3.REG_27","ADC3_REG_27","adc3644_3.reg_27","0x30000027","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_27.OP_ORDER_A","ADC3_OP_ORDER_A","adc3644_3.op_order_a","ADC3644_3.REG_27","ADC3_REG_27","adc3644_3.reg_27","0x30000027","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_2A.NCO_A_7_0","ADC3_NCO_A_7_0","adc3644_3.nco_a_7_0","ADC3644_3.REG_2A","ADC3_REG_2A","adc3644_3.reg_2a","0x3000002A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_2B.NCO_A_15_8","ADC3_NCO_A_15_8","adc3644_3.nco_a_15_8","ADC3644_3.REG_2B","ADC3_REG_2B","adc3644_3.reg_2b","0x3000002B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_2C.NCO_A_23_16","ADC3_NCO_A_23_16","adc3644_3.nco_a_23_16","ADC3644_3.REG_2C","ADC3_REG_2C","adc3644_3.reg_2c","0x3000002C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_2D.NCO_A_31_24","ADC3_NCO_A_31_24","adc3644_3.nco_a_31_24","ADC3644_3.REG_2D","ADC3_REG_2D","adc3644_3.reg_2d","0x3000002D","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_2E.FS_DIV_4_MIX_PH_B","ADC3_FS_DIV_4_MIX_PH_B","adc3644_3.fs_div_4_mix_ph_b","ADC3644_3.REG_2E","ADC3_REG_2E","adc3644_3.reg_2e","0x3000002E","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_2E.Q_DEL_B","ADC3_Q_DEL_B","adc3644_3.q_del_b","ADC3644_3.REG_2E","ADC3_REG_2E","adc3644_3.reg_2e","0x3000002E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_2E.OP_ORDER_B","ADC3_OP_ORDER_B","adc3644_3.op_order_b","ADC3644_3.REG_2E","ADC3_REG_2E","adc3644_3.reg_2e","0x3000002E","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_31.NCO_B_7_0","ADC3_NCO_B_7_0","adc3644_3.nco_b_7_0","ADC3644_3.REG_31","ADC3_REG_31","adc3644_3.reg_31","0x30000031","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_32.NCO_B_15_8","ADC3_NCO_B_15_8","adc3644_3.nco_b_15_8","ADC3644_3.REG_32","ADC3_REG_32","adc3644_3.reg_32","0x30000032","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_33.NCO_B_23_16","ADC3_NCO_B_23_16","adc3644_3.nco_b_23_16","ADC3644_3.REG_33","ADC3_REG_33","adc3644_3.reg_33","0x30000033","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_34.NCO_B_31_24","ADC3_NCO_B_31_24","adc3644_3.nco_b_31_24","ADC3644_3.REG_34","ADC3_REG_34","adc3644_3.reg_34","0x30000034","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_3.REG_8F.FORMAT_A","ADC3_FORMAT_A","adc3644_3.format_a","ADC3644_3.REG_8F","ADC3_REG_8F","adc3644_3.reg_8f","0x3000008F","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_3.REG_92.FORMAT_B","ADC3_FORMAT_B","adc3644_3.format_b","ADC3644_3.REG_92","ADC3_REG_92","adc3644_3.reg_92","0x30000092","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_00.RESET","ADC4_RESET","adc3644_4.reset","ADC3644_4.REG_00","ADC4_REG_00","adc3644_4.reg_00","0x34000000","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_07.OP_IF_SEL","ADC4_OP_IF_SEL","adc3644_4.op_if_sel","ADC3644_4.REG_07","ADC4_REG_07","adc3644_4.reg_07","0x34000007","8","0x00","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_4.REG_07.OP_IF_EN","ADC4_OP_IF_EN","adc3644_4.op_if_en","ADC3644_4.REG_07","ADC4_REG_07","adc3644_4.reg_07","0x34000007","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_07.OP_IF_MAPPER","ADC4_OP_IF_MAPPER","adc3644_4.op_if_mapper","ADC3644_4.REG_07","ADC4_REG_07","adc3644_4.reg_07","0x34000007","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_4.REG_08.PDN_GLOBAL","ADC4_PDN_GLOBAL","adc3644_4.pdn_global","ADC3644_4.REG_08","ADC4_REG_08","adc3644_4.reg_08","0x34000008","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_08.PDN_B","ADC4_PDN_B","adc3644_4.pdn_b","ADC3644_4.REG_08","ADC4_REG_08","adc3644_4.reg_08","0x34000008","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_08.PDN_A","ADC4_PDN_A","adc3644_4.pdn_a","ADC3644_4.REG_08","ADC4_REG_08","adc3644_4.reg_08","0x34000008","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_08.PDN_REFAMP","ADC4_PDN_REFAMP","adc3644_4.pdn_refamp","ADC3644_4.REG_08","ADC4_REG_08","adc3644_4.reg_08","0x34000008","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_08.PDN_CLKBUF","ADC4_PDN_CLKBUF","adc3644_4.pdn_clkbuf","ADC3644_4.REG_08","ADC4_REG_08","adc3644_4.reg_08","0x34000008","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_0A.CMOS_OB_DIS_A","ADC4_CMOS_OB_DIS_A","adc3644_4.cmos_ob_dis_a","ADC3644_4.REG_0A","ADC4_REG_0A","adc3644_4.reg_0a","0x3400000A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_0B.CMOS_OB_DIS_B","ADC4_CMOS_OB_DIS_B","adc3644_4.cmos_ob_dis_b","ADC3644_4.REG_0B","ADC4_REG_0B","adc3644_4.reg_0b","0x3400000B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_0C.CMOS_OB_DIS_C","ADC4_CMOS_OB_DIS_C","adc3644_4.cmos_ob_dis_c","ADC3644_4.REG_0C","ADC4_REG_0C","adc3644_4.reg_0c","0x3400000C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_0D_PDN_GLOBAL_MASK.MASK_BG_DIS","ADC4_MASK_BG_DIS","adc3644_4.mask_bg_dis","ADC3644_4.REG_0D_PDN_GLOBAL_MASK","ADC4_REG_0D_PDN_GLOBAL_MASK","adc3644_4.reg_0d_pdn_global_mask","0x3400000D","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_0D_PDN_GLOBAL_MASK.MASK_REFAMP","ADC4_MASK_REFAMP","adc3644_4.mask_refamp","ADC3644_4.REG_0D_PDN_GLOBAL_MASK","ADC4_REG_0D_PDN_GLOBAL_MASK","adc3644_4.reg_0d_pdn_global_mask","0x3400000D","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_0D_PDN_GLOBAL_MASK.MASK_CLKBUF","ADC4_MASK_CLKBUF","adc3644_4.mask_clkbuf","ADC3644_4.REG_0D_PDN_GLOBAL_MASK","ADC4_REG_0D_PDN_GLOBAL_MASK","adc3644_4.reg_0d_pdn_global_mask","0x3400000D","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_0E.SE_CLK_EN","ADC4_SE_CLK_EN","adc3644_4.se_clk_en","ADC3644_4.REG_0E","ADC4_REG_0E","adc3644_4.reg_0e","0x3400000E","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_0E.REF_SEL","ADC4_REF_SEL","adc3644_4.ref_sel","ADC3644_4.REG_0E","ADC4_REG_0E","adc3644_4.reg_0e","0x3400000E","8","0x00","0:1,1:2","1","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_4.REG_0E.REF_CTL","ADC4_REF_CTL","adc3644_4.ref_ctl","ADC3644_4.REG_0E","ADC4_REG_0E","adc3644_4.reg_0e","0x3400000E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_0E.SPI_SYNC_EN","ADC4_SPI_SYNC_EN","adc3644_4.spi_sync_en","ADC3644_4.REG_0E","ADC4_REG_0E","adc3644_4.reg_0e","0x3400000E","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_0E.SPI_SYNC","ADC4_SPI_SYNC","adc3644_4.spi_sync","ADC3644_4.REG_0E","ADC4_REG_0E","adc3644_4.reg_0e","0x3400000E","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_0E.SYNC_PIN_EN","ADC4_SYNC_PIN_EN","adc3644_4.sync_pin_en","ADC3644_4.REG_0E","ADC4_REG_0E","adc3644_4.reg_0e","0x3400000E","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_11.SE_B","ADC4_SE_B","adc3644_4.se_b","ADC3644_4.REG_11","ADC4_REG_11","adc3644_4.reg_11","0x34000011","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_11.SE_A","ADC4_SE_A","adc3644_4.se_a","ADC3644_4.REG_11","ADC4_REG_11","adc3644_4.reg_11","0x34000011","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_13.E_FUSE_LD","ADC4_E_FUSE_LD","adc3644_4.e_fuse_ld","ADC3644_4.REG_13","ADC4_REG_13","adc3644_4.reg_13","0x34000013","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_14.CUSTOM_PAT_7_0","ADC4_CUSTOM_PAT_7_0","adc3644_4.custom_pat_7_0","ADC3644_4.REG_14","ADC4_REG_14","adc3644_4.reg_14","0x34000014","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_15.CUSTOM_PAT_15_8","ADC4_CUSTOM_PAT_15_8","adc3644_4.custom_pat_15_8","ADC3644_4.REG_15","ADC4_REG_15","adc3644_4.reg_15","0x34000015","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_16.CUSTOM_PAT_17_16","ADC4_CUSTOM_PAT_17_16","adc3644_4.custom_pat_17_16","ADC3644_4.REG_16","ADC4_REG_16","adc3644_4.reg_16","0x34000016","8","0x00","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_4.REG_16.TEST_PAT_A","ADC4_TEST_PAT_A","adc3644_4.test_pat_a","ADC3644_4.REG_16","ADC4_REG_16","adc3644_4.reg_16","0x34000016","8","0x00","0:2,1:3,2:4","2","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_4.REG_16.TEST_PAT_B","ADC4_TEST_PAT_B","adc3644_4.test_pat_b","ADC3644_4.REG_16","ADC4_REG_16","adc3644_4.reg_16","0x34000016","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_4.REG_18.DCLKIN_EN","ADC4_DCLKIN_EN","adc3644_4.dclkin_en","ADC3644_4.REG_18","ADC4_REG_18","adc3644_4.reg_18","0x34000018","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_19.TOG_FCLK","ADC4_TOG_FCLK","adc3644_4.tog_fclk","ADC3644_4.REG_19","ADC4_REG_19","adc3644_4.reg_19","0x34000019","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_19.FCLK_EN","ADC4_FCLK_EN","adc3644_4.fclk_en","ADC3644_4.REG_19","ADC4_REG_19","adc3644_4.reg_19","0x34000019","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_19.FCLK_DIV","ADC4_FCLK_DIV","adc3644_4.fclk_div","ADC3644_4.REG_19","ADC4_REG_19","adc3644_4.reg_19","0x34000019","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_19.FCLK_SRC","ADC4_FCLK_SRC","adc3644_4.fclk_src","ADC3644_4.REG_19","ADC4_REG_19","adc3644_4.reg_19","0x34000019","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_1B.BIT_MAPPER_RES","ADC4_BIT_MAPPER_RES","adc3644_4.bit_mapper_res","ADC3644_4.REG_1B","ADC4_REG_1B","adc3644_4.reg_1b","0x3400001B","8","0x00","0:3,1:4,2:5","3","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_4.REG_1B.OUT_20B_EN","ADC4_OUT_20B_EN","adc3644_4.out_20b_en","ADC3644_4.REG_1B","ADC4_REG_1B","adc3644_4.reg_1b","0x3400001B","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_1B.MAPPER_EN","ADC4_MAPPER_EN","adc3644_4.mapper_en","ADC3644_4.REG_1B","ADC4_REG_1B","adc3644_4.reg_1b","0x3400001B","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_1E.CMOS_DCLK_DEL","ADC4_CMOS_DCLK_DEL","adc3644_4.cmos_dclk_del","ADC3644_4.REG_1E","ADC4_REG_1E","adc3644_4.reg_1e","0x3400001E","8","0x00","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_4.REG_1F.TWO_X_DCLK","ADC4_TWO_X_DCLK","adc3644_4.two_x_dclk","ADC3644_4.REG_1F","ADC4_REG_1F","adc3644_4.reg_1f","0x3400001F","8","0x10","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_1F.DCLK_OB_EN","ADC4_DCLK_OB_EN","adc3644_4.dclk_ob_en","ADC3644_4.REG_1F","ADC4_REG_1F","adc3644_4.reg_1f","0x3400001F","8","0x10","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_1F.DCLKIN_EN_DUP","ADC4_DCLKIN_EN_DUP","adc3644_4.dclkin_en_dup","ADC3644_4.REG_1F","ADC4_REG_1F","adc3644_4.reg_1f","0x3400001F","8","0x10","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_1F.LOW_DR_EN","ADC4_LOW_DR_EN","adc3644_4.low_dr_en","ADC3644_4.REG_1F","ADC4_REG_1F","adc3644_4.reg_1f","0x3400001F","8","0x10","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_20.FCLK_PAT_7_0","ADC4_FCLK_PAT_7_0","adc3644_4.fclk_pat_7_0","ADC3644_4.REG_20","ADC4_REG_20","adc3644_4.reg_20","0x34000020","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_21.FCLK_PAT_15_8","ADC4_FCLK_PAT_15_8","adc3644_4.fclk_pat_15_8","ADC3644_4.REG_21","ADC4_REG_21","adc3644_4.reg_21","0x34000021","8","0xFC","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0xFC","0xFC","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_22.FCLK_PAT_19_16","ADC4_FCLK_PAT_19_16","adc3644_4.fclk_pat_19_16","ADC3644_4.REG_22","ADC4_REG_22","adc3644_4.reg_22","0x34000022","8","0x0F","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x0F","0x0F","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_24.DDC_EN","ADC4_DDC_EN","adc3644_4.ddc_en","ADC3644_4.REG_24","ADC4_REG_24","adc3644_4.reg_24","0x34000024","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_24.DIG_BYP","ADC4_DIG_BYP","adc3644_4.dig_byp","ADC3644_4.REG_24","ADC4_REG_24","adc3644_4.reg_24","0x34000024","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_24.DDC_MUX","ADC4_DDC_MUX","adc3644_4.ddc_mux","ADC3644_4.REG_24","ADC4_REG_24","adc3644_4.reg_24","0x34000024","8","0x00","0:3,1:4","3","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_4.REG_24.CH_AVG_EN","ADC4_CH_AVG_EN","adc3644_4.ch_avg_en","ADC3644_4.REG_24","ADC4_REG_24","adc3644_4.reg_24","0x34000024","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_25.MIX_PHASE","ADC4_MIX_PHASE","adc3644_4.mix_phase","ADC3644_4.REG_25","ADC4_REG_25","adc3644_4.reg_25","0x34000025","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_25.REAL_OUT","ADC4_REAL_OUT","adc3644_4.real_out","ADC3644_4.REG_25","ADC4_REG_25","adc3644_4.reg_25","0x34000025","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_25.DECIMATION","ADC4_DECIMATION","adc3644_4.decimation","ADC3644_4.REG_25","ADC4_REG_25","adc3644_4.reg_25","0x34000025","8","0x00","0:4,1:5,2:6","4","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_4.REG_25.DDC_MUX_EN","ADC4_DDC_MUX_EN","adc3644_4.ddc_mux_en","ADC3644_4.REG_25","ADC4_REG_25","adc3644_4.reg_25","0x34000025","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_26.FS_DIV_4_MIX_B","ADC4_FS_DIV_4_MIX_B","adc3644_4.fs_div_4_mix_b","ADC3644_4.REG_26","ADC4_REG_26","adc3644_4.reg_26","0x34000026","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_26.MIX_RES_B","ADC4_MIX_RES_B","adc3644_4.mix_res_b","ADC3644_4.REG_26","ADC4_REG_26","adc3644_4.reg_26","0x34000026","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_26.MIX_GAIN_B","ADC4_MIX_GAIN_B","adc3644_4.mix_gain_b","ADC3644_4.REG_26","ADC4_REG_26","adc3644_4.reg_26","0x34000026","8","0x00","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_4.REG_26.FS_DIV_4_MIX_A","ADC4_FS_DIV_4_MIX_A","adc3644_4.fs_div_4_mix_a","ADC3644_4.REG_26","ADC4_REG_26","adc3644_4.reg_26","0x34000026","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_26.MIX_RES_A","ADC4_MIX_RES_A","adc3644_4.mix_res_a","ADC3644_4.REG_26","ADC4_REG_26","adc3644_4.reg_26","0x34000026","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_26.MIX_GAIN_A","ADC4_MIX_GAIN_A","adc3644_4.mix_gain_a","ADC3644_4.REG_26","ADC4_REG_26","adc3644_4.reg_26","0x34000026","8","0x00","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_4.REG_27.FS_DIV_4_MIX_PH_A","ADC4_FS_DIV_4_MIX_PH_A","adc3644_4.fs_div_4_mix_ph_a","ADC3644_4.REG_27","ADC4_REG_27","adc3644_4.reg_27","0x34000027","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_27.Q_DEL_A","ADC4_Q_DEL_A","adc3644_4.q_del_a","ADC3644_4.REG_27","ADC4_REG_27","adc3644_4.reg_27","0x34000027","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_27.OP_ORDER_A","ADC4_OP_ORDER_A","adc3644_4.op_order_a","ADC3644_4.REG_27","ADC4_REG_27","adc3644_4.reg_27","0x34000027","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_2A.NCO_A_7_0","ADC4_NCO_A_7_0","adc3644_4.nco_a_7_0","ADC3644_4.REG_2A","ADC4_REG_2A","adc3644_4.reg_2a","0x3400002A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_2B.NCO_A_15_8","ADC4_NCO_A_15_8","adc3644_4.nco_a_15_8","ADC3644_4.REG_2B","ADC4_REG_2B","adc3644_4.reg_2b","0x3400002B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_2C.NCO_A_23_16","ADC4_NCO_A_23_16","adc3644_4.nco_a_23_16","ADC3644_4.REG_2C","ADC4_REG_2C","adc3644_4.reg_2c","0x3400002C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_2D.NCO_A_31_24","ADC4_NCO_A_31_24","adc3644_4.nco_a_31_24","ADC3644_4.REG_2D","ADC4_REG_2D","adc3644_4.reg_2d","0x3400002D","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_2E.FS_DIV_4_MIX_PH_B","ADC4_FS_DIV_4_MIX_PH_B","adc3644_4.fs_div_4_mix_ph_b","ADC3644_4.REG_2E","ADC4_REG_2E","adc3644_4.reg_2e","0x3400002E","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_2E.Q_DEL_B","ADC4_Q_DEL_B","adc3644_4.q_del_b","ADC3644_4.REG_2E","ADC4_REG_2E","adc3644_4.reg_2e","0x3400002E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_2E.OP_ORDER_B","ADC4_OP_ORDER_B","adc3644_4.op_order_b","ADC3644_4.REG_2E","ADC4_REG_2E","adc3644_4.reg_2e","0x3400002E","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_31.NCO_B_7_0","ADC4_NCO_B_7_0","adc3644_4.nco_b_7_0","ADC3644_4.REG_31","ADC4_REG_31","adc3644_4.reg_31","0x34000031","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_32.NCO_B_15_8","ADC4_NCO_B_15_8","adc3644_4.nco_b_15_8","ADC3644_4.REG_32","ADC4_REG_32","adc3644_4.reg_32","0x34000032","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_33.NCO_B_23_16","ADC4_NCO_B_23_16","adc3644_4.nco_b_23_16","ADC3644_4.REG_33","ADC4_REG_33","adc3644_4.reg_33","0x34000033","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_34.NCO_B_31_24","ADC4_NCO_B_31_24","adc3644_4.nco_b_31_24","ADC3644_4.REG_34","ADC4_REG_34","adc3644_4.reg_34","0x34000034","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_4.REG_8F.FORMAT_A","ADC4_FORMAT_A","adc3644_4.format_a","ADC3644_4.REG_8F","ADC4_REG_8F","adc3644_4.reg_8f","0x3400008F","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_4.REG_92.FORMAT_B","ADC4_FORMAT_B","adc3644_4.format_b","ADC3644_4.REG_92","ADC4_REG_92","adc3644_4.reg_92","0x34000092","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_00.RESET","ADC5_RESET","adc3644_5.reset","ADC3644_5.REG_00","ADC5_REG_00","adc3644_5.reg_00","0x38000000","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_07.OP_IF_SEL","ADC5_OP_IF_SEL","adc3644_5.op_if_sel","ADC3644_5.REG_07","ADC5_REG_07","adc3644_5.reg_07","0x38000007","8","0x00","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_5.REG_07.OP_IF_EN","ADC5_OP_IF_EN","adc3644_5.op_if_en","ADC3644_5.REG_07","ADC5_REG_07","adc3644_5.reg_07","0x38000007","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_07.OP_IF_MAPPER","ADC5_OP_IF_MAPPER","adc3644_5.op_if_mapper","ADC3644_5.REG_07","ADC5_REG_07","adc3644_5.reg_07","0x38000007","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_5.REG_08.PDN_GLOBAL","ADC5_PDN_GLOBAL","adc3644_5.pdn_global","ADC3644_5.REG_08","ADC5_REG_08","adc3644_5.reg_08","0x38000008","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_08.PDN_B","ADC5_PDN_B","adc3644_5.pdn_b","ADC3644_5.REG_08","ADC5_REG_08","adc3644_5.reg_08","0x38000008","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_08.PDN_A","ADC5_PDN_A","adc3644_5.pdn_a","ADC3644_5.REG_08","ADC5_REG_08","adc3644_5.reg_08","0x38000008","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_08.PDN_REFAMP","ADC5_PDN_REFAMP","adc3644_5.pdn_refamp","ADC3644_5.REG_08","ADC5_REG_08","adc3644_5.reg_08","0x38000008","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_08.PDN_CLKBUF","ADC5_PDN_CLKBUF","adc3644_5.pdn_clkbuf","ADC3644_5.REG_08","ADC5_REG_08","adc3644_5.reg_08","0x38000008","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_0A.CMOS_OB_DIS_A","ADC5_CMOS_OB_DIS_A","adc3644_5.cmos_ob_dis_a","ADC3644_5.REG_0A","ADC5_REG_0A","adc3644_5.reg_0a","0x3800000A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_0B.CMOS_OB_DIS_B","ADC5_CMOS_OB_DIS_B","adc3644_5.cmos_ob_dis_b","ADC3644_5.REG_0B","ADC5_REG_0B","adc3644_5.reg_0b","0x3800000B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_0C.CMOS_OB_DIS_C","ADC5_CMOS_OB_DIS_C","adc3644_5.cmos_ob_dis_c","ADC3644_5.REG_0C","ADC5_REG_0C","adc3644_5.reg_0c","0x3800000C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_0D_PDN_GLOBAL_MASK.MASK_BG_DIS","ADC5_MASK_BG_DIS","adc3644_5.mask_bg_dis","ADC3644_5.REG_0D_PDN_GLOBAL_MASK","ADC5_REG_0D_PDN_GLOBAL_MASK","adc3644_5.reg_0d_pdn_global_mask","0x3800000D","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_0D_PDN_GLOBAL_MASK.MASK_REFAMP","ADC5_MASK_REFAMP","adc3644_5.mask_refamp","ADC3644_5.REG_0D_PDN_GLOBAL_MASK","ADC5_REG_0D_PDN_GLOBAL_MASK","adc3644_5.reg_0d_pdn_global_mask","0x3800000D","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_0D_PDN_GLOBAL_MASK.MASK_CLKBUF","ADC5_MASK_CLKBUF","adc3644_5.mask_clkbuf","ADC3644_5.REG_0D_PDN_GLOBAL_MASK","ADC5_REG_0D_PDN_GLOBAL_MASK","adc3644_5.reg_0d_pdn_global_mask","0x3800000D","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_0E.SE_CLK_EN","ADC5_SE_CLK_EN","adc3644_5.se_clk_en","ADC3644_5.REG_0E","ADC5_REG_0E","adc3644_5.reg_0e","0x3800000E","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_0E.REF_SEL","ADC5_REF_SEL","adc3644_5.ref_sel","ADC3644_5.REG_0E","ADC5_REG_0E","adc3644_5.reg_0e","0x3800000E","8","0x00","0:1,1:2","1","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_5.REG_0E.REF_CTL","ADC5_REF_CTL","adc3644_5.ref_ctl","ADC3644_5.REG_0E","ADC5_REG_0E","adc3644_5.reg_0e","0x3800000E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_0E.SPI_SYNC_EN","ADC5_SPI_SYNC_EN","adc3644_5.spi_sync_en","ADC3644_5.REG_0E","ADC5_REG_0E","adc3644_5.reg_0e","0x3800000E","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_0E.SPI_SYNC","ADC5_SPI_SYNC","adc3644_5.spi_sync","ADC3644_5.REG_0E","ADC5_REG_0E","adc3644_5.reg_0e","0x3800000E","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_0E.SYNC_PIN_EN","ADC5_SYNC_PIN_EN","adc3644_5.sync_pin_en","ADC3644_5.REG_0E","ADC5_REG_0E","adc3644_5.reg_0e","0x3800000E","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_11.SE_B","ADC5_SE_B","adc3644_5.se_b","ADC3644_5.REG_11","ADC5_REG_11","adc3644_5.reg_11","0x38000011","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_11.SE_A","ADC5_SE_A","adc3644_5.se_a","ADC3644_5.REG_11","ADC5_REG_11","adc3644_5.reg_11","0x38000011","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_13.E_FUSE_LD","ADC5_E_FUSE_LD","adc3644_5.e_fuse_ld","ADC3644_5.REG_13","ADC5_REG_13","adc3644_5.reg_13","0x38000013","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_14.CUSTOM_PAT_7_0","ADC5_CUSTOM_PAT_7_0","adc3644_5.custom_pat_7_0","ADC3644_5.REG_14","ADC5_REG_14","adc3644_5.reg_14","0x38000014","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_15.CUSTOM_PAT_15_8","ADC5_CUSTOM_PAT_15_8","adc3644_5.custom_pat_15_8","ADC3644_5.REG_15","ADC5_REG_15","adc3644_5.reg_15","0x38000015","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_16.CUSTOM_PAT_17_16","ADC5_CUSTOM_PAT_17_16","adc3644_5.custom_pat_17_16","ADC3644_5.REG_16","ADC5_REG_16","adc3644_5.reg_16","0x38000016","8","0x00","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_5.REG_16.TEST_PAT_A","ADC5_TEST_PAT_A","adc3644_5.test_pat_a","ADC3644_5.REG_16","ADC5_REG_16","adc3644_5.reg_16","0x38000016","8","0x00","0:2,1:3,2:4","2","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_5.REG_16.TEST_PAT_B","ADC5_TEST_PAT_B","adc3644_5.test_pat_b","ADC3644_5.REG_16","ADC5_REG_16","adc3644_5.reg_16","0x38000016","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_5.REG_18.DCLKIN_EN","ADC5_DCLKIN_EN","adc3644_5.dclkin_en","ADC3644_5.REG_18","ADC5_REG_18","adc3644_5.reg_18","0x38000018","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_19.TOG_FCLK","ADC5_TOG_FCLK","adc3644_5.tog_fclk","ADC3644_5.REG_19","ADC5_REG_19","adc3644_5.reg_19","0x38000019","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_19.FCLK_EN","ADC5_FCLK_EN","adc3644_5.fclk_en","ADC3644_5.REG_19","ADC5_REG_19","adc3644_5.reg_19","0x38000019","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_19.FCLK_DIV","ADC5_FCLK_DIV","adc3644_5.fclk_div","ADC3644_5.REG_19","ADC5_REG_19","adc3644_5.reg_19","0x38000019","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_19.FCLK_SRC","ADC5_FCLK_SRC","adc3644_5.fclk_src","ADC3644_5.REG_19","ADC5_REG_19","adc3644_5.reg_19","0x38000019","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_1B.BIT_MAPPER_RES","ADC5_BIT_MAPPER_RES","adc3644_5.bit_mapper_res","ADC3644_5.REG_1B","ADC5_REG_1B","adc3644_5.reg_1b","0x3800001B","8","0x00","0:3,1:4,2:5","3","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_5.REG_1B.OUT_20B_EN","ADC5_OUT_20B_EN","adc3644_5.out_20b_en","ADC3644_5.REG_1B","ADC5_REG_1B","adc3644_5.reg_1b","0x3800001B","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_1B.MAPPER_EN","ADC5_MAPPER_EN","adc3644_5.mapper_en","ADC3644_5.REG_1B","ADC5_REG_1B","adc3644_5.reg_1b","0x3800001B","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_1E.CMOS_DCLK_DEL","ADC5_CMOS_DCLK_DEL","adc3644_5.cmos_dclk_del","ADC3644_5.REG_1E","ADC5_REG_1E","adc3644_5.reg_1e","0x3800001E","8","0x00","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_5.REG_1F.TWO_X_DCLK","ADC5_TWO_X_DCLK","adc3644_5.two_x_dclk","ADC3644_5.REG_1F","ADC5_REG_1F","adc3644_5.reg_1f","0x3800001F","8","0x10","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_1F.DCLK_OB_EN","ADC5_DCLK_OB_EN","adc3644_5.dclk_ob_en","ADC3644_5.REG_1F","ADC5_REG_1F","adc3644_5.reg_1f","0x3800001F","8","0x10","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_1F.DCLKIN_EN_DUP","ADC5_DCLKIN_EN_DUP","adc3644_5.dclkin_en_dup","ADC3644_5.REG_1F","ADC5_REG_1F","adc3644_5.reg_1f","0x3800001F","8","0x10","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_1F.LOW_DR_EN","ADC5_LOW_DR_EN","adc3644_5.low_dr_en","ADC3644_5.REG_1F","ADC5_REG_1F","adc3644_5.reg_1f","0x3800001F","8","0x10","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_20.FCLK_PAT_7_0","ADC5_FCLK_PAT_7_0","adc3644_5.fclk_pat_7_0","ADC3644_5.REG_20","ADC5_REG_20","adc3644_5.reg_20","0x38000020","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_21.FCLK_PAT_15_8","ADC5_FCLK_PAT_15_8","adc3644_5.fclk_pat_15_8","ADC3644_5.REG_21","ADC5_REG_21","adc3644_5.reg_21","0x38000021","8","0xFC","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0xFC","0xFC","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_22.FCLK_PAT_19_16","ADC5_FCLK_PAT_19_16","adc3644_5.fclk_pat_19_16","ADC3644_5.REG_22","ADC5_REG_22","adc3644_5.reg_22","0x38000022","8","0x0F","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x0F","0x0F","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_24.DDC_EN","ADC5_DDC_EN","adc3644_5.ddc_en","ADC3644_5.REG_24","ADC5_REG_24","adc3644_5.reg_24","0x38000024","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_24.DIG_BYP","ADC5_DIG_BYP","adc3644_5.dig_byp","ADC3644_5.REG_24","ADC5_REG_24","adc3644_5.reg_24","0x38000024","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_24.DDC_MUX","ADC5_DDC_MUX","adc3644_5.ddc_mux","ADC3644_5.REG_24","ADC5_REG_24","adc3644_5.reg_24","0x38000024","8","0x00","0:3,1:4","3","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_5.REG_24.CH_AVG_EN","ADC5_CH_AVG_EN","adc3644_5.ch_avg_en","ADC3644_5.REG_24","ADC5_REG_24","adc3644_5.reg_24","0x38000024","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_25.MIX_PHASE","ADC5_MIX_PHASE","adc3644_5.mix_phase","ADC3644_5.REG_25","ADC5_REG_25","adc3644_5.reg_25","0x38000025","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_25.REAL_OUT","ADC5_REAL_OUT","adc3644_5.real_out","ADC3644_5.REG_25","ADC5_REG_25","adc3644_5.reg_25","0x38000025","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_25.DECIMATION","ADC5_DECIMATION","adc3644_5.decimation","ADC3644_5.REG_25","ADC5_REG_25","adc3644_5.reg_25","0x38000025","8","0x00","0:4,1:5,2:6","4","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_5.REG_25.DDC_MUX_EN","ADC5_DDC_MUX_EN","adc3644_5.ddc_mux_en","ADC3644_5.REG_25","ADC5_REG_25","adc3644_5.reg_25","0x38000025","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_26.FS_DIV_4_MIX_B","ADC5_FS_DIV_4_MIX_B","adc3644_5.fs_div_4_mix_b","ADC3644_5.REG_26","ADC5_REG_26","adc3644_5.reg_26","0x38000026","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_26.MIX_RES_B","ADC5_MIX_RES_B","adc3644_5.mix_res_b","ADC3644_5.REG_26","ADC5_REG_26","adc3644_5.reg_26","0x38000026","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_26.MIX_GAIN_B","ADC5_MIX_GAIN_B","adc3644_5.mix_gain_b","ADC3644_5.REG_26","ADC5_REG_26","adc3644_5.reg_26","0x38000026","8","0x00","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_5.REG_26.FS_DIV_4_MIX_A","ADC5_FS_DIV_4_MIX_A","adc3644_5.fs_div_4_mix_a","ADC3644_5.REG_26","ADC5_REG_26","adc3644_5.reg_26","0x38000026","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_26.MIX_RES_A","ADC5_MIX_RES_A","adc3644_5.mix_res_a","ADC3644_5.REG_26","ADC5_REG_26","adc3644_5.reg_26","0x38000026","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_26.MIX_GAIN_A","ADC5_MIX_GAIN_A","adc3644_5.mix_gain_a","ADC3644_5.REG_26","ADC5_REG_26","adc3644_5.reg_26","0x38000026","8","0x00","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_5.REG_27.FS_DIV_4_MIX_PH_A","ADC5_FS_DIV_4_MIX_PH_A","adc3644_5.fs_div_4_mix_ph_a","ADC3644_5.REG_27","ADC5_REG_27","adc3644_5.reg_27","0x38000027","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_27.Q_DEL_A","ADC5_Q_DEL_A","adc3644_5.q_del_a","ADC3644_5.REG_27","ADC5_REG_27","adc3644_5.reg_27","0x38000027","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_27.OP_ORDER_A","ADC5_OP_ORDER_A","adc3644_5.op_order_a","ADC3644_5.REG_27","ADC5_REG_27","adc3644_5.reg_27","0x38000027","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_2A.NCO_A_7_0","ADC5_NCO_A_7_0","adc3644_5.nco_a_7_0","ADC3644_5.REG_2A","ADC5_REG_2A","adc3644_5.reg_2a","0x3800002A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_2B.NCO_A_15_8","ADC5_NCO_A_15_8","adc3644_5.nco_a_15_8","ADC3644_5.REG_2B","ADC5_REG_2B","adc3644_5.reg_2b","0x3800002B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_2C.NCO_A_23_16","ADC5_NCO_A_23_16","adc3644_5.nco_a_23_16","ADC3644_5.REG_2C","ADC5_REG_2C","adc3644_5.reg_2c","0x3800002C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_2D.NCO_A_31_24","ADC5_NCO_A_31_24","adc3644_5.nco_a_31_24","ADC3644_5.REG_2D","ADC5_REG_2D","adc3644_5.reg_2d","0x3800002D","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_2E.FS_DIV_4_MIX_PH_B","ADC5_FS_DIV_4_MIX_PH_B","adc3644_5.fs_div_4_mix_ph_b","ADC3644_5.REG_2E","ADC5_REG_2E","adc3644_5.reg_2e","0x3800002E","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_2E.Q_DEL_B","ADC5_Q_DEL_B","adc3644_5.q_del_b","ADC3644_5.REG_2E","ADC5_REG_2E","adc3644_5.reg_2e","0x3800002E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_2E.OP_ORDER_B","ADC5_OP_ORDER_B","adc3644_5.op_order_b","ADC3644_5.REG_2E","ADC5_REG_2E","adc3644_5.reg_2e","0x3800002E","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_31.NCO_B_7_0","ADC5_NCO_B_7_0","adc3644_5.nco_b_7_0","ADC3644_5.REG_31","ADC5_REG_31","adc3644_5.reg_31","0x38000031","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_32.NCO_B_15_8","ADC5_NCO_B_15_8","adc3644_5.nco_b_15_8","ADC3644_5.REG_32","ADC5_REG_32","adc3644_5.reg_32","0x38000032","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_33.NCO_B_23_16","ADC5_NCO_B_23_16","adc3644_5.nco_b_23_16","ADC3644_5.REG_33","ADC5_REG_33","adc3644_5.reg_33","0x38000033","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_34.NCO_B_31_24","ADC5_NCO_B_31_24","adc3644_5.nco_b_31_24","ADC3644_5.REG_34","ADC5_REG_34","adc3644_5.reg_34","0x38000034","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_5.REG_8F.FORMAT_A","ADC5_FORMAT_A","adc3644_5.format_a","ADC3644_5.REG_8F","ADC5_REG_8F","adc3644_5.reg_8f","0x3800008F","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_5.REG_92.FORMAT_B","ADC5_FORMAT_B","adc3644_5.format_b","ADC3644_5.REG_92","ADC5_REG_92","adc3644_5.reg_92","0x38000092","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_00.RESET","SPARE_ADC_RESET","adc3644_spare.reset","ADC3644_SPARE.REG_00","SPARE_ADC_REG_00","adc3644_spare.reg_00","0x3C000000","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_07.OP_IF_SEL","SPARE_ADC_OP_IF_SEL","adc3644_spare.op_if_sel","ADC3644_SPARE.REG_07","SPARE_ADC_REG_07","adc3644_spare.reg_07","0x3C000007","8","0x00","0:0,1:1,2:2","0","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_SPARE.REG_07.OP_IF_EN","SPARE_ADC_OP_IF_EN","adc3644_spare.op_if_en","ADC3644_SPARE.REG_07","SPARE_ADC_REG_07","adc3644_spare.reg_07","0x3C000007","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_07.OP_IF_MAPPER","SPARE_ADC_OP_IF_MAPPER","adc3644_spare.op_if_mapper","ADC3644_SPARE.REG_07","SPARE_ADC_REG_07","adc3644_spare.reg_07","0x3C000007","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_SPARE.REG_08.PDN_GLOBAL","SPARE_ADC_PDN_GLOBAL","adc3644_spare.pdn_global","ADC3644_SPARE.REG_08","SPARE_ADC_REG_08","adc3644_spare.reg_08","0x3C000008","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_08.PDN_B","SPARE_ADC_PDN_B","adc3644_spare.pdn_b","ADC3644_SPARE.REG_08","SPARE_ADC_REG_08","adc3644_spare.reg_08","0x3C000008","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_08.PDN_A","SPARE_ADC_PDN_A","adc3644_spare.pdn_a","ADC3644_SPARE.REG_08","SPARE_ADC_REG_08","adc3644_spare.reg_08","0x3C000008","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_08.PDN_REFAMP","SPARE_ADC_PDN_REFAMP","adc3644_spare.pdn_refamp","ADC3644_SPARE.REG_08","SPARE_ADC_REG_08","adc3644_spare.reg_08","0x3C000008","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_08.PDN_CLKBUF","SPARE_ADC_PDN_CLKBUF","adc3644_spare.pdn_clkbuf","ADC3644_SPARE.REG_08","SPARE_ADC_REG_08","adc3644_spare.reg_08","0x3C000008","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_0A.CMOS_OB_DIS_A","SPARE_ADC_CMOS_OB_DIS_A","adc3644_spare.cmos_ob_dis_a","ADC3644_SPARE.REG_0A","SPARE_ADC_REG_0A","adc3644_spare.reg_0a","0x3C00000A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_0B.CMOS_OB_DIS_B","SPARE_ADC_CMOS_OB_DIS_B","adc3644_spare.cmos_ob_dis_b","ADC3644_SPARE.REG_0B","SPARE_ADC_REG_0B","adc3644_spare.reg_0b","0x3C00000B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_0C.CMOS_OB_DIS_C","SPARE_ADC_CMOS_OB_DIS_C","adc3644_spare.cmos_ob_dis_c","ADC3644_SPARE.REG_0C","SPARE_ADC_REG_0C","adc3644_spare.reg_0c","0x3C00000C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_0D_PDN_GLOBAL_MASK.MASK_BG_DIS","SPARE_ADC_MASK_BG_DIS","adc3644_spare.mask_bg_dis","ADC3644_SPARE.REG_0D_PDN_GLOBAL_MASK","SPARE_ADC_REG_0D_PDN_GLOBAL_MASK","adc3644_spare.reg_0d_pdn_global_mask","0x3C00000D","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_0D_PDN_GLOBAL_MASK.MASK_REFAMP","SPARE_ADC_MASK_REFAMP","adc3644_spare.mask_refamp","ADC3644_SPARE.REG_0D_PDN_GLOBAL_MASK","SPARE_ADC_REG_0D_PDN_GLOBAL_MASK","adc3644_spare.reg_0d_pdn_global_mask","0x3C00000D","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_0D_PDN_GLOBAL_MASK.MASK_CLKBUF","SPARE_ADC_MASK_CLKBUF","adc3644_spare.mask_clkbuf","ADC3644_SPARE.REG_0D_PDN_GLOBAL_MASK","SPARE_ADC_REG_0D_PDN_GLOBAL_MASK","adc3644_spare.reg_0d_pdn_global_mask","0x3C00000D","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_0E.SE_CLK_EN","SPARE_ADC_SE_CLK_EN","adc3644_spare.se_clk_en","ADC3644_SPARE.REG_0E","SPARE_ADC_REG_0E","adc3644_spare.reg_0e","0x3C00000E","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_0E.REF_SEL","SPARE_ADC_REF_SEL","adc3644_spare.ref_sel","ADC3644_SPARE.REG_0E","SPARE_ADC_REG_0E","adc3644_spare.reg_0e","0x3C00000E","8","0x00","0:1,1:2","1","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_SPARE.REG_0E.REF_CTL","SPARE_ADC_REF_CTL","adc3644_spare.ref_ctl","ADC3644_SPARE.REG_0E","SPARE_ADC_REG_0E","adc3644_spare.reg_0e","0x3C00000E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_0E.SPI_SYNC_EN","SPARE_ADC_SPI_SYNC_EN","adc3644_spare.spi_sync_en","ADC3644_SPARE.REG_0E","SPARE_ADC_REG_0E","adc3644_spare.reg_0e","0x3C00000E","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_0E.SPI_SYNC","SPARE_ADC_SPI_SYNC","adc3644_spare.spi_sync","ADC3644_SPARE.REG_0E","SPARE_ADC_REG_0E","adc3644_spare.reg_0e","0x3C00000E","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_0E.SYNC_PIN_EN","SPARE_ADC_SYNC_PIN_EN","adc3644_spare.sync_pin_en","ADC3644_SPARE.REG_0E","SPARE_ADC_REG_0E","adc3644_spare.reg_0e","0x3C00000E","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_11.SE_B","SPARE_ADC_SE_B","adc3644_spare.se_b","ADC3644_SPARE.REG_11","SPARE_ADC_REG_11","adc3644_spare.reg_11","0x3C000011","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_11.SE_A","SPARE_ADC_SE_A","adc3644_spare.se_a","ADC3644_SPARE.REG_11","SPARE_ADC_REG_11","adc3644_spare.reg_11","0x3C000011","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_13.E_FUSE_LD","SPARE_ADC_E_FUSE_LD","adc3644_spare.e_fuse_ld","ADC3644_SPARE.REG_13","SPARE_ADC_REG_13","adc3644_spare.reg_13","0x3C000013","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_14.CUSTOM_PAT_7_0","SPARE_ADC_CUSTOM_PAT_7_0","adc3644_spare.custom_pat_7_0","ADC3644_SPARE.REG_14","SPARE_ADC_REG_14","adc3644_spare.reg_14","0x3C000014","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_15.CUSTOM_PAT_15_8","SPARE_ADC_CUSTOM_PAT_15_8","adc3644_spare.custom_pat_15_8","ADC3644_SPARE.REG_15","SPARE_ADC_REG_15","adc3644_spare.reg_15","0x3C000015","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_16.CUSTOM_PAT_17_16","SPARE_ADC_CUSTOM_PAT_17_16","adc3644_spare.custom_pat_17_16","ADC3644_SPARE.REG_16","SPARE_ADC_REG_16","adc3644_spare.reg_16","0x3C000016","8","0x00","0:0,1:1","0","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_SPARE.REG_16.TEST_PAT_A","SPARE_ADC_TEST_PAT_A","adc3644_spare.test_pat_a","ADC3644_SPARE.REG_16","SPARE_ADC_REG_16","adc3644_spare.reg_16","0x3C000016","8","0x00","0:2,1:3,2:4","2","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_SPARE.REG_16.TEST_PAT_B","SPARE_ADC_TEST_PAT_B","adc3644_spare.test_pat_b","ADC3644_SPARE.REG_16","SPARE_ADC_REG_16","adc3644_spare.reg_16","0x3C000016","8","0x00","0:5,1:6,2:7","5","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_SPARE.REG_18.DCLKIN_EN","SPARE_ADC_DCLKIN_EN","adc3644_spare.dclkin_en","ADC3644_SPARE.REG_18","SPARE_ADC_REG_18","adc3644_spare.reg_18","0x3C000018","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_19.TOG_FCLK","SPARE_ADC_TOG_FCLK","adc3644_spare.tog_fclk","ADC3644_SPARE.REG_19","SPARE_ADC_REG_19","adc3644_spare.reg_19","0x3C000019","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_19.FCLK_EN","SPARE_ADC_FCLK_EN","adc3644_spare.fclk_en","ADC3644_SPARE.REG_19","SPARE_ADC_REG_19","adc3644_spare.reg_19","0x3C000019","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_19.FCLK_DIV","SPARE_ADC_FCLK_DIV","adc3644_spare.fclk_div","ADC3644_SPARE.REG_19","SPARE_ADC_REG_19","adc3644_spare.reg_19","0x3C000019","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_19.FCLK_SRC","SPARE_ADC_FCLK_SRC","adc3644_spare.fclk_src","ADC3644_SPARE.REG_19","SPARE_ADC_REG_19","adc3644_spare.reg_19","0x3C000019","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_1B.BIT_MAPPER_RES","SPARE_ADC_BIT_MAPPER_RES","adc3644_spare.bit_mapper_res","ADC3644_SPARE.REG_1B","SPARE_ADC_REG_1B","adc3644_spare.reg_1b","0x3C00001B","8","0x00","0:3,1:4,2:5","3","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_SPARE.REG_1B.OUT_20B_EN","SPARE_ADC_OUT_20B_EN","adc3644_spare.out_20b_en","ADC3644_SPARE.REG_1B","SPARE_ADC_REG_1B","adc3644_spare.reg_1b","0x3C00001B","8","0x00","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_1B.MAPPER_EN","SPARE_ADC_MAPPER_EN","adc3644_spare.mapper_en","ADC3644_SPARE.REG_1B","SPARE_ADC_REG_1B","adc3644_spare.reg_1b","0x3C00001B","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_1E.CMOS_DCLK_DEL","SPARE_ADC_CMOS_DCLK_DEL","adc3644_spare.cmos_dclk_del","ADC3644_SPARE.REG_1E","SPARE_ADC_REG_1E","adc3644_spare.reg_1e","0x3C00001E","8","0x00","0:4,1:5","4","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_SPARE.REG_1F.TWO_X_DCLK","SPARE_ADC_TWO_X_DCLK","adc3644_spare.two_x_dclk","ADC3644_SPARE.REG_1F","SPARE_ADC_REG_1F","adc3644_spare.reg_1f","0x3C00001F","8","0x10","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_1F.DCLK_OB_EN","SPARE_ADC_DCLK_OB_EN","adc3644_spare.dclk_ob_en","ADC3644_SPARE.REG_1F","SPARE_ADC_REG_1F","adc3644_spare.reg_1f","0x3C00001F","8","0x10","0:4","4","1","RW","0x1","0x1","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_1F.DCLKIN_EN_DUP","SPARE_ADC_DCLKIN_EN_DUP","adc3644_spare.dclkin_en_dup","ADC3644_SPARE.REG_1F","SPARE_ADC_REG_1F","adc3644_spare.reg_1f","0x3C00001F","8","0x10","0:6","6","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_1F.LOW_DR_EN","SPARE_ADC_LOW_DR_EN","adc3644_spare.low_dr_en","ADC3644_SPARE.REG_1F","SPARE_ADC_REG_1F","adc3644_spare.reg_1f","0x3C00001F","8","0x10","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_20.FCLK_PAT_7_0","SPARE_ADC_FCLK_PAT_7_0","adc3644_spare.fclk_pat_7_0","ADC3644_SPARE.REG_20","SPARE_ADC_REG_20","adc3644_spare.reg_20","0x3C000020","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_21.FCLK_PAT_15_8","SPARE_ADC_FCLK_PAT_15_8","adc3644_spare.fclk_pat_15_8","ADC3644_SPARE.REG_21","SPARE_ADC_REG_21","adc3644_spare.reg_21","0x3C000021","8","0xFC","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0xFC","0xFC","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_22.FCLK_PAT_19_16","SPARE_ADC_FCLK_PAT_19_16","adc3644_spare.fclk_pat_19_16","ADC3644_SPARE.REG_22","SPARE_ADC_REG_22","adc3644_spare.reg_22","0x3C000022","8","0x0F","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x0F","0x0F","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_24.DDC_EN","SPARE_ADC_DDC_EN","adc3644_spare.ddc_en","ADC3644_SPARE.REG_24","SPARE_ADC_REG_24","adc3644_spare.reg_24","0x3C000024","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_24.DIG_BYP","SPARE_ADC_DIG_BYP","adc3644_spare.dig_byp","ADC3644_SPARE.REG_24","SPARE_ADC_REG_24","adc3644_spare.reg_24","0x3C000024","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_24.DDC_MUX","SPARE_ADC_DDC_MUX","adc3644_spare.ddc_mux","ADC3644_SPARE.REG_24","SPARE_ADC_REG_24","adc3644_spare.reg_24","0x3C000024","8","0x00","0:3,1:4","3","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_SPARE.REG_24.CH_AVG_EN","SPARE_ADC_CH_AVG_EN","adc3644_spare.ch_avg_en","ADC3644_SPARE.REG_24","SPARE_ADC_REG_24","adc3644_spare.reg_24","0x3C000024","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_25.MIX_PHASE","SPARE_ADC_MIX_PHASE","adc3644_spare.mix_phase","ADC3644_SPARE.REG_25","SPARE_ADC_REG_25","adc3644_spare.reg_25","0x3C000025","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_25.REAL_OUT","SPARE_ADC_REAL_OUT","adc3644_spare.real_out","ADC3644_SPARE.REG_25","SPARE_ADC_REG_25","adc3644_spare.reg_25","0x3C000025","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_25.DECIMATION","SPARE_ADC_DECIMATION","adc3644_spare.decimation","ADC3644_SPARE.REG_25","SPARE_ADC_REG_25","adc3644_spare.reg_25","0x3C000025","8","0x00","0:4,1:5,2:6","4","3","RW","0x0","0x0","Y","none","N","U3.0","N","internal: true",""
"ADC3644_SPARE.REG_25.DDC_MUX_EN","SPARE_ADC_DDC_MUX_EN","adc3644_spare.ddc_mux_en","ADC3644_SPARE.REG_25","SPARE_ADC_REG_25","adc3644_spare.reg_25","0x3C000025","8","0x00","0:7","7","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_26.FS_DIV_4_MIX_B","SPARE_ADC_FS_DIV_4_MIX_B","adc3644_spare.fs_div_4_mix_b","ADC3644_SPARE.REG_26","SPARE_ADC_REG_26","adc3644_spare.reg_26","0x3C000026","8","0x00","0:0","0","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_26.MIX_RES_B","SPARE_ADC_MIX_RES_B","adc3644_spare.mix_res_b","ADC3644_SPARE.REG_26","SPARE_ADC_REG_26","adc3644_spare.reg_26","0x3C000026","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_26.MIX_GAIN_B","SPARE_ADC_MIX_GAIN_B","adc3644_spare.mix_gain_b","ADC3644_SPARE.REG_26","SPARE_ADC_REG_26","adc3644_spare.reg_26","0x3C000026","8","0x00","0:2,1:3","2","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_SPARE.REG_26.FS_DIV_4_MIX_A","SPARE_ADC_FS_DIV_4_MIX_A","adc3644_spare.fs_div_4_mix_a","ADC3644_SPARE.REG_26","SPARE_ADC_REG_26","adc3644_spare.reg_26","0x3C000026","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_26.MIX_RES_A","SPARE_ADC_MIX_RES_A","adc3644_spare.mix_res_a","ADC3644_SPARE.REG_26","SPARE_ADC_REG_26","adc3644_spare.reg_26","0x3C000026","8","0x00","0:5","5","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_26.MIX_GAIN_A","SPARE_ADC_MIX_GAIN_A","adc3644_spare.mix_gain_a","ADC3644_SPARE.REG_26","SPARE_ADC_REG_26","adc3644_spare.reg_26","0x3C000026","8","0x00","0:6,1:7","6","2","RW","0x0","0x0","Y","none","N","U2.0","N","internal: true",""
"ADC3644_SPARE.REG_27.FS_DIV_4_MIX_PH_A","SPARE_ADC_FS_DIV_4_MIX_PH_A","adc3644_spare.fs_div_4_mix_ph_a","ADC3644_SPARE.REG_27","SPARE_ADC_REG_27","adc3644_spare.reg_27","0x3C000027","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_27.Q_DEL_A","SPARE_ADC_Q_DEL_A","adc3644_spare.q_del_a","ADC3644_SPARE.REG_27","SPARE_ADC_REG_27","adc3644_spare.reg_27","0x3C000027","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_27.OP_ORDER_A","SPARE_ADC_OP_ORDER_A","adc3644_spare.op_order_a","ADC3644_SPARE.REG_27","SPARE_ADC_REG_27","adc3644_spare.reg_27","0x3C000027","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_2A.NCO_A_7_0","SPARE_ADC_NCO_A_7_0","adc3644_spare.nco_a_7_0","ADC3644_SPARE.REG_2A","SPARE_ADC_REG_2A","adc3644_spare.reg_2a","0x3C00002A","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_2B.NCO_A_15_8","SPARE_ADC_NCO_A_15_8","adc3644_spare.nco_a_15_8","ADC3644_SPARE.REG_2B","SPARE_ADC_REG_2B","adc3644_spare.reg_2b","0x3C00002B","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_2C.NCO_A_23_16","SPARE_ADC_NCO_A_23_16","adc3644_spare.nco_a_23_16","ADC3644_SPARE.REG_2C","SPARE_ADC_REG_2C","adc3644_spare.reg_2c","0x3C00002C","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_2D.NCO_A_31_24","SPARE_ADC_NCO_A_31_24","adc3644_spare.nco_a_31_24","ADC3644_SPARE.REG_2D","SPARE_ADC_REG_2D","adc3644_spare.reg_2d","0x3C00002D","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_2E.FS_DIV_4_MIX_PH_B","SPARE_ADC_FS_DIV_4_MIX_PH_B","adc3644_spare.fs_div_4_mix_ph_b","ADC3644_SPARE.REG_2E","SPARE_ADC_REG_2E","adc3644_spare.reg_2e","0x3C00002E","8","0x00","0:2","2","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_2E.Q_DEL_B","SPARE_ADC_Q_DEL_B","adc3644_spare.q_del_b","ADC3644_SPARE.REG_2E","SPARE_ADC_REG_2E","adc3644_spare.reg_2e","0x3C00002E","8","0x00","0:3","3","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_2E.OP_ORDER_B","SPARE_ADC_OP_ORDER_B","adc3644_spare.op_order_b","ADC3644_SPARE.REG_2E","SPARE_ADC_REG_2E","adc3644_spare.reg_2e","0x3C00002E","8","0x00","0:4","4","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_31.NCO_B_7_0","SPARE_ADC_NCO_B_7_0","adc3644_spare.nco_b_7_0","ADC3644_SPARE.REG_31","SPARE_ADC_REG_31","adc3644_spare.reg_31","0x3C000031","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_32.NCO_B_15_8","SPARE_ADC_NCO_B_15_8","adc3644_spare.nco_b_15_8","ADC3644_SPARE.REG_32","SPARE_ADC_REG_32","adc3644_spare.reg_32","0x3C000032","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_33.NCO_B_23_16","SPARE_ADC_NCO_B_23_16","adc3644_spare.nco_b_23_16","ADC3644_SPARE.REG_33","SPARE_ADC_REG_33","adc3644_spare.reg_33","0x3C000033","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_34.NCO_B_31_24","SPARE_ADC_NCO_B_31_24","adc3644_spare.nco_b_31_24","ADC3644_SPARE.REG_34","SPARE_ADC_REG_34","adc3644_spare.reg_34","0x3C000034","8","0x00","0:0,1:1,2:2,3:3,4:4,5:5,6:6,7:7","0","8","RW","0x00","0x00","Y","none","N","U8.0","N","internal: true",""
"ADC3644_SPARE.REG_8F.FORMAT_A","SPARE_ADC_FORMAT_A","adc3644_spare.format_a","ADC3644_SPARE.REG_8F","SPARE_ADC_REG_8F","adc3644_spare.reg_8f","0x3C00008F","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
"ADC3644_SPARE.REG_92.FORMAT_B","SPARE_ADC_FORMAT_B","adc3644_spare.format_b","ADC3644_SPARE.REG_92","SPARE_ADC_REG_92","adc3644_spare.reg_92","0x3C000092","8","0x00","0:1","1","1","RW","0x0","0x0","Y","none","N","U1.0","N","internal: true",""
