{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1605871625485 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1605871625492 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 20 12:27:05 2020 " "Processing started: Fri Nov 20 12:27:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1605871625492 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1605871625492 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1605871625493 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1605871625916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgeerling/ppu/VHDL/counter-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/tgeerling/ppu/VHDL/counter-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioural " "Found design unit 1: counter-behavioural" {  } { { "../VHDL/counter-behaviour.vhd" "" { Text "/home/tgeerling/ppu/VHDL/counter-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871626846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871626846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgeerling/ppu/VHDL/counter.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/tgeerling/ppu/VHDL/counter.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../VHDL/counter.vhd" "" { Text "/home/tgeerling/ppu/VHDL/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871626906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871626906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgeerling/ppu/VHDL/simple_vga-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/tgeerling/ppu/VHDL/simple_vga-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_vga-strucural " "Found design unit 1: simple_vga-strucural" {  } { { "../VHDL/simple_vga-behaviour.vhd" "" { Text "/home/tgeerling/ppu/VHDL/simple_vga-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871626941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871626941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgeerling/ppu/VHDL/simple_vga.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/tgeerling/ppu/VHDL/simple_vga.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 simple_vga " "Found entity 1: simple_vga" {  } { { "../VHDL/simple_vga.vhd" "" { Text "/home/tgeerling/ppu/VHDL/simple_vga.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871626977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871626977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgeerling/ppu/VHDL/vga_driver-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/tgeerling/ppu/VHDL/vga_driver-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_driver-behavioural " "Found design unit 1: vga_driver-behavioural" {  } { { "../VHDL/vga_driver-behaviour.vhd" "" { Text "/home/tgeerling/ppu/VHDL/vga_driver-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871627015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871627015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/tgeerling/ppu/VHDL/vga_driver.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /home/tgeerling/ppu/VHDL/vga_driver.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "../VHDL/vga_driver.vhd" "" { Text "/home/tgeerling/ppu/VHDL/vga_driver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871627051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871627051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/tgeerling/ppu/quartus_DE1/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871627079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871627079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/tgeerling/ppu/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871627117 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/tgeerling/ppu/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871627117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871627117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen25mhz-behaviour " "Found design unit 1: gen25mhz-behaviour" {  } { { "gen25mhz.vhd" "" { Text "/home/tgeerling/ppu/quartus_DE1/gen25mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871627152 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen25mhz " "Found entity 1: gen25mhz" {  } { { "gen25mhz.vhd" "" { Text "/home/tgeerling/ppu/quartus_DE1/gen25mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1605871627152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1605871627152 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1605871627256 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "r pre_vga_dac_4 inst " "Port \"r\" of type pre_vga_dac_4 of instance \"inst\" is missing source signal" {  } { { "top_de1.bdf" "" { Schematic "/home/tgeerling/ppu/quartus_DE1/top_de1.bdf" { { 144 720 776 144 "" "" } { 88 776 776 144 "" "" } { 88 776 840 88 "" "" } { 56 840 976 152 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1605871627265 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "g pre_vga_dac_4 inst " "Port \"g\" of type pre_vga_dac_4 of instance \"inst\" is missing source signal" {  } { { "top_de1.bdf" "" { Schematic "/home/tgeerling/ppu/quartus_DE1/top_de1.bdf" { { 160 720 792 160 "" "" } { 104 792 792 160 "" "" } { 104 792 840 104 "" "" } { 56 840 976 152 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1605871627265 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "b pre_vga_dac_4 inst " "Port \"b\" of type pre_vga_dac_4 of instance \"inst\" is missing source signal" {  } { { "top_de1.bdf" "" { Schematic "/home/tgeerling/ppu/quartus_DE1/top_de1.bdf" { { 120 808 840 120 "" "" } { 176 720 808 176 "" "" } { 120 808 808 176 "" "" } { 56 840 976 152 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1605871627265 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1605871627266 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1605871627614 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 20 12:27:07 2020 " "Processing ended: Fri Nov 20 12:27:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1605871627614 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1605871627614 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1605871627614 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1605871627614 ""}
