<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>next_instr</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.454</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1</Best-caseLatency>
            <Average-caseLatency>1</Average-caseLatency>
            <Worst-caseLatency>1</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
            <Interval-min>2</Interval-min>
            <Interval-max>2</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>36</FF>
            <LUT>343</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>next_instr</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>next_instr</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>next_instr</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>next_instr</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>next_instr</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>next_instr</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_address0</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_ce0</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_we0</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_d0</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_q0</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_address1</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_ce1</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_we1</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_d1</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_registers_q1</name>
            <Object>cpu_registers</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_memWrite</name>
            <Object>cpu_memWrite</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_regWrite</name>
            <Object>cpu_regWrite</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_branch</name>
            <Object>cpu_branch</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_memToReg</name>
            <Object>cpu_memToReg</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_memRead</name>
            <Object>cpu_memRead</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUSrc</name>
            <Object>cpu_ALUSrc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>bool</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_address0</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_ce0</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_we0</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_d0</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_q0</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_address1</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_ce1</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_we1</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_d1</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALUOp_q1</name>
            <Object>cpu_ALUOp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_branch_op</name>
            <Object>cpu_branch_op</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_instr</name>
            <Object>cpu_instr</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_immediate</name>
            <Object>cpu_immediate</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_instr_in</name>
            <Object>cpu_instr_in</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALU_signal</name>
            <Object>cpu_ALU_signal</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_ALU_result</name>
            <Object>cpu_ALU_result</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_pc_i</name>
            <Object>cpu_pc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_pc_o</name>
            <Object>cpu_pc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>cpu_pc_o_ap_vld</name>
            <Object>cpu_pc</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>sub_res</name>
            <Object>sub_res</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>next_instr</ModuleName>
            <BindInstances>cpu_pc_o</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>next_instr</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.454</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>36</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>343</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="cpu_pc_o" SOURCE="../src/cpp_files/libcpu.cpp:43" URAM="0" VARIABLE="add_ln43"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="cpu" index="0" direction="inout" srcType="*" srcSize="2432">
            <hwRefs>
                <hwRef type="port" interface="cpu_registers_address0" name="cpu_registers_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="cpu_registers_ce0" name="cpu_registers_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="cpu_registers_we0" name="cpu_registers_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="cpu_registers_d0" name="cpu_registers_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="cpu_registers_q0" name="cpu_registers_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_registers_address1" name="cpu_registers_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="cpu_registers_ce1" name="cpu_registers_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="cpu_registers_we1" name="cpu_registers_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="cpu_registers_d1" name="cpu_registers_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="cpu_registers_q1" name="cpu_registers_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_memWrite" name="cpu_memWrite" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_regWrite" name="cpu_regWrite" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_branch" name="cpu_branch" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_memToReg" name="cpu_memToReg" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_memRead" name="cpu_memRead" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_ALUSrc" name="cpu_ALUSrc" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_ALUOp_address0" name="cpu_ALUOp_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="cpu_ALUOp_ce0" name="cpu_ALUOp_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="cpu_ALUOp_we0" name="cpu_ALUOp_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="cpu_ALUOp_d0" name="cpu_ALUOp_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="cpu_ALUOp_q0" name="cpu_ALUOp_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_ALUOp_address1" name="cpu_ALUOp_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="cpu_ALUOp_ce1" name="cpu_ALUOp_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="cpu_ALUOp_we1" name="cpu_ALUOp_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="cpu_ALUOp_d1" name="cpu_ALUOp_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="cpu_ALUOp_q1" name="cpu_ALUOp_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_branch_op" name="cpu_branch_op" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_instr" name="cpu_instr" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_immediate" name="cpu_immediate" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_instr_in" name="cpu_instr_in" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_ALU_signal" name="cpu_ALU_signal" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_ALU_result" name="cpu_ALU_result" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_pc_i" name="cpu_pc_i" usage="data" direction="in"/>
                <hwRef type="port" interface="cpu_pc_o" name="cpu_pc_o" usage="data" direction="out"/>
                <hwRef type="port" interface="cpu_pc_o_ap_vld" name="cpu_pc_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sub_res" index="1" direction="in" srcType="long unsigned int" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="sub_res" name="sub_res" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="cpu_registers_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="cpu_registers_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_registers_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_registers_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="cpu_registers_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_registers_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_registers_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="cpu_registers_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_registers_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_registers_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="cpu_registers_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_registers_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_registers_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="cpu_registers_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_registers_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_registers_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="cpu_registers_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_registers_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_memWrite" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_memWrite">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_memWrite</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_regWrite" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_regWrite">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_regWrite</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_branch" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_branch">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_branch</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_memToReg" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_memToReg">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_memToReg</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_memRead" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_memRead">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_memRead</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALUSrc" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_ALUSrc">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALUSrc</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALUOp_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_ALUOp_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALUOp_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALUOp_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_ALUOp_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALUOp_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALUOp_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_ALUOp_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALUOp_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALUOp_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_ALUOp_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALUOp_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALUOp_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_ALUOp_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALUOp_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALUOp_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="cpu_ALUOp_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALUOp_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_branch_op" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="cpu_branch_op">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_branch_op</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_instr" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="cpu_instr">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_instr</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_immediate" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="cpu_immediate">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_immediate</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_instr_in" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="cpu_instr_in">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_instr_in</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALU_signal" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="cpu_ALU_signal">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALU_signal</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_ALU_result" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="cpu_ALU_result">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_ALU_result</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_pc_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="cpu_pc_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_pc_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="cpu_pc_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="cpu_pc_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>cpu_pc_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="cpu"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="sub_res" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="sub_res">DATA</portMap>
            </portMaps>
            <ports>
                <port>sub_res</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="sub_res"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="cpu_ALUOp_address0">out, 1</column>
                    <column name="cpu_ALUOp_address1">out, 1</column>
                    <column name="cpu_ALUOp_d0">out, 1</column>
                    <column name="cpu_ALUOp_d1">out, 1</column>
                    <column name="cpu_ALUOp_q0">in, 1</column>
                    <column name="cpu_ALUOp_q1">in, 1</column>
                    <column name="cpu_registers_address0">out, 5</column>
                    <column name="cpu_registers_address1">out, 5</column>
                    <column name="cpu_registers_d0">out, 64</column>
                    <column name="cpu_registers_d1">out, 64</column>
                    <column name="cpu_registers_q0">in, 64</column>
                    <column name="cpu_registers_q1">in, 64</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="cpu_ALUSrc">ap_none, in, 1</column>
                    <column name="cpu_ALU_result">ap_none, in, 64</column>
                    <column name="cpu_ALU_signal">ap_none, in, 8</column>
                    <column name="cpu_branch">ap_none, in, 1</column>
                    <column name="cpu_branch_op">ap_none, in, 8</column>
                    <column name="cpu_immediate">ap_none, in, 64</column>
                    <column name="cpu_instr">ap_none, in, 32</column>
                    <column name="cpu_instr_in">ap_none, in, 32</column>
                    <column name="cpu_memRead">ap_none, in, 1</column>
                    <column name="cpu_memToReg">ap_none, in, 1</column>
                    <column name="cpu_memWrite">ap_none, in, 1</column>
                    <column name="cpu_pc_i">ap_ovld, in, 16</column>
                    <column name="cpu_pc_o">ap_ovld, out, 16</column>
                    <column name="cpu_regWrite">ap_none, in, 1</column>
                    <column name="sub_res">ap_none, in, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="cpu">inout, pointer</column>
                    <column name="sub_res">in, long unsigned int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="cpu">cpu_registers_address0, port, offset</column>
                    <column name="cpu">cpu_registers_ce0, port, </column>
                    <column name="cpu">cpu_registers_we0, port, </column>
                    <column name="cpu">cpu_registers_d0, port, </column>
                    <column name="cpu">cpu_registers_q0, port, </column>
                    <column name="cpu">cpu_registers_address1, port, offset</column>
                    <column name="cpu">cpu_registers_ce1, port, </column>
                    <column name="cpu">cpu_registers_we1, port, </column>
                    <column name="cpu">cpu_registers_d1, port, </column>
                    <column name="cpu">cpu_registers_q1, port, </column>
                    <column name="cpu">cpu_memWrite, port, </column>
                    <column name="cpu">cpu_regWrite, port, </column>
                    <column name="cpu">cpu_branch, port, </column>
                    <column name="cpu">cpu_memToReg, port, </column>
                    <column name="cpu">cpu_memRead, port, </column>
                    <column name="cpu">cpu_ALUSrc, port, </column>
                    <column name="cpu">cpu_ALUOp_address0, port, offset</column>
                    <column name="cpu">cpu_ALUOp_ce0, port, </column>
                    <column name="cpu">cpu_ALUOp_we0, port, </column>
                    <column name="cpu">cpu_ALUOp_d0, port, </column>
                    <column name="cpu">cpu_ALUOp_q0, port, </column>
                    <column name="cpu">cpu_ALUOp_address1, port, offset</column>
                    <column name="cpu">cpu_ALUOp_ce1, port, </column>
                    <column name="cpu">cpu_ALUOp_we1, port, </column>
                    <column name="cpu">cpu_ALUOp_d1, port, </column>
                    <column name="cpu">cpu_ALUOp_q1, port, </column>
                    <column name="cpu">cpu_branch_op, port, </column>
                    <column name="cpu">cpu_instr, port, </column>
                    <column name="cpu">cpu_immediate, port, </column>
                    <column name="cpu">cpu_instr_in, port, </column>
                    <column name="cpu">cpu_ALU_signal, port, </column>
                    <column name="cpu">cpu_ALU_result, port, </column>
                    <column name="cpu">cpu_pc_i, port, </column>
                    <column name="cpu">cpu_pc_o, port, </column>
                    <column name="cpu">cpu_pc_o_ap_vld, port, </column>
                    <column name="sub_res">sub_res, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="stable" location="../src/cpp_files/libmem.cpp:17" status="valid" parentFunction="fetch" variable="mem-&gt;instr_buff" isDirective="0" options="variable=mem-&gt;instr_buff"/>
        <Pragma type="interface" location="../src/cpp_files/libmem.cpp:18" status="valid" parentFunction="fetch" variable="mem-&gt;instr_buff" isDirective="0" options="mode=m_axi port=mem-&gt;instr_buff"/>
    </PragmaReport>
</profile>

