
*** Running vivado
    with args -log OTTER_MCU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source OTTER_MCU.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source OTTER_MCU.tcl -notrace
Command: synth_design -top OTTER_MCU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20920
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'PC_target_addr_E', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:43]
INFO: [Synth 8-11241] undeclared symbol 'memWrite_M', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:59]
INFO: [Synth 8-11241] undeclared symbol 'ALU_result_M', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:61]
INFO: [Synth 8-11241] undeclared symbol 'rd_M', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:62]
INFO: [Synth 8-11241] undeclared symbol 'memRead_data_M', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:68]
INFO: [Synth 8-11241] undeclared symbol 'rf_write_data_W', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:119]
INFO: [Synth 8-11241] undeclared symbol 'regWrite_W', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:121]
INFO: [Synth 8-11241] undeclared symbol 'rd_W', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:124]
WARNING: [Synth 8-8895] 'PC_target_addr_E' is already implicitly declared on line 43 [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:145]
INFO: [Synth 8-11241] undeclared symbol 'PC_plus4_E', assumed default net type 'wire' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:179]
WARNING: [Synth 8-8895] 'memWrite_M' is already implicitly declared on line 59 [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:212]
WARNING: [Synth 8-8895] 'rd_M' is already implicitly declared on line 62 [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:215]
WARNING: [Synth 8-8895] 'ALU_result_M' is already implicitly declared on line 61 [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:216]
WARNING: [Synth 8-8895] 'memRead_data_M' is already implicitly declared on line 68 [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:219]
WARNING: [Synth 8-8895] 'regWrite_W' is already implicitly declared on line 121 [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:247]
WARNING: [Synth 8-8895] 'rd_W' is already implicitly declared on line 124 [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:249]
WARNING: [Synth 8-8895] 'rf_write_data_W' is already implicitly declared on line 119 [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:250]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 822.543 ; gain = 411.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_MCU' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:31]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_2t1_nb.sv:31]
INFO: [Synth 8-6157] synthesizing module 'reg_nb' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv:24]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'reg_nb' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/register_nb.sv:24]
INFO: [Synth 8-6157] synthesizing module 'Memory' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv:47]
INFO: [Synth 8-3876] $readmem data file 'otter_memory.mem' is read successfully [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv:72]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_memory.sv:47]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_fetch_decode' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_fetch_decode' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:23]
INFO: [Synth 8-6157] synthesizing module 'branch_cond_gen' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/branch_cond_gen.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'branch_cond_gen' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/branch_cond_gen.sv:28]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv:23]
INFO: [Synth 8-226] default block is never used [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv:130]
INFO: [Synth 8-226] default block is never used [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv:150]
INFO: [Synth 8-155] case statement is not full and has no default [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Decoder.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/reg_file.sv:37]
INFO: [Synth 8-6157] synthesizing module 'immed_gen' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'immed_gen' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/immed_gen.sv:38]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_decode_execute' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_decode_execute' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'PC_plus4_E' does not match port width (32) of module 'Pipeline_reg_decode_execute' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:179]
INFO: [Synth 8-6157] synthesizing module 'ALU' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/alu.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_execute_memory' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_execute_memory' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:25]
INFO: [Synth 8-6157] synthesizing module 'Pipeline_reg_memory_writeback' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline_reg_memory_writeback' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_memory_writeback.sv:22]
WARNING: [Synth 8-689] width (2) of port connection 'rf_wr_sel_M' does not match port width (1) of module 'Pipeline_reg_memory_writeback' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:255]
WARNING: [Synth 8-689] width (2) of port connection 'rf_wr_sel_W' does not match port width (1) of module 'Pipeline_reg_memory_writeback' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:261]
INFO: [Synth 8-6157] synthesizing module 'mux_4t1_nb' [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:24]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'mux_4t1_nb' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/mux_4t1_nb.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'OTTER_MCU' (0#1) [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/otter_mcu_pipeline.sv:23]
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[31] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[30] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[29] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[28] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[27] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[26] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[25] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[24] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[23] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[22] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[21] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[20] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[19] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[18] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[17] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[16] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[5] driven by constant 0
WARNING: [Synth 8-7129] Port ir[6] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[5] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[4] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[3] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[2] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[1] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[0] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR in module OTTER_MCU is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 928.453 ; gain = 517.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 928.453 ; gain = 517.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 928.453 ; gain = 517.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Memory:/memory_reg"
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 928.453 ; gain = 517.461
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 19    
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---RAMs : 
	             512K Bit	(16384 X 32 bit)          RAMs := 1     
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   9 Input   32 Bit        Muxes := 2     
	  16 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 2     
	  10 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	  10 Input    2 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_D_E/PC_plus4_E_reg' and it is trimmed from '32' to '1' bits. [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:72]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_F_D/PC_plus4_D_reg' and it is trimmed from '32' to '1' bits. [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/pipeline_reg_fetch_decode.sv:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_E_M/rf_wr_sel_M_reg' and it is trimmed from '2' to '1' bits. [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_execute_memory.sv:47]
WARNING: [Synth 8-3936] Found unconnected internal register 'pipeline_reg_D_E/rf_wr_sel_E_reg' and it is trimmed from '2' to '1' bits. [Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/OtterPipelineFiles/otter_mcu/Pipeline_reg_decode_execute.sv:68]
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[31] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[30] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[29] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[28] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[27] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[26] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[25] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[24] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[23] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[22] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[21] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[20] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[19] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[18] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[17] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[16] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[15] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[14] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[13] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[12] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[11] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[10] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[9] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[8] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[7] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[6] driven by constant 0
WARNING: [Synth 8-3917] design OTTER_MCU has port IOBUS_OUT[5] driven by constant 0
WARNING: [Synth 8-7129] Port ir[6] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[5] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[4] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[3] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[2] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[1] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port ir[0] in module immed_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[31] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[24] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[23] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[22] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[21] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[20] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[19] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[18] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[17] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[16] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[15] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[14] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[13] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[12] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[11] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr[7] in module Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port INTR in module OTTER_MCU is either unconnected or has no load
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "OTTER_MCU/OTTER_MEMORY/memory_reg"
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/memory_reg_mux_sel_a_pos_3) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/memory_reg_mux_sel_a_pos_2) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/memory_reg_mux_sel_a_pos_1) is unused and will be removed from module OTTER_MCU.
WARNING: [Synth 8-3332] Sequential element (OTTER_MEMORY/memory_reg_mux_sel_a_pos_0) is unused and will be removed from module OTTER_MCU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1128.516 ; gain = 717.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MCU   | OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.406 ; gain = 726.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|OTTER_MCU   | OTTER_MEMORY/memory_reg | 16 K x 32(READ_FIRST)  | W | R | 16 K x 32(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance OTTER_MEMORY/memory_reg_bram_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1137.578 ; gain = 726.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    24|
|3     |LUT1     |     1|
|4     |LUT2     |   205|
|5     |LUT3     |    11|
|6     |LUT4     |   155|
|7     |LUT5     |   135|
|8     |LUT6     |   411|
|9     |MUXF7    |    95|
|10    |MUXF8    |    32|
|11    |RAMB36E1 |    16|
|12    |FDRE     |   208|
|13    |IBUF     |     2|
|14    |OBUF     |    65|
+------+---------+------+

Report Instance Areas: 
+------+-------------------+----------------------------+------+
|      |Instance           |Module                      |Cells |
+------+-------------------+----------------------------+------+
|1     |top                |                            |  1361|
|2     |  OTTER_MEMORY     |Memory                      |   244|
|3     |  OTTER_ALU        |ALU                         |    16|
|4     |  Program_Counter  |reg_nb                      |    55|
|5     |  pipeline_reg_D_E |Pipeline_reg_decode_execute |   650|
|6     |  pipeline_reg_E_M |Pipeline_reg_execute_memory |   217|
|7     |  pipeline_reg_F_D |Pipeline_reg_fetch_decode   |   111|
+------+-------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 122 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1137.578 ; gain = 726.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1149.445 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 167 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1213.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3a1c5887
INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1213.094 ; gain = 827.254
INFO: [Common 17-1381] The checkpoint 'Z:/schoolfiles/school_files/cpe333/lab3_basic_pipeline/basic_pipeline/basic_pipeline.runs/synth_1/OTTER_MCU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file OTTER_MCU_utilization_synth.rpt -pb OTTER_MCU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 29 16:31:05 2023...
