Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Fri Mar  6 02:00:30 2015
| Host         : ename running 64-bit Ubuntu 12.04.2 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : or1200_flat
| Device       : 7vx690t-ffg1761
| Speed File   : -1  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.841ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.524     1.841    or1200_if/clk_IBUF_BUFG
    SLICE_X119Y269                                                    r  or1200_if/insn_saved_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y269       FDRE (Prop_fdre_C_Q)         0.100     1.941 r  or1200_if/insn_saved_reg[0]/Q
                         net (fo=1, routed)           0.055     1.996    or1200_if/insn_saved[0]
    SLICE_X118Y269                                                    r  or1200_if/id_insn[0]_i_1/I4
    SLICE_X118Y269       LUT5 (Prop_lut5_I4_O)        0.028     2.024 r  or1200_if/id_insn[0]_i_1/O
                         net (fo=1, routed)           0.000     2.024    or1200_ctrl/I9[0]
    SLICE_X118Y269       FDRE                                         r  or1200_ctrl/id_insn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.729     2.291    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X118Y269                                                    r  or1200_ctrl/id_insn_reg[0]/C
                         clock pessimism             -0.439     1.852    
    SLICE_X118Y269       FDRE (Hold_fdre_C_D)         0.087     1.939    or1200_ctrl/id_insn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.246%)  route 0.235ns (64.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.284ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.516     1.833    or1200_wbmux/clk_IBUF_BUFG
    SLICE_X107Y280                                                    r  or1200_wbmux/muxreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y280       FDRE (Prop_fdre_C_Q)         0.100     1.933 r  or1200_wbmux/muxreg_reg[0]/Q
                         net (fo=2, routed)           0.235     2.168    or1200_ctrl/I209[0]
    SLICE_X103Y277                                                    r  or1200_ctrl/operand_a[0]_i_1/I1
    SLICE_X103Y277       LUT5 (Prop_lut5_I1_O)        0.028     2.196 r  or1200_ctrl/operand_a[0]_i_1/O
                         net (fo=1, routed)           0.000     2.196    or1200_operandmuxes/D[0]
    SLICE_X103Y277       FDRE                                         r  or1200_operandmuxes/operand_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.722     2.284    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X103Y277                                                    r  or1200_operandmuxes/operand_a_reg[0]/C
                         clock pessimism             -0.253     2.031    
    SLICE_X103Y277       FDRE (Hold_fdre_C_D)         0.061     2.092    or1200_operandmuxes/operand_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 or1200_if/addr_saved_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_except/id_pc_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.129ns (60.768%)  route 0.083ns (39.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.523     1.840    or1200_if/clk_IBUF_BUFG
    SLICE_X117Y269                                                    r  or1200_if/addr_saved_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y269       FDRE (Prop_fdre_C_Q)         0.100     1.940 r  or1200_if/addr_saved_reg[19]/Q
                         net (fo=1, routed)           0.083     2.023    or1200_if/addr_saved[19]
    SLICE_X116Y269                                                    r  or1200_if/id_pc[19]_i_1/I0
    SLICE_X116Y269       LUT3 (Prop_lut3_I0_O)        0.029     2.052 r  or1200_if/id_pc[19]_i_1/O
                         net (fo=1, routed)           0.000     2.052    or1200_except/I12[19]
    SLICE_X116Y269       FDRE                                         r  or1200_except/id_pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.728     2.290    or1200_except/clk_IBUF_BUFG
    SLICE_X116Y269                                                    r  or1200_except/id_pc_reg[19]/C
                         clock pessimism             -0.439     1.851    
    SLICE_X116Y269       FDRE (Hold_fdre_C_D)         0.096     1.947    or1200_except/id_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/spr_addrimm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.533%)  route 0.224ns (65.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.517     1.834    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X108Y268                                                    r  or1200_ctrl/id_insn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y268       FDRE (Prop_fdre_C_Q)         0.118     1.952 r  or1200_ctrl/id_insn_reg[1]/Q
                         net (fo=4, routed)           0.224     2.175    or1200_ctrl/simm[1]
    SLICE_X105Y271       FDRE                                         r  or1200_ctrl/spr_addrimm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.720     2.282    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X105Y271                                                    r  or1200_ctrl/spr_addrimm_reg[1]/C
                         clock pessimism             -0.253     2.029    
    SLICE_X105Y271       FDRE (Hold_fdre_C_D)         0.038     2.067    or1200_ctrl/spr_addrimm_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.146ns (39.469%)  route 0.224ns (60.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.512     1.829    or1200_wbmux/clk_IBUF_BUFG
    SLICE_X106Y276                                                    r  or1200_wbmux/muxreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y276       FDRE (Prop_fdre_C_Q)         0.118     1.947 r  or1200_wbmux/muxreg_reg[2]/Q
                         net (fo=2, routed)           0.224     2.170    or1200_ctrl/I209[2]
    SLICE_X103Y276                                                    r  or1200_ctrl/operand_a[2]_i_1/I1
    SLICE_X103Y276       LUT5 (Prop_lut5_I1_O)        0.028     2.198 r  or1200_ctrl/operand_a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.198    or1200_operandmuxes/D[2]
    SLICE_X103Y276       FDRE                                         r  or1200_operandmuxes/operand_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.720     2.282    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X103Y276                                                    r  or1200_operandmuxes/operand_a_reg[2]/C
                         clock pessimism             -0.253     2.029    
    SLICE_X103Y276       FDRE (Hold_fdre_C_D)         0.060     2.089    or1200_operandmuxes/operand_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.520     1.837    or1200_if/clk_IBUF_BUFG
    SLICE_X119Y276                                                    r  or1200_if/insn_saved_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y276       FDSE (Prop_fdse_C_Q)         0.100     1.937 r  or1200_if/insn_saved_reg[16]/Q
                         net (fo=1, routed)           0.081     2.018    or1200_if/insn_saved[16]
    SLICE_X118Y276                                                    r  or1200_if/id_insn[16]_i_1/I3
    SLICE_X118Y276       LUT5 (Prop_lut5_I3_O)        0.028     2.046 r  or1200_if/id_insn[16]_i_1/O
                         net (fo=2, routed)           0.000     2.046    or1200_ctrl/I9[16]
    SLICE_X118Y276       FDSE                                         r  or1200_ctrl/id_insn_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.724     2.286    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X118Y276                                                    r  or1200_ctrl/id_insn_reg[16]/C
                         clock pessimism             -0.438     1.848    
    SLICE_X118Y276       FDSE (Hold_fdse_C_D)         0.087     1.935    or1200_ctrl/id_insn_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.526     1.843    or1200_if/clk_IBUF_BUFG
    SLICE_X119Y267                                                    r  or1200_if/insn_saved_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y267       FDRE (Prop_fdre_C_Q)         0.100     1.943 r  or1200_if/insn_saved_reg[24]/Q
                         net (fo=1, routed)           0.081     2.024    or1200_if/insn_saved[24]
    SLICE_X118Y267                                                    r  or1200_if/id_insn[24]_i_1/I4
    SLICE_X118Y267       LUT5 (Prop_lut5_I4_O)        0.028     2.052 r  or1200_if/id_insn[24]_i_1/O
                         net (fo=1, routed)           0.000     2.052    or1200_ctrl/I9[24]
    SLICE_X118Y267       FDRE                                         r  or1200_ctrl/id_insn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.731     2.293    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X118Y267                                                    r  or1200_ctrl/id_insn_reg[24]/C
                         clock pessimism             -0.439     1.854    
    SLICE_X118Y267       FDRE (Hold_fdre_C_D)         0.087     1.941    or1200_ctrl/id_insn_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.523     1.840    or1200_if/clk_IBUF_BUFG
    SLICE_X117Y269                                                    r  or1200_if/insn_saved_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y269       FDRE (Prop_fdre_C_Q)         0.100     1.940 r  or1200_if/insn_saved_reg[5]/Q
                         net (fo=1, routed)           0.081     2.021    or1200_if/insn_saved[5]
    SLICE_X116Y269                                                    r  or1200_if/id_insn[5]_i_1/I4
    SLICE_X116Y269       LUT5 (Prop_lut5_I4_O)        0.028     2.049 r  or1200_if/id_insn[5]_i_1/O
                         net (fo=1, routed)           0.000     2.049    or1200_ctrl/I9[5]
    SLICE_X116Y269       FDRE                                         r  or1200_ctrl/id_insn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.728     2.290    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X116Y269                                                    r  or1200_ctrl/id_insn_reg[5]/C
                         clock pessimism             -0.439     1.851    
    SLICE_X116Y269       FDRE (Hold_fdre_C_D)         0.087     1.938    or1200_ctrl/id_insn_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 or1200_if/addr_saved_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_except/id_pc_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.840ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.523     1.840    or1200_if/clk_IBUF_BUFG
    SLICE_X115Y269                                                    r  or1200_if/addr_saved_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y269       FDRE (Prop_fdre_C_Q)         0.100     1.940 r  or1200_if/addr_saved_reg[25]/Q
                         net (fo=1, routed)           0.081     2.021    or1200_if/addr_saved[25]
    SLICE_X114Y269                                                    r  or1200_if/id_pc[25]_i_1/I0
    SLICE_X114Y269       LUT3 (Prop_lut3_I0_O)        0.028     2.049 r  or1200_if/id_pc[25]_i_1/O
                         net (fo=1, routed)           0.000     2.049    or1200_except/I12[25]
    SLICE_X114Y269       FDRE                                         r  or1200_except/id_pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.728     2.290    or1200_except/clk_IBUF_BUFG
    SLICE_X114Y269                                                    r  or1200_except/id_pc_reg[25]/C
                         clock pessimism             -0.439     1.851    
    SLICE_X114Y269       FDRE (Hold_fdre_C_D)         0.087     1.938    or1200_except/id_pc_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 or1200_if/addr_saved_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_except/id_pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.831ns
    Clock Pessimism Removal (CPR):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.291    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.317 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.514     1.831    or1200_if/clk_IBUF_BUFG
    SLICE_X107Y271                                                    r  or1200_if/addr_saved_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y271       FDRE (Prop_fdre_C_Q)         0.100     1.931 r  or1200_if/addr_saved_reg[6]/Q
                         net (fo=1, routed)           0.081     2.012    or1200_if/addr_saved[6]
    SLICE_X106Y271                                                    r  or1200_if/id_pc[6]_i_1/I0
    SLICE_X106Y271       LUT3 (Prop_lut3_I0_O)        0.028     2.040 r  or1200_if/id_pc[6]_i_1/O
                         net (fo=1, routed)           0.000     2.040    or1200_except/I12[6]
    SLICE_X106Y271       FDRE                                         r  or1200_except/id_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.532    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.562 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, routed)         0.719     2.281    or1200_except/clk_IBUF_BUFG
    SLICE_X106Y271                                                    r  or1200_except/id_pc_reg[6]/C
                         clock pessimism             -0.439     1.842    
    SLICE_X106Y271       FDRE (Hold_fdre_C_D)         0.087     1.929    or1200_except/id_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.111    




