<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › ia64 › sn › pci › pcibr › pcibr_dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>pcibr_dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001-2005 Silicon Graphics, Inc. All rights reserved.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;asm/sn/addrs.h&gt;</span>
<span class="cp">#include &lt;asm/sn/geo.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pcibr_provider.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pcibus_provider_defs.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pcidev.h&gt;</span>
<span class="cp">#include &lt;asm/sn/pic.h&gt;</span>
<span class="cp">#include &lt;asm/sn/sn_sal.h&gt;</span>
<span class="cp">#include &lt;asm/sn/tiocp.h&gt;</span>
<span class="cp">#include &quot;tio.h&quot;</span>
<span class="cp">#include &quot;xtalk/xwidgetdev.h&quot;</span>
<span class="cp">#include &quot;xtalk/hubdev.h&quot;</span>

<span class="k">extern</span> <span class="kt">int</span> <span class="n">sn_ioif_inited</span><span class="p">;</span>

<span class="cm">/* =====================================================================</span>
<span class="cm"> *    DMA MANAGEMENT</span>
<span class="cm"> *</span>
<span class="cm"> *      The Bridge ASIC provides three methods of doing DMA: via a &quot;direct map&quot;</span>
<span class="cm"> *      register available in 32-bit PCI space (which selects a contiguous 2G</span>
<span class="cm"> *	address space on some other widget), via &quot;direct&quot; addressing via 64-bit</span>
<span class="cm"> *      PCI space (all destination information comes from the PCI address,</span>
<span class="cm"> *      including transfer attributes), and via a &quot;mapped&quot; region that allows </span>
<span class="cm"> *      a bunch of different small mappings to be established with the PMU.</span>
<span class="cm"> *</span>
<span class="cm"> *      For efficiency, we most prefer to use the 32bit direct mapping facility,</span>
<span class="cm"> *      since it requires no resource allocations. The advantage of using the</span>
<span class="cm"> *      PMU over the 64-bit direct is that single-cycle PCI addressing can be</span>
<span class="cm"> *      used; the advantage of using 64-bit direct over PMU addressing is that</span>
<span class="cm"> *      we do not have to allocate entries in the PMU.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="n">dma_addr_t</span>
<span class="nf">pcibr_dmamap_ate32</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcidev_info</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
		   <span class="n">u64</span> <span class="n">paddr</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">req_size</span><span class="p">,</span> <span class="n">u64</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma_flags</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">struct</span> <span class="n">pcidev_info</span> <span class="o">*</span><span class="n">pcidev_info</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">pdi_host_pcidev_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">)</span><span class="n">pcidev_info</span><span class="o">-&gt;</span>
	    <span class="n">pdi_pcibus_info</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">internal_device</span> <span class="o">=</span> <span class="p">(</span><span class="n">PCI_SLOT</span><span class="p">(</span><span class="n">pcidev_info</span><span class="o">-&gt;</span><span class="n">pdi_host_pcidev_info</span><span class="o">-&gt;</span>
					    <span class="n">pdi_linux_pcidev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ate_count</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ate_index</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ate_flags</span> <span class="o">=</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">PCI32_ATE_V</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ate</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">pci_addr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">xio_addr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">offset</span><span class="p">;</span>

	<span class="cm">/* PIC in PCI-X mode does not supports 32bit PageMap mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_PIC_SOFT</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">IS_PCIX</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Calculate the number of ATEs needed. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">MINIMAL_ATE_FLAG</span><span class="p">(</span><span class="n">paddr</span><span class="p">,</span> <span class="n">req_size</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">ate_count</span> <span class="o">=</span> <span class="n">IOPG</span><span class="p">((</span><span class="n">IOPGSIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>	<span class="cm">/* worst case start offset */</span>
				 <span class="o">+</span><span class="n">req_size</span>	<span class="cm">/* max mapping bytes */</span>
				 <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* round UP */</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>		<span class="cm">/* assume requested target is page aligned */</span>
		<span class="n">ate_count</span> <span class="o">=</span> <span class="n">IOPG</span><span class="p">(</span><span class="n">req_size</span>	<span class="cm">/* max mapping bytes */</span>
				 <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* round UP */</span>
	<span class="p">}</span>

	<span class="cm">/* Get the number of ATEs required. */</span>
	<span class="n">ate_index</span> <span class="o">=</span> <span class="n">pcibr_ate_alloc</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="n">ate_count</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ate_index</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* In PCI-X mode, Prefetch not supported */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_PCIX</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">))</span>
		<span class="n">ate_flags</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">PCI32_ATE_PREF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">SN_DMA_ADDRTYPE</span><span class="p">(</span><span class="n">dma_flags</span> <span class="o">==</span> <span class="n">SN_DMA_ADDR_PHYS</span><span class="p">))</span>
		<span class="n">xio_addr</span> <span class="o">=</span> <span class="n">IS_PIC_SOFT</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="o">?</span> <span class="n">PHYS_TO_DMA</span><span class="p">(</span><span class="n">paddr</span><span class="p">)</span> <span class="o">:</span>
	    					      <span class="n">PHYS_TO_TIODMA</span><span class="p">(</span><span class="n">paddr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">xio_addr</span> <span class="o">=</span> <span class="n">paddr</span><span class="p">;</span>

	<span class="n">offset</span> <span class="o">=</span> <span class="n">IOPGOFF</span><span class="p">(</span><span class="n">xio_addr</span><span class="p">);</span>
	<span class="n">ate</span> <span class="o">=</span> <span class="n">ate_flags</span> <span class="o">|</span> <span class="p">(</span><span class="n">xio_addr</span> <span class="o">-</span> <span class="n">offset</span><span class="p">);</span>

	<span class="cm">/* If PIC, put the targetid in the ATE */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_PIC_SOFT</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ate</span> <span class="o">|=</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_hub_xid</span> <span class="o">&lt;&lt;</span> <span class="n">PIC_ATE_TARGETID_SHFT</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * If we&#39;re mapping for MSI, set the MSI bit in the ATE.  If it&#39;s a</span>
<span class="cm">	 * TIOCP based pci bus, we also need to set the PIO bit in the ATE.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_flags</span> <span class="o">&amp;</span> <span class="n">SN_DMA_MSI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ate</span> <span class="o">|=</span> <span class="n">PCI32_ATE_MSI</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">IS_TIOCP_SOFT</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">))</span>
			<span class="n">ate</span> <span class="o">|=</span> <span class="n">PCI32_ATE_PIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ate_write</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="n">ate_index</span><span class="p">,</span> <span class="n">ate_count</span><span class="p">,</span> <span class="n">ate</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set up the DMA mapped Address.</span>
<span class="cm">	 */</span>
	<span class="n">pci_addr</span> <span class="o">=</span> <span class="n">PCI32_MAPPED_BASE</span> <span class="o">+</span> <span class="n">offset</span> <span class="o">+</span> <span class="n">IOPGSIZE</span> <span class="o">*</span> <span class="n">ate_index</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * If swap was set in device in pcibr_endian_set()</span>
<span class="cm">	 * we need to turn swapping on.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_devreg</span><span class="p">[</span><span class="n">internal_device</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">PCIBR_DEV_SWAP_DIR</span><span class="p">)</span>
		<span class="n">ATE_SWAP_ON</span><span class="p">(</span><span class="n">pci_addr</span><span class="p">);</span>


	<span class="k">return</span> <span class="n">pci_addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">dma_addr_t</span>
<span class="nf">pcibr_dmatrans_direct64</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcidev_info</span> <span class="o">*</span> <span class="n">info</span><span class="p">,</span> <span class="n">u64</span> <span class="n">paddr</span><span class="p">,</span>
			<span class="n">u64</span> <span class="n">dma_attributes</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">)</span>
	    <span class="p">((</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdi_host_pcidev_info</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">pdi_pcibus_info</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">pci_addr</span><span class="p">;</span>

	<span class="cm">/* Translate to Crosstalk View of Physical Address */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">SN_DMA_ADDRTYPE</span><span class="p">(</span><span class="n">dma_flags</span><span class="p">)</span> <span class="o">==</span> <span class="n">SN_DMA_ADDR_PHYS</span><span class="p">)</span>
		<span class="n">pci_addr</span> <span class="o">=</span> <span class="n">IS_PIC_SOFT</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">PHYS_TO_DMA</span><span class="p">(</span><span class="n">paddr</span><span class="p">)</span> <span class="o">:</span>
				<span class="n">PHYS_TO_TIODMA</span><span class="p">(</span><span class="n">paddr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">pci_addr</span> <span class="o">=</span> <span class="n">paddr</span><span class="p">;</span>
	<span class="n">pci_addr</span> <span class="o">|=</span> <span class="n">dma_attributes</span><span class="p">;</span>

	<span class="cm">/* Handle Bus mode */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_PCIX</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">))</span>
		<span class="n">pci_addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">PCI64_ATTR_PREF</span><span class="p">;</span>

	<span class="cm">/* Handle Bridge Chipset differences */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_PIC_SOFT</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">pci_addr</span> <span class="o">|=</span>
		    <span class="p">((</span><span class="n">u64</span><span class="p">)</span> <span class="n">pcibus_info</span><span class="o">-&gt;</span>
		     <span class="n">pbi_hub_xid</span> <span class="o">&lt;&lt;</span> <span class="n">PIC_PCI64_ATTR_TARG_SHFT</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">pci_addr</span> <span class="o">|=</span> <span class="p">(</span><span class="n">dma_flags</span> <span class="o">&amp;</span> <span class="n">SN_DMA_MSI</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">TIOCP_PCI64_CMDTYPE_MSI</span> <span class="o">:</span>
				<span class="n">TIOCP_PCI64_CMDTYPE_MEM</span><span class="p">;</span>

	<span class="cm">/* If PCI mode, func zero uses VCHAN0, every other func uses VCHAN1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">IS_PCIX</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">PCI_FUNC</span><span class="p">(</span><span class="n">info</span><span class="o">-&gt;</span><span class="n">pdi_linux_pcidev</span><span class="o">-&gt;</span><span class="n">devfn</span><span class="p">))</span>
		<span class="n">pci_addr</span> <span class="o">|=</span> <span class="n">PCI64_ATTR_VIRTUAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">pci_addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">dma_addr_t</span>
<span class="nf">pcibr_dmatrans_direct32</span><span class="p">(</span><span class="k">struct</span> <span class="n">pcidev_info</span> <span class="o">*</span> <span class="n">info</span><span class="p">,</span>
			<span class="n">u64</span> <span class="n">paddr</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">req_size</span><span class="p">,</span> <span class="n">u64</span> <span class="n">flags</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcidev_info</span> <span class="o">*</span><span class="n">pcidev_info</span> <span class="o">=</span> <span class="n">info</span><span class="o">-&gt;</span><span class="n">pdi_host_pcidev_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">)</span><span class="n">pcidev_info</span><span class="o">-&gt;</span>
	    <span class="n">pdi_pcibus_info</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">xio_addr</span><span class="p">;</span>

	<span class="n">u64</span> <span class="n">xio_base</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">offset</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">endoff</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_PCIX</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_flags</span> <span class="o">&amp;</span> <span class="n">SN_DMA_MSI</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">SN_DMA_ADDRTYPE</span><span class="p">(</span><span class="n">dma_flags</span><span class="p">)</span> <span class="o">==</span> <span class="n">SN_DMA_ADDR_PHYS</span><span class="p">)</span>
		<span class="n">xio_addr</span> <span class="o">=</span> <span class="n">IS_PIC_SOFT</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">)</span> <span class="o">?</span> <span class="n">PHYS_TO_DMA</span><span class="p">(</span><span class="n">paddr</span><span class="p">)</span> <span class="o">:</span>
	    					      <span class="n">PHYS_TO_TIODMA</span><span class="p">(</span><span class="n">paddr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">xio_addr</span> <span class="o">=</span> <span class="n">paddr</span><span class="p">;</span>

	<span class="n">xio_base</span> <span class="o">=</span> <span class="n">pcibus_info</span><span class="o">-&gt;</span><span class="n">pbi_dir_xbase</span><span class="p">;</span>
	<span class="n">offset</span> <span class="o">=</span> <span class="n">xio_addr</span> <span class="o">-</span> <span class="n">xio_base</span><span class="p">;</span>
	<span class="n">endoff</span> <span class="o">=</span> <span class="n">req_size</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">req_size</span> <span class="o">&gt;</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">))</span> <span class="o">||</span>	<span class="cm">/* Too Big */</span>
	    <span class="p">(</span><span class="n">xio_addr</span> <span class="o">&lt;</span> <span class="n">xio_base</span><span class="p">)</span> <span class="o">||</span>	<span class="cm">/* Out of range for mappings */</span>
	    <span class="p">(</span><span class="n">endoff</span> <span class="o">&gt;</span> <span class="p">(</span><span class="mi">1ULL</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">)))</span> <span class="p">{</span>	<span class="cm">/* Too Big */</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">PCI32_DIRECT_BASE</span> <span class="o">|</span> <span class="n">offset</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Wrapper routine for freeing DMA maps</span>
<span class="cm"> * DMA mappings for Direct 64 and 32 do not have any DMA maps.</span>
<span class="cm"> */</span>
<span class="kt">void</span>
<span class="nf">pcibr_dma_unmap</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">hwdev</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">dma_handle</span><span class="p">,</span> <span class="kt">int</span> <span class="n">direction</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pcidev_info</span> <span class="o">*</span><span class="n">pcidev_info</span> <span class="o">=</span> <span class="n">SN_PCIDEV_INFO</span><span class="p">(</span><span class="n">hwdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="n">pcibus_info</span> <span class="o">=</span>
	    <span class="p">(</span><span class="k">struct</span> <span class="n">pcibus_info</span> <span class="o">*</span><span class="p">)</span><span class="n">pcidev_info</span><span class="o">-&gt;</span><span class="n">pdi_pcibus_info</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_PCI32_MAPPED</span><span class="p">(</span><span class="n">dma_handle</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ate_index</span><span class="p">;</span>

		<span class="n">ate_index</span> <span class="o">=</span>
		    <span class="n">IOPG</span><span class="p">((</span><span class="n">ATE_SWAP_OFF</span><span class="p">(</span><span class="n">dma_handle</span><span class="p">)</span> <span class="o">-</span> <span class="n">PCI32_MAPPED_BASE</span><span class="p">));</span>
		<span class="n">pcibr_ate_free</span><span class="p">(</span><span class="n">pcibus_info</span><span class="p">,</span> <span class="n">ate_index</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * On SN systems there is a race condition between a PIO read response and </span>
<span class="cm"> * DMA&#39;s.  In rare cases, the read response may beat the DMA, causing the</span>
<span class="cm"> * driver to think that data in memory is complete and meaningful.  This code</span>
<span class="cm"> * eliminates that race.  This routine is called by the PIO read routines</span>
<span class="cm"> * after doing the read.  For PIC this routine then forces a fake interrupt</span>
<span class="cm"> * on another line, which is logically associated with the slot that the PIO</span>
<span class="cm"> * is addressed to.  It then spins while watching the memory location that</span>
<span class="cm"> * the interrupt is targeted to.  When the interrupt response arrives, we </span>
<span class="cm"> * are sure that the DMA has landed in memory and it is safe for the driver</span>
<span class="cm"> * to proceed.	For TIOCP use the Device(x) Write Request Buffer Flush </span>
<span class="cm"> * Bridge register since it ensures the data has entered the coherence domain,</span>
<span class="cm"> * unlike the PIC Device(x) Write Request Buffer Flush register.</span>
<span class="cm"> */</span>

<span class="kt">void</span> <span class="nf">sn_dma_flush</span><span class="p">(</span><span class="n">u64</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">nasid_t</span> <span class="n">nasid</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">is_tio</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">wid_num</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">itte</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">hubdev_info</span> <span class="o">*</span><span class="n">hubinfo</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sn_flush_device_kernel</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sn_flush_device_common</span> <span class="o">*</span><span class="n">common</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sn_flush_nasid_entry</span> <span class="o">*</span><span class="n">flush_nasid_list</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sn_ioif_inited</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">nasid</span> <span class="o">=</span> <span class="n">NASID_GET</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">-</span><span class="mi">1</span> <span class="o">==</span> <span class="n">nasid_to_cnodeid</span><span class="p">(</span><span class="n">nasid</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">hubinfo</span> <span class="o">=</span> <span class="p">(</span><span class="n">NODEPDA</span><span class="p">(</span><span class="n">nasid_to_cnodeid</span><span class="p">(</span><span class="n">nasid</span><span class="p">)))</span><span class="o">-&gt;</span><span class="n">pdinfo</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">hubinfo</span><span class="p">);</span>

	<span class="n">flush_nasid_list</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">hubinfo</span><span class="o">-&gt;</span><span class="n">hdi_flush_nasid_list</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flush_nasid_list</span><span class="o">-&gt;</span><span class="n">widget_p</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">is_tio</span> <span class="o">=</span> <span class="p">(</span><span class="n">nasid</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_tio</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">itte_index</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">TIO_HWIN</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
			<span class="n">itte_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">TIO_BWIN_WINDOWNUM</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span>
			<span class="n">itte_index</span> <span class="o">=</span> <span class="n">TIO_BWIN_WINDOWNUM</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">itte_index</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">itte_index</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">itte</span> <span class="o">=</span> <span class="n">flush_nasid_list</span><span class="o">-&gt;</span><span class="n">iio_itte</span><span class="p">[</span><span class="n">itte_index</span><span class="p">];</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span> <span class="n">TIO_ITTE_VALID</span><span class="p">(</span><span class="n">itte</span><span class="p">))</span>
				<span class="k">return</span><span class="p">;</span>
			<span class="n">wid_num</span> <span class="o">=</span> <span class="n">TIO_ITTE_WIDGET</span><span class="p">(</span><span class="n">itte</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">wid_num</span> <span class="o">=</span> <span class="n">TIO_SWIN_WIDGETNUM</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">BWIN_WINDOWNUM</span><span class="p">(</span><span class="n">addr</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">itte</span> <span class="o">=</span> <span class="n">flush_nasid_list</span><span class="o">-&gt;</span><span class="n">iio_itte</span><span class="p">[</span><span class="n">BWIN_WINDOWNUM</span><span class="p">(</span><span class="n">addr</span><span class="p">)];</span>
			<span class="n">wid_num</span> <span class="o">=</span> <span class="n">IIO_ITTE_WIDGET</span><span class="p">(</span><span class="n">itte</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">wid_num</span> <span class="o">=</span> <span class="n">SWIN_WIDGETNUM</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">flush_nasid_list</span><span class="o">-&gt;</span><span class="n">widget_p</span><span class="p">[</span><span class="n">wid_num</span><span class="p">]</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">p</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">flush_nasid_list</span><span class="o">-&gt;</span><span class="n">widget_p</span><span class="p">[</span><span class="n">wid_num</span><span class="p">][</span><span class="mi">0</span><span class="p">];</span>

	<span class="cm">/* find a matching BAR */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DEV_PER_WIDGET</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span><span class="n">p</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">common</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">common</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">PCI_ROM_RESOURCE</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_bar_list</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">start</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">&gt;=</span> <span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_bar_list</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">start</span>
			    <span class="o">&amp;&amp;</span> <span class="n">addr</span> <span class="o">&lt;=</span> <span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_bar_list</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">end</span><span class="p">)</span>
				<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">j</span> <span class="o">&lt;</span> <span class="n">PCI_ROM_RESOURCE</span> <span class="o">&amp;&amp;</span> <span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_bar_list</span><span class="p">[</span><span class="n">j</span><span class="p">].</span><span class="n">start</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* if no matching BAR, return without doing anything. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">==</span> <span class="n">DEV_PER_WIDGET</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * For TIOCP use the Device(x) Write Request Buffer Flush Bridge</span>
<span class="cm">	 * register since it ensures the data has entered the coherence</span>
<span class="cm">	 * domain, unlike PIC.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">is_tio</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">	 	 * Note:  devices behind TIOCE should never be matched in the</span>
<span class="cm">		 * above code, and so the following code is PIC/CP centric.</span>
<span class="cm">		 * If CE ever needs the sn_dma_flush mechanism, we will have</span>
<span class="cm">		 * to account for that here and in tioce_bus_fixup().</span>
<span class="cm">	 	 */</span>
		<span class="n">u32</span> <span class="n">tio_id</span> <span class="o">=</span> <span class="n">HUB_L</span><span class="p">(</span><span class="n">TIO_IOSPACE_ADDR</span><span class="p">(</span><span class="n">nasid</span><span class="p">,</span> <span class="n">TIO_NODE_ID</span><span class="p">));</span>
		<span class="n">u32</span> <span class="n">revnum</span> <span class="o">=</span> <span class="n">XWIDGET_PART_REV_NUM</span><span class="p">(</span><span class="n">tio_id</span><span class="p">);</span>

		<span class="cm">/* TIOCP BRINGUP WAR (PV907516): Don&#39;t write buffer flush reg */</span>
		<span class="k">if</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">XWIDGET_PART_REV_NUM_REV</span><span class="p">(</span><span class="n">revnum</span><span class="p">))</span> <span class="o">&amp;</span> <span class="n">PV907516</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">pcireg_wrb_flush_get</span><span class="p">(</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_pcibus_info</span><span class="p">,</span>
					     <span class="p">(</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_slot</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">sfdl_flush_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="o">*</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_flush_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* force an interrupt. */</span>
		<span class="o">*</span><span class="p">(</span><span class="k">volatile</span> <span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_force_int_addr</span><span class="p">)</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="cm">/* wait for the interrupt to come back. */</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">common</span><span class="o">-&gt;</span><span class="n">sfdl_flush_addr</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x10f</span><span class="p">)</span>
			<span class="n">cpu_relax</span><span class="p">();</span>

		<span class="cm">/* okay, everything is synched up. */</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">sfdl_flush_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * DMA interfaces.  Called from pci_dma.c routines.</span>
<span class="cm"> */</span>

<span class="n">dma_addr_t</span>
<span class="nf">pcibr_dma_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span> <span class="n">hwdev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys_addr</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_addr_t</span> <span class="n">dma_handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcidev_info</span> <span class="o">*</span><span class="n">pcidev_info</span> <span class="o">=</span> <span class="n">SN_PCIDEV_INFO</span><span class="p">(</span><span class="n">hwdev</span><span class="p">);</span>

	<span class="cm">/* SN cannot support DMA addresses smaller than 32 bits. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">hwdev</span><span class="o">-&gt;</span><span class="n">dma_mask</span> <span class="o">&lt;</span> <span class="mh">0x7fffffff</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hwdev</span><span class="o">-&gt;</span><span class="n">dma_mask</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Handle the most common case: 64 bit cards.  This</span>
<span class="cm">		 * call should always succeed.</span>
<span class="cm">		 */</span>

		<span class="n">dma_handle</span> <span class="o">=</span> <span class="n">pcibr_dmatrans_direct64</span><span class="p">(</span><span class="n">pcidev_info</span><span class="p">,</span> <span class="n">phys_addr</span><span class="p">,</span>
						     <span class="n">PCI64_ATTR_PREF</span><span class="p">,</span> <span class="n">dma_flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Handle 32-63 bit cards via direct mapping */</span>
		<span class="n">dma_handle</span> <span class="o">=</span> <span class="n">pcibr_dmatrans_direct32</span><span class="p">(</span><span class="n">pcidev_info</span><span class="p">,</span> <span class="n">phys_addr</span><span class="p">,</span>
						     <span class="n">size</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">dma_flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dma_handle</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * It is a 32 bit card and we cannot do direct mapping,</span>
<span class="cm">			 * so we use an ATE.</span>
<span class="cm">			 */</span>

			<span class="n">dma_handle</span> <span class="o">=</span> <span class="n">pcibr_dmamap_ate32</span><span class="p">(</span><span class="n">pcidev_info</span><span class="p">,</span> <span class="n">phys_addr</span><span class="p">,</span>
							<span class="n">size</span><span class="p">,</span> <span class="n">PCI32_ATE_PREF</span><span class="p">,</span>
							<span class="n">dma_flags</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">dma_handle</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">dma_addr_t</span>
<span class="nf">pcibr_dma_map_consistent</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span> <span class="n">hwdev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">phys_addr</span><span class="p">,</span>
			 <span class="kt">size_t</span> <span class="n">size</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma_flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_addr_t</span> <span class="n">dma_handle</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pcidev_info</span> <span class="o">*</span><span class="n">pcidev_info</span> <span class="o">=</span> <span class="n">SN_PCIDEV_INFO</span><span class="p">(</span><span class="n">hwdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">hwdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">coherent_dma_mask</span> <span class="o">==</span> <span class="o">~</span><span class="mi">0UL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_handle</span> <span class="o">=</span> <span class="n">pcibr_dmatrans_direct64</span><span class="p">(</span><span class="n">pcidev_info</span><span class="p">,</span> <span class="n">phys_addr</span><span class="p">,</span>
					    <span class="n">PCI64_ATTR_BAR</span><span class="p">,</span> <span class="n">dma_flags</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dma_handle</span> <span class="o">=</span> <span class="p">(</span><span class="n">dma_addr_t</span><span class="p">)</span> <span class="n">pcibr_dmamap_ate32</span><span class="p">(</span><span class="n">pcidev_info</span><span class="p">,</span>
						    <span class="n">phys_addr</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
						    <span class="n">PCI32_ATE_BAR</span><span class="p">,</span> <span class="n">dma_flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">dma_handle</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">sn_dma_flush</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
