MemoryHierarchy
numberOfCacheLevels:1
Cache1
S:256
L:32
M:4
writePolicyHit:writeThrough
writePolicyMiss:writeAllocate
cacheCycles:1
mainMemoryCycles:3
HardwareOrganization
simultaneousIssuesOfInstructions:1
sizeInstructionBuffer:10
sizeOfROB:4
ADDRS:2
ADDCycles:1
MULRS:2
MULCycles:3
LWRS:1
LWCycles:10
JALRRS:2
JALRCycles:4
AssemblyProgram
.org 100
ADDI reg1,reg1,2
ADD reg0,reg0,reg0
SW reg1,reg3,2
endofAssembly
ProgramData
50;7
52;10
62;2
endofData

