// Seed: 2778204989
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input wor id_2,
    output supply0 id_3
);
  assign module_0[-1] = 1;
  assign id_3 = id_2;
  assign id_3 = id_2 ? 1 : 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd19,
    parameter id_3 = 32'd19
) (
    output tri1  id_0,
    input  uwire id_1,
    input  wor   _id_2,
    output wand  _id_3
);
  wire [id_2 : 1] id_5;
  logic [id_3  +  1 'b0 : -1] id_6;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_0 = 0;
  assign id_3 = id_2;
endmodule
