#ifndef __OV7670_CONFIG_H__
#define __OV7670_CONFIG_H__

#include <avr/pgmspace.h>

#define VGA_WIDTH                   ( 640 )
#define VGA_HEIGHT                  ( 480 )
#define QVGA_WIDTH                  ( 320 )
#define QVGA_HEIGHT                 ( 240 )
#define CIF_WIDTH                   ( 352 )
#define CIF_HEIGHT                  ( 288 )
#define QCIF_WIDTH                  ( 176 )
#define QCIF_HEIGHT                 ( 144 )

#define OV7670_I2C_ADDR             ( 0x42 )

#define REG_GAIN                    ( 0x00 )        // Gain lower 8 bits (rest in vref)
#define REG_BLUE                    ( 0x01 )        // blue gain
#define REG_RED                     ( 0x02 )        // red gain
#define REG_VREF                    ( 0x03 )        // Pieces of GAIN, VSTART, VSTOP
#define REG_COM1                    ( 0x04 )        // Control 1
#define   COM1_CCIR656                  ( 0x40 )    //   CCIR656 enable
#define REG_BAVE                    ( 0x05 )        // U/B Average level
#define REG_GbAVE                   ( 0x06 )        // Y/Gb Average level
#define REG_AECHH                   ( 0x07 )        // AEC MS 5 bits
#define REG_RAVE                    ( 0x08 )        // V/R Average level
#define REG_COM2                    ( 0x09 )        // Control 2
#define   COM2_SSLEEP                   ( 0x10 )    //   Soft sleep mode
#define REG_PID                     ( 0x0a )        // Product ID MSB
#define REG_VER                     ( 0x0b )        // Product ID LSB
#define REG_COM3                    ( 0x0c )        // Control 3
#define   COM3_SWAP                     ( 0x40 )    //   Byte swap
#define   COM3_SCALEEN                  ( 0x08 )    //   Enable scaling
#define   COM3_DCWEN                    ( 0x04 )    //   Enable downsamp/crop/window
#define REG_COM4                    ( 0x0d )        // Control 4
#define REG_COM5                    ( 0x0e )        // All "reserved"
#define REG_COM6                    ( 0x0f )        // Control 6
#define REG_AECH                    ( 0x10 )        // More bits of AEC value
#define REG_CLKRC                   ( 0x11 )        // Clocl control
#define   CLK_EXT                       ( 0x40 )    //   Use external clock directly
#define   CLK_SCALE                     ( 0x3f )    //   Mask for internal clock scale
#define REG_COM7                    ( 0x12 )        // Control 7
#define   COM7_RESET                    ( 0x80 )    //   Register reset
#define   COM7_FMT_MASK                 ( 0x38 )    //
#define   COM7_FMT_VGA                  ( 0x00 )    //   VGA format
#define   COM7_FMT_CIF                  ( 0x20 )    //   CIF format
#define   COM7_FMT_QVGA                 ( 0x10 )    //   QVGA format
#define   COM7_FMT_QCIF                 ( 0x08 )    //   QCIF format
#define   COM7_RGB                      ( 0x04 )    //   bits 0 and 2 - RGB format
#define   COM7_YUV                      ( 0x00 )    //   YUV
#define   COM7_BAYER                    ( 0x01 )    //   Bayer format
#define   COM7_PBAYER                   ( 0x05 )    //   "Processed bayer"
#define   COM7_COLOR_BAR                ( 0x02 )    //   Enable Color Bar
#define REG_COM8                    ( 0x13 )        // Control 8
#define   COM8_FASTAEC                  ( 0x80 )    //   Enable fast AGC/AEC
#define   COM8_AECSTEP                  ( 0x40 )    //   Unlimited AEC step size
#define   COM8_BFILT                    ( 0x20 )    //   Band filter enable
#define   COM8_AGC                      ( 0x04 )    //   Auto gain enable
#define   COM8_AWB                      ( 0x02 )    //   White balance enable
#define   COM8_AEC                      ( 0x01 )    //   Auto exposure enable
#define REG_COM9                    ( 0x14 )        // Control 9  - gain ceiling
#define REG_COM10                   ( 0x15 )        // Control 10
#define   COM10_HSYNC                   ( 0x40 )    //   HSYNC instead of HREF
#define   COM10_PCLK_HB                 ( 0x20 )    //   Suppress PCLK on horiz blank
#define   COM10_HREF_REV                ( 0x08 )    //   Reverse HREF
#define   COM10_VS_LEAD                 ( 0x04 )    //   VSYNC on clock leading edge
#define   COM10_VS_NEG                  ( 0x02 )    //   VSYNC negative
#define   COM10_HS_NEG                  ( 0x01 )    //   HSYNC negative
#define REG_HSTART                  ( 0x17 )        // Horiz start high bits
#define REG_HSTOP                   ( 0x18 )        // Horiz stop high bits
#define REG_VSTART                  ( 0x19 )        // Vert start high bits
#define REG_VSTOP                   ( 0x1a )        // Vert stop high bits
#define REG_PSHFT                   ( 0x1b )        // Pixel delay after HREF
#define REG_MIDH                    ( 0x1c )        // Manuf. ID high
#define REG_MIDL                    ( 0x1d )        // Manuf. ID low
#define REG_MVFP                    ( 0x1e )        // Mirror / vflip
#define   MVFP_MIRROR                   ( 0x20 )    //   Mirror image
#define   MVFP_FLIP                     ( 0x10 )    //   Vertical flip
#define REG_AEW                     ( 0x24 )        // AGC upper limit
#define REG_AEB                     ( 0x25 )        // AGC lower limit
#define REG_VPT                     ( 0x26 )        // AGC/AEC fast mode op region
#define REG_HSYST                   ( 0x30 )        // HSYNC rising edge delay
#define REG_HSYEN                   ( 0x31 )        // HSYNC falling edge delay
#define REG_HREF                    ( 0x32 )        // HREF pieces
#define REG_TSLB                    ( 0x3a )        // lots of stuff
#define   TSLB_YLAST                   	( 0x04 )    //   UYVY or VYUY - see com13
#define   TSLB_UV                    		( 0x10 )    //   enable special effects
#define   TSLB_NEGATIVE                 ( 0x20 )    //   enable special effects
#define REG_COM11                   ( 0x3b )        // Control 11
#define   COM11_NIGHT                   ( 0x80 )    //   Night mode enable
#define   COM11_NIGHT_FR2               ( 0x20 )    //   Night mode 1/2 of normal framerate
#define   COM11_NIGHT_FR4               ( 0x40 )    //   Night mode 1/4 of normal framerate
#define   COM11_NIGHT_FR8               ( 0x60 )    //   Night mode 1/8 of normal framerate
#define   COM11_HZAUTO                  ( 0x10 )    //   Auto detect 50/60 Hz
#define   COM11_50HZ                    ( 0x08 )    //   Manual 50Hz select
#define   COM11_EXP                     ( 0x02 )    // 	 Exposure timing can be less than limit
#define REG_COM12                   ( 0x3c )        // Control 12
#define   COM12_HREF                    ( 0x80 )    //   HREF always
#define REG_COM13                   ( 0x3d )        // Control 13
#define   COM13_GAMMA                   ( 0x80 )    //   Gamma enable
#define   COM13_UVSAT                   ( 0x40 )    //   UV saturation auto adjustment
#define   COM13_UVSWAP                  ( 0x01 )    //   V before U - w/TSLB
#define REG_COM14                   ( 0x3e )        // Control 14
#define   COM14_DCWEN                   ( 0x10 )    //   DCW/PCLK-scale enable
#define   COM14_MAN_SCAL                ( 0x08 )    //   Manual scaling enable
#define   COM14_PCLK_DIV1               ( 0x00 )    //   PCLK divided by 1
#define   COM14_PCLK_DIV2               ( 0x01 )    //   PCLK divided by 2
#define   COM14_PCLK_DIV4               ( 0x02 )    //   PCLK divided by 4
#define   COM14_PCLK_DIV8               ( 0x03 )    //   PCLK divided by 8
#define   COM14_PCLK_DIV16              ( 0x04 )   	//   PCLK divided by 16
#define REG_EDGE                    ( 0x3f )        // Edge enhancement factor
#define REG_COM15                   ( 0x40 )        // Control 15
#define   COM15_R10F0                   ( 0x00 )    //   Data range 10 to F0
#define   COM15_R01FE                   ( 0x80 )    //              01 to FE
#define   COM15_R00FF                   ( 0xc0 )    //              00 to FF
#define   COM15_RGB565                  ( 0x10 )    //   RGB565 output
#define   COM15_RGB555                  ( 0x30 )    //   RGB555 output
#define 	COM15_RGB444                	( 0x10 )   	// 	 RGB444 output
#define REG_COM16                   ( 0x41 )        // Control 16
#define   COM16_AWBGAIN                 ( 0x08 )    //   AWB gain enable
#define   COM16_DENOISE                 ( 0x10 )    //   Enable de-noise auto adjustment
#define   COM16_EDGE    		            ( 0x20 )    //   Enable edge enhancement
#define REG_COM17                   ( 0x42 )        // Control 17
#define   COM17_AECWIN                  ( 0xc0 )    //   AEC window - must match COM4
#define   COM17_CBAR                    ( 0x08 )    //   DSP Color bar
#define REG_DENOISE_STRENGTH				( 0x4c )   			// De-noise strength

// size registers
#define REG_SCALING_XSC             0x70
#define REG_SCALING_YSC             0x71
#define REG_SCALING_DCWCTR          0x72
#define REG_SCALING_PCLK_DIV        0x73
#define REG_SCALING_PCLK_DELAY      0xa2

//--------------------------------------------------------------------------------------
// This matrix defines how the colors are generated, must be
// tweaked to adjust hue and saturation.
//
// Order: v-red, v-green, v-blue, u-red, u-green, u-blue
//
// They are nine-bit signed quantities, with the sign bit
// stored in 0x58.  Sign for v-red is bit 0, and up from there.
//--------------------------------------------------------------------------------------
#define REG_CMATRIX_BASE            ( 0x4f )
#define REG_CMATRIX_1            ( 0x4f )
#define REG_CMATRIX_2            ( 0x50 )
#define REG_CMATRIX_3            ( 0x51 )
#define REG_CMATRIX_4            ( 0x52 )
#define REG_CMATRIX_5            ( 0x53 )
#define REG_CMATRIX_6            ( 0x54 )
#define CMATRIX_LEN                   ( 6 )
#define REG_CMATRIX_SIGN            ( 0x58 )

#define REG_BRIGHT                  ( 0x55 )        // Brightness
#define REG_CONTRAST                 ( 0x56 )        // Contrast control
#define REG_GFIX                    ( 0x69 )        // Fix gain control
#define REG_GGAIN                   ( 0x6a )        // G channel AWB gain
#define REG_DBLV                   	( 0x6b )        // PLL control
#define REG_REG76                   ( 0x76 )        // OV's name
#define R76_BLKPCOR                   ( 0x80 )    //   Black pixel correction enable
#define R76_WHTPCOR                   ( 0x40 )    //   White pixel correction enable
#define REG_RGB444                  ( 0x8c )        // RGB 444 control
#define	R444_ENABLE                   ( 0x02 )    //   Turn on RGB444, overrides 5x5
#define	R444_RGBX                     ( 0x01 )    //   Empty nibble at end
#define R444_XBGR                 		 0x00
#define REG_HAECC1                  ( 0x9f )        // Hist AEC/AGC control 1
#define REG_HAECC2                  ( 0xa0 )        // Hist AEC/AGC control 2
#define REG_BD50MAX                 ( 0xa5 )        // 50hz banding step limit */
#define REG_HAECC3                  ( 0xa6 )        // Hist AEC/AGC control 3 */
#define REG_HAECC4                  ( 0xa7 )        // Hist AEC/AGC control 4 */
#define REG_HAECC5                  ( 0xa8 )        // Hist AEC/AGC control 5 */
#define REG_HAECC6                  ( 0xa9 )        // Hist AEC/AGC control 6 */
#define REG_HAECC7                  ( 0xaa )        // Hist AEC/AGC control 7 */
#define REG_BD60MAX                 ( 0xab )        // 60hz banding step limit */

// QVGA setting
#define COM7_QVGA                   0x00
#define HSTART_QVGA                 0x16
#define HSTOP_QVGA                  0x04
#define HREF_QVGA                   0x00
#define VSTART_QVGA                 0x02
#define VSTOP_QVGA                  0x7a
#define VREF_QVGA                   0x0a
#define COM3_QVGA                   0x04
#define COM14_QVGA                  0x19
#define SCALING_XSC_QVGA            0x3a
#define SCALING_YSC_QVGA            0x35
#define SCALING_DCWCTR_QVGA         0x11
#define SCALING_PCLK_DIV_QVGA       0xf1
#define SCALING_PCLK_DELAY_QVGA     0x02

// QQVGA setting
#define COM7_QQVGA                  0x00
#define HSTART_QQVGA                0x16
#define HSTOP_QQVGA                 0x04
#define HREF_QQVGA                  0xa4  //0x24? 0xa4?
#define VSTART_QQVGA                0x02
#define VSTOP_QQVGA                 0x7a
#define VREF_QQVGA                  0x0a
#define COM3_QQVGA                  0x04
#define COM14_QQVGA                 0x1a
#define SCALING_XSC_QQVGA           0x3a
#define SCALING_YSC_QQVGA           0x35
#define SCALING_DCWCTR_QQVGA        0x22
#define SCALING_PCLK_DIV_QQVGA      0xf2
#define SCALING_PCLK_DELAY_QQVGA    0x02


#define SCALING_XSC (0x70)
#define SCALING_YSC (0x71)
#define SCALING_DCWCTR (0x72)
#define SCALING_PCLK_DIV (0x73)
#define SCALING_PCLK_DELAY (0xA2)

#define COM14_CLOCK_DIV1 (0x00)
#define COM14_CLOCK_DIV2 (0x01)
#define COM14_CLOCK_DIV4 (0x02)
#define COM14_CLOCK_DIV8 (0x03)
#define COM14_CLOCK_DIV16 (0x04)

#define REG_MANU (0x67) // special effects register 1
#define REG_MANV (0x68) // special effects register 2

#define EM (0xf0)


struct regval_list
{
    uint8_t       reg_num;
    uint8_t       value;
};


static struct regval_list ov7670_effects[][4] = {
			{ {REG_TSLB, TSLB_YLAST}, 													{REG_MANU, 0xc0}, {REG_MANV, 0x80}, {EM, EM} }, // normal, no effect
			{ {REG_TSLB, TSLB_YLAST | TSLB_UV}, 								{REG_MANU, 0xa0}, {REG_MANV, 0x40}, {EM, EM} }, // Antique
			{ {REG_TSLB, TSLB_YLAST | TSLB_UV}, 								{REG_MANU, 0x80}, {REG_MANV, 0xc0}, {EM, EM} }, // Bluish
			{ {REG_TSLB, TSLB_YLAST | TSLB_UV}, 								{REG_MANU, 0x40}, {REG_MANV, 0x40}, {EM, EM} }, // Greenish
			{ {REG_TSLB, TSLB_YLAST | TSLB_UV}, 								{REG_MANU, 0xc0}, {REG_MANV, 0x80}, {EM, EM} }, // Redish
			{ {REG_TSLB, TSLB_YLAST | TSLB_UV}, 								{REG_MANU, 0x80}, {REG_MANV, 0x80}, {EM, EM} }, // B&W
			{ {REG_TSLB, TSLB_YLAST | TSLB_NEGATIVE}, 					{REG_MANU, 0x80}, {REG_MANV, 0x80}, {EM, EM} }, // Negative
			{ {REG_TSLB, TSLB_YLAST | TSLB_UV | TSLB_NEGATIVE}, {REG_MANU, 0x80}, {REG_MANV, 0x80}, {EM, EM} }, // B&W negative
};

static struct regval_list ov7670_qqvga[] = {
		{REG_HSTART,0x16},
		{REG_HSTOP,	0x04},
		{REG_HREF, 0x24},
		{REG_VSTART, 0x02},
		{REG_VSTOP, 0x7a},
		{REG_VREF, 0x0a},

		// scaling
    {REG_COM3, COM3_QQVGA},
    {REG_COM14, COM14_QQVGA},
    {REG_SCALING_XSC, SCALING_XSC_QQVGA},
    {REG_SCALING_YSC, SCALING_YSC_QQVGA},
    {REG_SCALING_DCWCTR, SCALING_DCWCTR_QQVGA},
    {REG_SCALING_PCLK_DIV, SCALING_PCLK_DIV_QQVGA},
    {REG_SCALING_PCLK_DELAY, SCALING_PCLK_DELAY_QQVGA},

		// scaling (old)
    /*
		{REG_COM3, COM3_DCWEN},
		{REG_COM14, COM14_DCWEN | COM14_MAN_SCAL | COM14_PCLK_DIV4 }, //  0x1a
		{SCALING_DCWCTR, SCALING_DCWCTR_QQVGA},
		{SCALING_PCLK_DIV, SCALING_PCLK_DIV_QQVGA},
		*/

		{EM, EM}, {EM, EM}
};

static struct regval_list ov7670_qvga[] = {
		{REG_HSTART,HSTART_QVGA},
		{REG_HSTOP,	HSTOP_QVGA},
		{REG_HREF, HREF_QVGA},
		{REG_VSTART, VSTART_QVGA},
		{REG_VSTOP, VSTOP_QVGA},
		{REG_VREF, VREF_QVGA},

		// scaling
		{REG_COM3, COM3_QVGA},
		{REG_COM14, COM14_QVGA},
		{REG_SCALING_XSC, SCALING_XSC_QVGA},
		{REG_SCALING_YSC, SCALING_YSC_QVGA},
		{REG_SCALING_DCWCTR, SCALING_DCWCTR_QVGA},
		{REG_SCALING_PCLK_DIV, SCALING_PCLK_DIV_QVGA},
		{REG_SCALING_PCLK_DELAY, SCALING_PCLK_DELAY_QVGA},

		{EM, EM}, {EM, EM}
};

static struct regval_list ov7670_fmt_rgb444[] =
{
		{REG_RGB444, R444_ENABLE | R444_XBGR},
		{REG_COM15, COM15_R01FE | COM15_RGB444 }, //  COM15_R00FF

		{REG_COM1, 0x40}, 	// Magic reserved bit
		{REG_COM9, 0x38}, 	// 16x gain ceiling; 0x8 is reserved bit

		{REG_CMATRIX_1, 0xb3},
		{REG_CMATRIX_2, 0xb3},
		{REG_CMATRIX_3, 0x00},
		{REG_CMATRIX_4, 0x3d},
		{REG_CMATRIX_5, 0xa7},
		{REG_CMATRIX_6, 0xe4},
		{REG_COM13, COM13_GAMMA|COM13_UVSAT|0x2},

		{REG_TSLB, TSLB_YLAST},

    {EM, EM}, {EM, EM}
};

static struct regval_list ov7670_fmt_rgb565[] = {
		{ REG_RGB444, 0 },
		{ REG_COM15, COM15_R00FF | COM15_RGB565 },

		{ REG_TSLB, TSLB_YLAST },
		{REG_COM1, 0x00}, 	// Magic reserved bit

		// 16x gain ceiling; 0x8 is reserved bit
		// 0x38 = 16x, 0x48 = 32x, 0x58 = 64x, 0x68 = 128x
		{REG_COM9, 0x38},

		{REG_CMATRIX_1, 0xb3},
		{REG_CMATRIX_2, 0xb3},
		{REG_CMATRIX_3, 0x00},
		{REG_CMATRIX_4, 0x3d},
		{REG_CMATRIX_5, 0xa7},
		{REG_CMATRIX_6, 0xe4},
		{REG_COM13, COM13_GAMMA|COM13_UVSAT},

		{ EM, EM }, { EM, EM }
};

static struct regval_list ov7670_fmt_rgb555[] = {
		{ REG_RGB444, 0 },
		{ REG_COM15, COM15_R00FF | COM15_RGB555 },

		{ REG_TSLB, TSLB_YLAST },

		{ REG_COM1, 0x00 },
		{ REG_COM9, 0x38 },     		// 16x gain ceiling; 0x8 is reserved bit

		{REG_CMATRIX_1, 0xb3},
		{REG_CMATRIX_2, 0xb3},
		{REG_CMATRIX_3, 0x00},
		{REG_CMATRIX_4, 0x3d},
		{REG_CMATRIX_5, 0xa7},
		{REG_CMATRIX_6, 0xe4},
		{REG_COM13, COM13_GAMMA|COM13_UVSAT},

		{ EM, EM }, { EM, EM }
};

static struct regval_list ov7670_fmt_yuv422[] =
{
		{ REG_RGB444, 0 },
		{ REG_COM15, COM15_R00FF },

		{ REG_TSLB, TSLB_YLAST },

		{ REG_COM1, 0x00 },

		// 16x gain ceiling; 0x8 is reserved bit
		// 0x38 = 16x, 0x48 = 32x, 0x58 = 64x, 0x68 = 128x
		{ REG_COM9, 0x68 },

		// 0xff - dark, 0x00 - medium, 0x7f - light
		{ REG_BRIGHT, 0x00 },

		{REG_CMATRIX_1, 0x80},
		{REG_CMATRIX_2, 0x80},
		{REG_CMATRIX_3, 0x00},
		{REG_CMATRIX_4, 0x22},
		{REG_CMATRIX_5, 0x5e},
		{REG_CMATRIX_6, 0x80},

    { REG_COM13, COM13_GAMMA | COM13_UVSAT | COM13_UVSWAP },

    {EM, EM},   {EM, EM}
};

static struct regval_list ov7670_default[] =
{
    //--------------------------------------------------------------------------
    // Gamma curve values
    //--------------------------------------------------------------------------
    { 0x7a, 0x20 },         { 0x7b, 0x10 },
    { 0x7c, 0x1e },         { 0x7d, 0x35 },
    { 0x7e, 0x5a },         { 0x7f, 0x69 },
    { 0x80, 0x76 },         { 0x81, 0x80 },
    { 0x82, 0x88 },         { 0x83, 0x8f },
    { 0x84, 0x96 },         { 0x85, 0xa3 },
    { 0x86, 0xaf },         { 0x87, 0xc4 },
    { 0x88, 0xd7 },         { 0x89, 0xe8 },

    //--------------------------------------------------------------------------
    // AGC and AEC parameters.  Note we start by disabling those features,
    // then turn them only after tweaking the values.
    //--------------------------------------------------------------------------
    { REG_COM8, COM8_FASTAEC | COM8_AECSTEP | COM8_BFILT },
    { REG_GAIN, 0 },        { REG_AECH, 0 },
    { REG_COM4, 0x40 }, // magic reserved bit
    //{ REG_COM9, 0x18 }, // 4x gain + magic rsvd bit
    { REG_BD50MAX, 0x05 },  { REG_BD60MAX, 0x07 },
    { REG_AEW, 0x95 },      { REG_AEB, 0x33 },
    { REG_VPT, 0xe3 },      { REG_HAECC1, 0x78 },
    { REG_HAECC2, 0x68 },   { 0xa1, 0x03 }, /* magic */
    { REG_HAECC3, 0xd8 },   { REG_HAECC4, 0xd8 },
    { REG_HAECC5, 0xf0 },   { REG_HAECC6, 0x90 },
    { REG_HAECC7, 0x94 },
    { REG_COM8, COM8_FASTAEC|COM8_AECSTEP|COM8_BFILT|COM8_AGC|COM8_AEC },

    //--------------------------------------------------------------------------
    // Almost all of these are magic "reserved" values.
    //--------------------------------------------------------------------------
    { REG_COM5, 0x61 },     { REG_COM6, 0x4b },
    { 0x16, 0x02 },         { REG_MVFP, 0x07 },
    { 0x21, 0x02 },         { 0x22, 0x91 },
    { 0x29, 0x07 },         { 0x33, 0x0b },
    { 0x35, 0x0b },         { 0x37, 0x1d },
    { 0x38, 0x71 },         { 0x39, 0x2a },
    { REG_COM12, 0x78 },    { 0x4d, 0x40 },
    { 0x4e, 0x20 },         { REG_GFIX, 0 },
    { 0x6b, 0x0a },         { 0x74, 0x10 },
    { 0x8d, 0x4f },         { 0x8e, 0 },
    { 0x8f, 0 },            { 0x90, 0 },
    { 0x91, 0 },            { 0x96, 0 },
    { 0x9a, 0 },            { 0xb0, 0x84 },
    { 0xb1, 0x0c },         { 0xb2, 0x0e },
    { 0xb3, 0x82 },         { 0xb8, 0x0a },

    //--------------------------------------------------------------------------
    // More reserved magic, some of which tweaks white balance
    //--------------------------------------------------------------------------
    { 0x43, 0x0a },         { 0x44, 0xf0 },
    { 0x45, 0x34 },         { 0x46, 0x58 },
    { 0x47, 0x28 },         { 0x48, 0x3a },
    { 0x59, 0x88 },         { 0x5a, 0x88 },
    { 0x5b, 0x44 },         { 0x5c, 0x67 },
    { 0x5d, 0x49 },         { 0x5e, 0x0e },
    { 0x6c, 0x0a },         { 0x6d, 0x55 },
    { 0x6e, 0x11 },         { 0x6f, 0x9f },     // "9e for advance AWB"
    { 0x6a, 0x40 },         { REG_BLUE, 0x40 },
    { REG_RED, 0x60 },
    { REG_COM8, COM8_FASTAEC|COM8_AECSTEP|COM8_BFILT|COM8_AGC|COM8_AEC|COM8_AWB },

    //--------------------------------------------------------------------------
    // Matrix coefficients
    //--------------------------------------------------------------------------
    { 0x4f, 0x80 },         { 0x50, 0x80 },
    { 0x51, 0 },            { 0x52, 0x22 },
    { 0x53, 0x5e },         { 0x54, 0x80 },
    { 0x58, 0x9e },

    { REG_COM16, COM16_AWBGAIN },   { REG_EDGE, 0 },
    { 0x75, 0x05 },         { 0x76, 0xe1 },
    { REG_DENOISE_STRENGTH, 0 }, { 0x77, 0x01 },
    //{ REG_COM13, 0xc3 },    { 0x4b, 0x09 },
    { 0x4b, 0x09 },
    { 0xc9, 0x60 },         // { REG_COM16, 0x38 },
    { REG_CONTRAST, 0x40 },

    { 0x34, 0x11 },         { REG_COM11, COM11_EXP|COM11_HZAUTO },
    { 0xa4, 0x88 },         { 0x96, 0 },
    { 0x97, 0x30 },         { 0x98, 0x20 },
    { 0x99, 0x30 },         { 0x9a, 0x84 },
    { 0x9b, 0x29 },         { 0x9c, 0x03 },
    { 0x9d, 0x4c },         { 0x9e, 0x3f },
    { 0x78, 0x04 },

    //--------------------------------------------------------------------------
    // Extra-weird stuff.  Some sort of multiplexor register
    //--------------------------------------------------------------------------
    { 0x79, 0x01 },         { 0xc8, 0xf0 },
    { 0x79, 0x0f },         { 0xc8, 0x00 },
    { 0x79, 0x10 },         { 0xc8, 0x7e },
    { 0x79, 0x0a },         { 0xc8, 0x80 },
    { 0x79, 0x0b },         { 0xc8, 0x01 },
    { 0x79, 0x0c },         { 0xc8, 0x0f },
    { 0x79, 0x0d },         { 0xc8, 0x20 },
    { 0x79, 0x09 },         { 0xc8, 0x80 },
    { 0x79, 0x02 },         { 0xc8, 0xc0 },
    { 0x79, 0x03 },         { 0xc8, 0x40 },
    { 0x79, 0x05 },         { 0xc8, 0x30 },
    { 0x79, 0x26 },

    {EM, EM},   {EM, EM}         // END MARKER
};

/*
static struct regval_list qqvga_rgb444[] = {
	{REG_COM7, COM7_RESET},
	{REG_CLKRC, 0x80}, 	// 30fps
	{REG_COM11 , COM11_50HZ | COM11_EXP},
	{REG_TSLB, TSLB_YLAST},
	{REG_COM7, COM7_RGB},
	{REG_RGB444, R444_ENABLE},
	{REG_COM15, COM15_R00FF | COM15_RGB565 },
	{REG_HSTART, 0x16},
	{REG_HSTOP, 0x04},
	{REG_HREF, 0x24},
	{REG_VSTART, 0x02},
	{REG_VSTOP, 0x7a},
	{REG_VREF, 0x0a},
	{REG_COM10, COM10_VS_NEG},
	{REG_COM3, COM3_DCWEN},
	{REG_COM14, COM14_DCWEN | COM14_MAN_SCAL | COM14_PCLK_DIV4 }, //  0x1a
	{SCALING_DCWCTR, SCALING_DCWCTR_QQVGA},
	{SCALING_PCLK_DIV, SCALING_PCLK_DIV_QQVGA},
	// MISC SETTINGS
	{REG_CMATRIX_1, 0x80},
	{REG_CMATRIX_2, 0x80},
	{REG_CMATRIX_3, 0x00},
	{REG_CMATRIX_4, 0x22},
	{REG_CMATRIX_5, 0x5e},
	{REG_CMATRIX_6, 0x80},
	{REG_CONTRAST, 0x40},
	{REG_CMATRIX_SIGN, 0x9e},
 	// AWB control
	{0x59, 0x88},
	{0x5a, 0x88},
	{0x5b, 0x44},
	{0x5c, 0x67},
	{0x5d, 0x49},
	{0x5e, 0x0e},
	{REG_GFIX, 	0x00},
	{REG_GGAIN, 0x40},
	{REG_DBLV,	0x0a},
	// more AWB controls
	{0x6c,0x0a},
	{0x6d,0x55},
	{0x6e,0x11},
	{0x6f,0x9f},
	// mystery reg
	{0xb0, 0x84},
	{EM, EM}, {EM, EM}
};
*/


#endif  // #ifndef __OV7670_CONFIG_H__
