

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_update_i7_l_j7'
================================================================
* Date:           Thu Sep  7 08:25:17 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.746 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  1.700 us|  1.700 us|  170|  170|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_update_i7_l_j7  |      168|      168|        26|          1|          1|   144|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j7 = alloca i32 1"   --->   Operation 29 'alloca' 'j7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i7 = alloca i32 1"   --->   Operation 30 'alloca' 'i7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v345, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten32"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i7"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j7"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc51.i"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i8 %indvar_flatten32" [bert_layer.cpp:141]   --->   Operation 37 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.55ns)   --->   "%icmp_ln141 = icmp_eq  i8 %indvar_flatten32_load, i8 144" [bert_layer.cpp:141]   --->   Operation 38 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln141_1 = add i8 %indvar_flatten32_load, i8 1" [bert_layer.cpp:141]   --->   Operation 39 'add' 'add_ln141_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc54.i, void %for.inc.i29.preheader.exitStub" [bert_layer.cpp:141]   --->   Operation 40 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%j7_load = load i4 %j7" [bert_layer.cpp:142]   --->   Operation 41 'load' 'j7_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i7_load = load i4 %i7" [bert_layer.cpp:141]   --->   Operation 42 'load' 'i7_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.73ns)   --->   "%add_ln141 = add i4 %i7_load, i4 1" [bert_layer.cpp:141]   --->   Operation 43 'add' 'add_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln142 = icmp_eq  i4 %j7_load, i4 12" [bert_layer.cpp:142]   --->   Operation 44 'icmp' 'icmp_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.02ns)   --->   "%select_ln141 = select i1 %icmp_ln142, i4 0, i4 %j7_load" [bert_layer.cpp:141]   --->   Operation 45 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.02ns)   --->   "%select_ln141_1 = select i1 %icmp_ln142, i4 %add_ln141, i4 %i7_load" [bert_layer.cpp:141]   --->   Operation 46 'select' 'select_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln141 = trunc i4 %select_ln141_1" [bert_layer.cpp:141]   --->   Operation 47 'trunc' 'trunc_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast17_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln141_1, i32 2, i32 3" [bert_layer.cpp:141]   --->   Operation 48 'partselect' 'p_cast17_mid2_v' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.95ns)   --->   "%switch_ln150 = switch i2 %trunc_ln141, void %arrayidx502.i72.case.3, i2 0, void %arrayidx502.i72.case.0, i2 1, void %arrayidx502.i72.case.1, i2 2, void %arrayidx502.i72.case.2" [bert_layer.cpp:150]   --->   Operation 49 'switch' 'switch_ln150' <Predicate = (!icmp_ln141)> <Delay = 0.95>
ST_1 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln142 = add i4 %select_ln141, i4 1" [bert_layer.cpp:142]   --->   Operation 50 'add' 'add_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln142 = store i8 %add_ln141_1, i8 %indvar_flatten32" [bert_layer.cpp:142]   --->   Operation 51 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %select_ln141_1, i4 %i7" [bert_layer.cpp:142]   --->   Operation 52 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln142 = store i4 %add_ln142, i4 %j7" [bert_layer.cpp:142]   --->   Operation 53 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc51.i" [bert_layer.cpp:142]   --->   Operation 54 'br' 'br_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.74>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i4 %select_ln141_1" [bert_layer.cpp:141]   --->   Operation 55 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr i32 %inp_sumRow, i64 0, i64 %zext_ln141" [bert_layer.cpp:141]   --->   Operation 56 'getelementptr' 'inp_sumRow_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:141]   --->   Operation 57 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast17_mid2_v, i4 0" [bert_layer.cpp:144]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast17_mid2_v, i2 0" [bert_layer.cpp:144]   --->   Operation 59 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i4 %tmp_23" [bert_layer.cpp:144]   --->   Operation 60 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln144 = sub i6 %tmp_s, i6 %zext_ln144" [bert_layer.cpp:144]   --->   Operation 61 'sub' 'sub_ln144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln144_1 = zext i4 %select_ln141" [bert_layer.cpp:144]   --->   Operation 62 'zext' 'zext_ln144_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln144 = add i6 %sub_ln144, i6 %zext_ln144_1" [bert_layer.cpp:144]   --->   Operation 63 'add' 'add_ln144' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln144_2 = zext i6 %add_ln144" [bert_layer.cpp:144]   --->   Operation 64 'zext' 'zext_ln144_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%v123_addr = getelementptr i32 %v123, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:144]   --->   Operation 65 'getelementptr' 'v123_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%v123_1_addr = getelementptr i32 %v123_1, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:144]   --->   Operation 66 'getelementptr' 'v123_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%v123_2_addr = getelementptr i32 %v123_2, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:144]   --->   Operation 67 'getelementptr' 'v123_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%v123_3_addr = getelementptr i32 %v123_3, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:144]   --->   Operation 68 'getelementptr' 'v123_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%v124_addr = getelementptr i8 %v124, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:150]   --->   Operation 69 'getelementptr' 'v124_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%v124_1_addr = getelementptr i8 %v124_1, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:150]   --->   Operation 70 'getelementptr' 'v124_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%v124_2_addr = getelementptr i8 %v124_2, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:150]   --->   Operation 71 'getelementptr' 'v124_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%v124_3_addr = getelementptr i8 %v124_3, i64 0, i64 %zext_ln144_2" [bert_layer.cpp:150]   --->   Operation 72 'getelementptr' 'v124_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%v123_load = load i6 %v123_addr" [bert_layer.cpp:144]   --->   Operation 73 'load' 'v123_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%v123_1_load = load i6 %v123_1_addr" [bert_layer.cpp:144]   --->   Operation 74 'load' 'v123_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%v123_2_load = load i6 %v123_2_addr" [bert_layer.cpp:144]   --->   Operation 75 'load' 'v123_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%v123_3_load = load i6 %v123_3_addr" [bert_layer.cpp:144]   --->   Operation 76 'load' 'v123_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>

State 3 <SV = 2> <Delay = 5.08>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load i4 %inp_sumRow_addr" [bert_layer.cpp:141]   --->   Operation 77 'load' 'inp_sumRow_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 78 [1/2] (3.25ns)   --->   "%v123_load = load i6 %v123_addr" [bert_layer.cpp:144]   --->   Operation 78 'load' 'v123_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 79 [1/2] (3.25ns)   --->   "%v123_1_load = load i6 %v123_1_addr" [bert_layer.cpp:144]   --->   Operation 79 'load' 'v123_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 80 [1/2] (3.25ns)   --->   "%v123_2_load = load i6 %v123_2_addr" [bert_layer.cpp:144]   --->   Operation 80 'load' 'v123_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 81 [1/2] (3.25ns)   --->   "%v123_3_load = load i6 %v123_3_addr" [bert_layer.cpp:144]   --->   Operation 81 'load' 'v123_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_3 : Operation 82 [1/1] (1.82ns)   --->   "%v76 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %v123_load, i32 %v123_1_load, i32 %v123_2_load, i32 %v123_3_load, i2 %trunc_ln141" [bert_layer.cpp:144]   --->   Operation 82 'mux' 'v76' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 83 [16/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 83 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 84 [15/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 84 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 85 [14/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 85 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 86 [13/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 86 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 87 [12/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 87 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 88 [11/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 88 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 89 [10/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 89 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 90 [9/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 90 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 91 [8/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 91 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 92 [7/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 92 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 93 [6/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 93 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 94 [5/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 94 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 95 [4/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 95 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 96 [3/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 96 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 97 [1/1] (0.00ns)   --->   "%v345_addr = getelementptr i32 %v345, i64 0, i64 %zext_ln141" [bert_layer.cpp:141]   --->   Operation 97 'getelementptr' 'v345_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 98 [2/2] (2.32ns)   --->   "%v345_load = load i4 %v345_addr" [bert_layer.cpp:141]   --->   Operation 98 'load' 'v345_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 99 [2/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 99 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 100 [1/2] (2.32ns)   --->   "%v345_load = load i4 %v345_addr" [bert_layer.cpp:141]   --->   Operation 100 'load' 'v345_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 101 [1/16] (6.07ns)   --->   "%v78 = fdiv i32 %v76, i32 %inp_sumRow_load" [bert_layer.cpp:146]   --->   Operation 101 'fdiv' 'v78' <Predicate = true> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.70>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln141 = bitcast i32 %v345_load" [bert_layer.cpp:141]   --->   Operation 102 'bitcast' 'bitcast_ln141' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [4/4] (5.70ns)   --->   "%v80 = fmul i32 %v78, i32 %bitcast_ln141" [bert_layer.cpp:148]   --->   Operation 103 'fmul' 'v80' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.70>
ST_21 : Operation 104 [3/4] (5.70ns)   --->   "%v80 = fmul i32 %v78, i32 %bitcast_ln141" [bert_layer.cpp:148]   --->   Operation 104 'fmul' 'v80' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 5.70>
ST_22 : Operation 105 [2/4] (5.70ns)   --->   "%v80 = fmul i32 %v78, i32 %bitcast_ln141" [bert_layer.cpp:148]   --->   Operation 105 'fmul' 'v80' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.70>
ST_23 : Operation 106 [1/4] (5.70ns)   --->   "%v80 = fmul i32 %v78, i32 %bitcast_ln141" [bert_layer.cpp:148]   --->   Operation 106 'fmul' 'v80' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.88>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %v80" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 107 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 108 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 109 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_34 = trunc i32 %data_V"   --->   Operation 110 'trunc' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 111 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 112 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 112 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 113 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 114 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 115 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 116 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.42>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_34, i1 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 117 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 118 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 119 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 120 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 121 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_51 = shl i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 122 'shl' 'r_V_51' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 123 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 124 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_51, i32 24, i32 31"   --->   Operation 125 'partselect' 'tmp_24' <Predicate = (!isNeg)> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_24"   --->   Operation 126 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 5.48>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_update_i7_l_j7_str"   --->   Operation 127 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 128 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:143]   --->   Operation 129 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [bert_layer.cpp:142]   --->   Operation 130 'specloopname' 'specloopname_ln142' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (1.91ns)   --->   "%result_V_5 = sub i8 0, i8 %val"   --->   Operation 131 'sub' 'result_V_5' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 132 [1/1] (1.24ns)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_5, i8 %val" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 132 'select' 'result_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 133 [1/1] (2.32ns)   --->   "%store_ln150 = store i8 %result_V, i6 %v124_2_addr" [bert_layer.cpp:150]   --->   Operation 133 'store' 'store_ln150' <Predicate = (trunc_ln141 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx502.i72.exit" [bert_layer.cpp:150]   --->   Operation 134 'br' 'br_ln150' <Predicate = (trunc_ln141 == 2)> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (2.32ns)   --->   "%store_ln150 = store i8 %result_V, i6 %v124_1_addr" [bert_layer.cpp:150]   --->   Operation 135 'store' 'store_ln150' <Predicate = (trunc_ln141 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx502.i72.exit" [bert_layer.cpp:150]   --->   Operation 136 'br' 'br_ln150' <Predicate = (trunc_ln141 == 1)> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (2.32ns)   --->   "%store_ln150 = store i8 %result_V, i6 %v124_addr" [bert_layer.cpp:150]   --->   Operation 137 'store' 'store_ln150' <Predicate = (trunc_ln141 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx502.i72.exit" [bert_layer.cpp:150]   --->   Operation 138 'br' 'br_ln150' <Predicate = (trunc_ln141 == 0)> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (2.32ns)   --->   "%store_ln150 = store i8 %result_V, i6 %v124_3_addr" [bert_layer.cpp:150]   --->   Operation 139 'store' 'store_ln150' <Predicate = (trunc_ln141 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 36> <RAM>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln150 = br void %arrayidx502.i72.exit" [bert_layer.cpp:150]   --->   Operation 140 'br' 'br_ln150' <Predicate = (trunc_ln141 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inp_sumRow]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v345]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v123]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v123_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v123_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v123_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v124]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v124_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v124_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v124_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j7                    (alloca           ) [ 010000000000000000000000000]
i7                    (alloca           ) [ 010000000000000000000000000]
indvar_flatten32      (alloca           ) [ 010000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000000]
br_ln0                (br               ) [ 000000000000000000000000000]
indvar_flatten32_load (load             ) [ 000000000000000000000000000]
icmp_ln141            (icmp             ) [ 011111111111111111111111110]
add_ln141_1           (add              ) [ 000000000000000000000000000]
br_ln141              (br               ) [ 000000000000000000000000000]
j7_load               (load             ) [ 000000000000000000000000000]
i7_load               (load             ) [ 000000000000000000000000000]
add_ln141             (add              ) [ 000000000000000000000000000]
icmp_ln142            (icmp             ) [ 000000000000000000000000000]
select_ln141          (select           ) [ 011000000000000000000000000]
select_ln141_1        (select           ) [ 011000000000000000000000000]
trunc_ln141           (trunc            ) [ 011111111111111111111111111]
p_cast17_mid2_v       (partselect       ) [ 011000000000000000000000000]
switch_ln150          (switch           ) [ 000000000000000000000000000]
add_ln142             (add              ) [ 000000000000000000000000000]
store_ln142           (store            ) [ 000000000000000000000000000]
store_ln142           (store            ) [ 000000000000000000000000000]
store_ln142           (store            ) [ 000000000000000000000000000]
br_ln142              (br               ) [ 000000000000000000000000000]
zext_ln141            (zext             ) [ 010111111111111111100000000]
inp_sumRow_addr       (getelementptr    ) [ 010100000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000000000]
tmp_23                (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln144            (zext             ) [ 000000000000000000000000000]
sub_ln144             (sub              ) [ 000000000000000000000000000]
zext_ln144_1          (zext             ) [ 000000000000000000000000000]
add_ln144             (add              ) [ 000000000000000000000000000]
zext_ln144_2          (zext             ) [ 000000000000000000000000000]
v123_addr             (getelementptr    ) [ 010100000000000000000000000]
v123_1_addr           (getelementptr    ) [ 010100000000000000000000000]
v123_2_addr           (getelementptr    ) [ 010100000000000000000000000]
v123_3_addr           (getelementptr    ) [ 010100000000000000000000000]
v124_addr             (getelementptr    ) [ 010111111111111111111111111]
v124_1_addr           (getelementptr    ) [ 010111111111111111111111111]
v124_2_addr           (getelementptr    ) [ 010111111111111111111111111]
v124_3_addr           (getelementptr    ) [ 010111111111111111111111111]
inp_sumRow_load       (load             ) [ 010011111111111111110000000]
v123_load             (load             ) [ 000000000000000000000000000]
v123_1_load           (load             ) [ 000000000000000000000000000]
v123_2_load           (load             ) [ 000000000000000000000000000]
v123_3_load           (load             ) [ 000000000000000000000000000]
v76                   (mux              ) [ 010011111111111111110000000]
v345_addr             (getelementptr    ) [ 010000000000000000010000000]
v345_load             (load             ) [ 010000000000000000001000000]
v78                   (fdiv             ) [ 010000000000000000001111000]
bitcast_ln141         (bitcast          ) [ 010000000000000000000111000]
v80                   (fmul             ) [ 010000000000000000000000100]
data_V                (bitcast          ) [ 000000000000000000000000000]
p_Result_s            (bitselect        ) [ 010000000000000000000000011]
xs_exp_V              (partselect       ) [ 000000000000000000000000000]
p_Result_34           (trunc            ) [ 010000000000000000000000010]
zext_ln346            (zext             ) [ 000000000000000000000000000]
add_ln346             (add              ) [ 000000000000000000000000000]
isNeg                 (bitselect        ) [ 010000000000000000000000010]
sub_ln1512            (sub              ) [ 000000000000000000000000000]
sext_ln1512           (sext             ) [ 000000000000000000000000000]
ush                   (select           ) [ 010000000000000000000000010]
mantissa              (bitconcatenate   ) [ 000000000000000000000000000]
zext_ln15             (zext             ) [ 000000000000000000000000000]
sext_ln1488           (sext             ) [ 000000000000000000000000000]
zext_ln1488           (zext             ) [ 000000000000000000000000000]
r_V                   (lshr             ) [ 000000000000000000000000000]
r_V_51                (shl              ) [ 000000000000000000000000000]
tmp                   (bitselect        ) [ 000000000000000000000000000]
zext_ln818            (zext             ) [ 000000000000000000000000000]
tmp_24                (partselect       ) [ 000000000000000000000000000]
val                   (select           ) [ 010000000000000000000000001]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000000]
empty                 (speclooptripcount) [ 000000000000000000000000000]
specpipeline_ln143    (specpipeline     ) [ 000000000000000000000000000]
specloopname_ln142    (specloopname     ) [ 000000000000000000000000000]
result_V_5            (sub              ) [ 000000000000000000000000000]
result_V              (select           ) [ 000000000000000000000000000]
store_ln150           (store            ) [ 000000000000000000000000000]
br_ln150              (br               ) [ 000000000000000000000000000]
store_ln150           (store            ) [ 000000000000000000000000000]
br_ln150              (br               ) [ 000000000000000000000000000]
store_ln150           (store            ) [ 000000000000000000000000000]
br_ln150              (br               ) [ 000000000000000000000000000]
store_ln150           (store            ) [ 000000000000000000000000000]
br_ln150              (br               ) [ 000000000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inp_sumRow">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_sumRow"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v345">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v345"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v123">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v123"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v123_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v123_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="v123_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v123_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v123_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v123_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v124">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v124"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="v124_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v124_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="v124_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v124_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v124_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v124_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i1.i23.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i55.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i55.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_update_i7_l_j7_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="j7_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j7/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i7_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i7/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten32_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten32/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inp_sumRow_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_sumRow_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_sumRow_load/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="v123_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="6" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v123_addr/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="v123_1_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="6" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v123_1_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="v123_2_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v123_2_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="v123_3_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v123_3_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="v124_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v124_addr/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="v124_1_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v124_1_addr/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="v124_2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="6" slack="0"/>
<pin id="177" dir="1" index="3" bw="6" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v124_2_addr/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="v124_3_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="24"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v124_3_addr/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v123_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v123_1_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="6" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v123_2_load/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v123_3_load/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="v345_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="4" slack="16"/>
<pin id="215" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v345_addr/18 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v345_load/18 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln150_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="24"/>
<pin id="226" dir="0" index="1" bw="8" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/26 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln150_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="24"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/26 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln150_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="24"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/26 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln150_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="24"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/26 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v80/20 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v78/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln0_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="8" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="indvar_flatten32_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten32_load/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="icmp_ln141_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="8" slack="0"/>
<pin id="273" dir="1" index="2" bw="1" slack="24"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="add_ln141_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141_1/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="j7_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j7_load/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="i7_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="0"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i7_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln141_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln142_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln142/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="select_ln141_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln141_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln141_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="trunc_ln141_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="4" slack="0"/>
<pin id="318" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln141/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_cast17_mid2_v_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="2" slack="0"/>
<pin id="322" dir="0" index="1" bw="4" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="0" index="3" bw="3" slack="0"/>
<pin id="325" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast17_mid2_v/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="add_ln142_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln142/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln142_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln142_store_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="0"/>
<pin id="344" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln142_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln141_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="0" index="1" bw="2" slack="1"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_23_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="1"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln144_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="4" slack="0"/>
<pin id="371" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sub_ln144_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln144/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln144_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="4" slack="1"/>
<pin id="381" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_1/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln144_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="6" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln144_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144_2/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="v76_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="0" index="3" bw="32" slack="0"/>
<pin id="405" dir="0" index="4" bw="32" slack="0"/>
<pin id="406" dir="0" index="5" bw="2" slack="2"/>
<pin id="407" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="v76/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="bitcast_ln141_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="1"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln141/20 "/>
</bind>
</comp>

<comp id="417" class="1004" name="data_V_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/24 "/>
</bind>
</comp>

<comp id="420" class="1004" name="p_Result_s_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="428" class="1004" name="xs_exp_V_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="32" slack="0"/>
<pin id="431" dir="0" index="2" bw="6" slack="0"/>
<pin id="432" dir="0" index="3" bw="6" slack="0"/>
<pin id="433" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/24 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_Result_34_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_34/24 "/>
</bind>
</comp>

<comp id="442" class="1004" name="zext_ln346_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="8" slack="0"/>
<pin id="444" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln346/24 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln346_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="8" slack="0"/>
<pin id="448" dir="0" index="1" bw="8" slack="0"/>
<pin id="449" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln346/24 "/>
</bind>
</comp>

<comp id="452" class="1004" name="isNeg_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="9" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/24 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sub_ln1512_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="0"/>
<pin id="463" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/24 "/>
</bind>
</comp>

<comp id="466" class="1004" name="sext_ln1512_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="0"/>
<pin id="468" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/24 "/>
</bind>
</comp>

<comp id="470" class="1004" name="ush_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="0" index="2" bw="9" slack="0"/>
<pin id="474" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/24 "/>
</bind>
</comp>

<comp id="478" class="1004" name="mantissa_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="25" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="0" index="2" bw="23" slack="1"/>
<pin id="482" dir="0" index="3" bw="1" slack="0"/>
<pin id="483" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/25 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln15_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="25" slack="0"/>
<pin id="489" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/25 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln1488_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="9" slack="1"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/25 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln1488_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="9" slack="0"/>
<pin id="496" dir="1" index="1" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/25 "/>
</bind>
</comp>

<comp id="498" class="1004" name="r_V_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="25" slack="0"/>
<pin id="500" dir="0" index="1" bw="32" slack="0"/>
<pin id="501" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/25 "/>
</bind>
</comp>

<comp id="504" class="1004" name="r_V_51_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="25" slack="0"/>
<pin id="506" dir="0" index="1" bw="32" slack="0"/>
<pin id="507" dir="1" index="2" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_51/25 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="55" slack="0"/>
<pin id="513" dir="0" index="2" bw="6" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/25 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln818_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/25 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_24_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="55" slack="0"/>
<pin id="525" dir="0" index="2" bw="6" slack="0"/>
<pin id="526" dir="0" index="3" bw="6" slack="0"/>
<pin id="527" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/25 "/>
</bind>
</comp>

<comp id="532" class="1004" name="val_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="8" slack="0"/>
<pin id="536" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/25 "/>
</bind>
</comp>

<comp id="539" class="1004" name="result_V_5_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="8" slack="1"/>
<pin id="542" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_5/26 "/>
</bind>
</comp>

<comp id="544" class="1004" name="result_V_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="2"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="0" index="2" bw="8" slack="1"/>
<pin id="548" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/26 "/>
</bind>
</comp>

<comp id="554" class="1005" name="j7_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="4" slack="0"/>
<pin id="556" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j7 "/>
</bind>
</comp>

<comp id="561" class="1005" name="i7_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="4" slack="0"/>
<pin id="563" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i7 "/>
</bind>
</comp>

<comp id="568" class="1005" name="indvar_flatten32_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="0"/>
<pin id="570" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten32 "/>
</bind>
</comp>

<comp id="575" class="1005" name="icmp_ln141_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="24"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="579" class="1005" name="select_ln141_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="4" slack="1"/>
<pin id="581" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln141 "/>
</bind>
</comp>

<comp id="584" class="1005" name="select_ln141_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="1"/>
<pin id="586" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln141_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="trunc_ln141_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="2" slack="2"/>
<pin id="591" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln141 "/>
</bind>
</comp>

<comp id="594" class="1005" name="p_cast17_mid2_v_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="2" slack="1"/>
<pin id="596" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_cast17_mid2_v "/>
</bind>
</comp>

<comp id="600" class="1005" name="zext_ln141_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="16"/>
<pin id="602" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="605" class="1005" name="inp_sumRow_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="4" slack="1"/>
<pin id="607" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="v123_addr_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="1"/>
<pin id="612" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v123_addr "/>
</bind>
</comp>

<comp id="615" class="1005" name="v123_1_addr_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="6" slack="1"/>
<pin id="617" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v123_1_addr "/>
</bind>
</comp>

<comp id="620" class="1005" name="v123_2_addr_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="6" slack="1"/>
<pin id="622" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v123_2_addr "/>
</bind>
</comp>

<comp id="625" class="1005" name="v123_3_addr_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="1"/>
<pin id="627" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="v123_3_addr "/>
</bind>
</comp>

<comp id="630" class="1005" name="v124_addr_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="6" slack="24"/>
<pin id="632" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="v124_addr "/>
</bind>
</comp>

<comp id="635" class="1005" name="v124_1_addr_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="6" slack="24"/>
<pin id="637" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="v124_1_addr "/>
</bind>
</comp>

<comp id="640" class="1005" name="v124_2_addr_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="6" slack="24"/>
<pin id="642" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="v124_2_addr "/>
</bind>
</comp>

<comp id="645" class="1005" name="v124_3_addr_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="6" slack="24"/>
<pin id="647" dir="1" index="1" bw="6" slack="24"/>
</pin_list>
<bind>
<opset="v124_3_addr "/>
</bind>
</comp>

<comp id="650" class="1005" name="inp_sumRow_load_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_sumRow_load "/>
</bind>
</comp>

<comp id="655" class="1005" name="v76_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v76 "/>
</bind>
</comp>

<comp id="660" class="1005" name="v345_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="4" slack="1"/>
<pin id="662" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v345_addr "/>
</bind>
</comp>

<comp id="665" class="1005" name="v345_load_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="1"/>
<pin id="667" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v345_load "/>
</bind>
</comp>

<comp id="670" class="1005" name="v78_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="1"/>
<pin id="672" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v78 "/>
</bind>
</comp>

<comp id="675" class="1005" name="bitcast_ln141_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln141 "/>
</bind>
</comp>

<comp id="680" class="1005" name="v80_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v80 "/>
</bind>
</comp>

<comp id="685" class="1005" name="p_Result_s_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="2"/>
<pin id="687" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="690" class="1005" name="p_Result_34_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="23" slack="1"/>
<pin id="692" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_34 "/>
</bind>
</comp>

<comp id="695" class="1005" name="isNeg_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="700" class="1005" name="ush_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="9" slack="1"/>
<pin id="702" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ush "/>
</bind>
</comp>

<comp id="705" class="1005" name="val_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="1"/>
<pin id="707" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="56" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="56" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="56" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="131" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="138" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="145" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="152" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="56" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="267" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="292"><net_src comp="285" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="40" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="282" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="282" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="294" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="288" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="285" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="308" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="308" pin="3"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="46" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="334"><net_src comp="300" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="40" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="276" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="345"><net_src comp="308" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="330" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="351" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="372"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="355" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="369" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="386"><net_src comp="373" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="395"><net_src comp="388" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="397"><net_src comp="388" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="408"><net_src comp="62" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="409"><net_src comp="187" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="193" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="199" pin="3"/><net_sink comp="400" pin=3"/></net>

<net id="412"><net_src comp="205" pin="3"/><net_sink comp="400" pin=4"/></net>

<net id="416"><net_src comp="413" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="417" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="70" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="417" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="428" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="76" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="78" pin="0"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="80" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="428" pin="4"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="460" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="452" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="446" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="484"><net_src comp="82" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="84" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="486"><net_src comp="86" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="490"><net_src comp="478" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="491" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="487" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="487" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="494" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="515"><net_src comp="88" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="498" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="90" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="92" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="504" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="530"><net_src comp="90" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="522" pin=3"/></net>

<net id="537"><net_src comp="518" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="538"><net_src comp="522" pin="4"/><net_sink comp="532" pin=2"/></net>

<net id="543"><net_src comp="32" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="549"><net_src comp="539" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="550"><net_src comp="544" pin="3"/><net_sink comp="224" pin=1"/></net>

<net id="551"><net_src comp="544" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="552"><net_src comp="544" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="553"><net_src comp="544" pin="3"/><net_sink comp="239" pin=1"/></net>

<net id="557"><net_src comp="106" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="560"><net_src comp="554" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="564"><net_src comp="110" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="571"><net_src comp="114" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="574"><net_src comp="568" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="578"><net_src comp="270" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="300" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="587"><net_src comp="308" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="592"><net_src comp="316" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="400" pin=5"/></net>

<net id="597"><net_src comp="320" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="603"><net_src comp="351" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="608"><net_src comp="118" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="613"><net_src comp="131" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="618"><net_src comp="138" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="623"><net_src comp="145" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="628"><net_src comp="152" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="633"><net_src comp="159" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="638"><net_src comp="166" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="643"><net_src comp="173" pin="3"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="648"><net_src comp="180" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="653"><net_src comp="125" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="658"><net_src comp="400" pin="6"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="663"><net_src comp="211" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="668"><net_src comp="218" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="673"><net_src comp="248" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="678"><net_src comp="413" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="683"><net_src comp="244" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="688"><net_src comp="420" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="693"><net_src comp="438" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="698"><net_src comp="452" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="703"><net_src comp="470" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="708"><net_src comp="532" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="710"><net_src comp="705" pin="1"/><net_sink comp="544" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v124 | {26 }
	Port: v124_1 | {26 }
	Port: v124_2 | {26 }
	Port: v124_3 | {26 }
 - Input state : 
	Port: Self_attention_Pipeline_l_update_i7_l_j7 : inp_sumRow | {2 3 }
	Port: Self_attention_Pipeline_l_update_i7_l_j7 : v345 | {18 19 }
	Port: Self_attention_Pipeline_l_update_i7_l_j7 : v123 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i7_l_j7 : v123_1 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i7_l_j7 : v123_2 | {2 3 }
	Port: Self_attention_Pipeline_l_update_i7_l_j7 : v123_3 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten32_load : 1
		icmp_ln141 : 2
		add_ln141_1 : 2
		br_ln141 : 3
		j7_load : 1
		i7_load : 1
		add_ln141 : 2
		icmp_ln142 : 2
		select_ln141 : 3
		select_ln141_1 : 3
		trunc_ln141 : 4
		p_cast17_mid2_v : 4
		switch_ln150 : 5
		add_ln142 : 4
		store_ln142 : 3
		store_ln142 : 4
		store_ln142 : 5
	State 2
		inp_sumRow_addr : 1
		inp_sumRow_load : 2
		zext_ln144 : 1
		sub_ln144 : 2
		add_ln144 : 3
		zext_ln144_2 : 4
		v123_addr : 5
		v123_1_addr : 5
		v123_2_addr : 5
		v123_3_addr : 5
		v124_addr : 5
		v124_1_addr : 5
		v124_2_addr : 5
		v124_3_addr : 5
		v123_load : 6
		v123_1_load : 6
		v123_2_load : 6
		v123_3_load : 6
	State 3
		v76 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		v345_load : 1
	State 19
	State 20
		v80 : 1
	State 21
	State 22
	State 23
	State 24
		p_Result_s : 1
		xs_exp_V : 1
		p_Result_34 : 1
		zext_ln346 : 2
		add_ln346 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
	State 25
		zext_ln15 : 1
		zext_ln1488 : 1
		r_V : 2
		r_V_51 : 2
		tmp : 3
		zext_ln818 : 4
		tmp_24 : 3
		val : 5
	State 26
		result_V : 1
		store_ln150 : 2
		store_ln150 : 2
		store_ln150 : 2
		store_ln150 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_244       |    3    |   143   |   321   |
|----------|------------------------|---------|---------|---------|
|   lshr   |       r_V_fu_498       |    0    |    0    |   100   |
|----------|------------------------|---------|---------|---------|
|    shl   |      r_V_51_fu_504     |    0    |    0    |   100   |
|----------|------------------------|---------|---------|---------|
|          |   add_ln141_1_fu_276   |    0    |    0    |    15   |
|          |    add_ln141_fu_288    |    0    |    0    |    13   |
|    add   |    add_ln142_fu_330    |    0    |    0    |    13   |
|          |    add_ln144_fu_382    |    0    |    0    |    7    |
|          |    add_ln346_fu_446    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |    sub_ln144_fu_373    |    0    |    0    |    7    |
|    sub   |    sub_ln1512_fu_460   |    0    |    0    |    15   |
|          |    result_V_5_fu_539   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln141_fu_300  |    0    |    0    |    4    |
|          |  select_ln141_1_fu_308 |    0    |    0    |    4    |
|  select  |       ush_fu_470       |    0    |    0    |    9    |
|          |       val_fu_532       |    0    |    0    |    8    |
|          |     result_V_fu_544    |    0    |    0    |    8    |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln141_fu_270   |    0    |    0    |    11   |
|          |    icmp_ln142_fu_294   |    0    |    0    |    9    |
|----------|------------------------|---------|---------|---------|
|    mux   |       v76_fu_400       |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   fdiv   |       grp_fu_248       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln141_fu_316   |    0    |    0    |    0    |
|          |   p_Result_34_fu_438   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          | p_cast17_mid2_v_fu_320 |    0    |    0    |    0    |
|partselect|     xs_exp_V_fu_428    |    0    |    0    |    0    |
|          |      tmp_24_fu_522     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln141_fu_351   |    0    |    0    |    0    |
|          |    zext_ln144_fu_369   |    0    |    0    |    0    |
|          |   zext_ln144_1_fu_379  |    0    |    0    |    0    |
|   zext   |   zext_ln144_2_fu_388  |    0    |    0    |    0    |
|          |    zext_ln346_fu_442   |    0    |    0    |    0    |
|          |    zext_ln15_fu_487    |    0    |    0    |    0    |
|          |   zext_ln1488_fu_494   |    0    |    0    |    0    |
|          |    zext_ln818_fu_518   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_355      |    0    |    0    |    0    |
|bitconcatenate|      tmp_23_fu_362     |    0    |    0    |    0    |
|          |     mantissa_fu_478    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    p_Result_s_fu_420   |    0    |    0    |    0    |
| bitselect|      isNeg_fu_452      |    0    |    0    |    0    |
|          |       tmp_fu_510       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |   sext_ln1512_fu_466   |    0    |    0    |    0    |
|          |   sext_ln1488_fu_491   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |   143   |   694   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bitcast_ln141_reg_675 |   32   |
|       i7_reg_561       |    4   |
|   icmp_ln141_reg_575   |    1   |
|indvar_flatten32_reg_568|    8   |
| inp_sumRow_addr_reg_605|    4   |
| inp_sumRow_load_reg_650|   32   |
|      isNeg_reg_695     |    1   |
|       j7_reg_554       |    4   |
|   p_Result_34_reg_690  |   23   |
|   p_Result_s_reg_685   |    1   |
| p_cast17_mid2_v_reg_594|    2   |
| select_ln141_1_reg_584 |    4   |
|  select_ln141_reg_579  |    4   |
|   trunc_ln141_reg_589  |    2   |
|       ush_reg_700      |    9   |
|   v123_1_addr_reg_615  |    6   |
|   v123_2_addr_reg_620  |    6   |
|   v123_3_addr_reg_625  |    6   |
|    v123_addr_reg_610   |    6   |
|   v124_1_addr_reg_635  |    6   |
|   v124_2_addr_reg_640  |    6   |
|   v124_3_addr_reg_645  |    6   |
|    v124_addr_reg_630   |    6   |
|    v345_addr_reg_660   |    4   |
|    v345_load_reg_665   |   32   |
|       v76_reg_655      |   32   |
|       v78_reg_670      |   32   |
|       v80_reg_680      |   32   |
|       val_reg_705      |    8   |
|   zext_ln141_reg_600   |   64   |
+------------------------+--------+
|          Total         |   383  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_218 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_244    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  11.116 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   143  |   694  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   383  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   11   |   526  |   757  |
+-----------+--------+--------+--------+--------+
