

================================================================
== Vivado HLS Report for 'enqueue_dequeue_fram'
================================================================
* Date:           Fri Oct 30 21:10:54 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.486 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_to_bk  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_be  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vi  |      200|      200|         2|          -|          -|   100|    no    |
        |- write_to_vo  |      200|      200|         2|          -|          -|   100|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      0|      0|    512|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        1|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    149|    -|
|Register         |        -|      -|    172|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        1|      0|    172|    661|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      0|   ~0  |      3|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |edca_queues_U  |enqueue_dequeue_fbkb  |        1|  0|   0|    0|  1600|    8|     1|        12800|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |        1|  0|   0|    0|  1600|    8|     1|        12800|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln57_fu_346_p2     |     *    |      0|  0|  33|           2|           7|
    |mul_ln70_fu_322_p2     |     *    |      0|  0|  33|           2|           7|
    |mul_ln83_fu_298_p2     |     *    |      0|  0|  33|           2|           7|
    |mul_ln96_fu_274_p2     |     *    |      0|  0|  33|           2|           7|
    |add_ln101_fu_378_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln102_fu_389_p2    |     +    |      0|  0|  12|           3|           2|
    |add_ln57_fu_559_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln62_fu_564_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln63_fu_575_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln70_1_fu_527_p2   |     +    |      0|  0|  17|          10|           9|
    |add_ln70_fu_497_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln75_fu_502_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln76_fu_513_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln83_1_fu_465_p2   |     +    |      0|  0|  18|          11|          10|
    |add_ln83_fu_435_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln88_fu_440_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln89_fu_451_p2     |     +    |      0|  0|  12|           3|           2|
    |add_ln96_1_fu_403_p2   |     +    |      0|  0|  18|          11|          11|
    |add_ln96_fu_373_p2     |     +    |      0|  0|  16|           9|           9|
    |be_fu_486_p2           |     +    |      0|  0|  15|           7|           1|
    |bk_fu_548_p2           |     +    |      0|  0|  15|           7|           1|
    |vi_fu_424_p2           |     +    |      0|  0|  15|           7|           1|
    |vo_fu_362_p2           |     +    |      0|  0|  15|           7|           1|
    |icmp_ln52_fu_226_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln53_fu_332_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln56_fu_542_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln65_fu_232_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln66_fu_308_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln69_fu_480_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln78_fu_238_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln79_fu_284_p2    |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln82_fu_418_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln92_1_fu_254_p2  |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln92_fu_244_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln95_fu_356_p2    |   icmp   |      0|  0|  11|           7|           6|
    |or_ln92_fu_260_p2      |    or    |      0|  0|   2|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 512|         173|         146|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  50|         11|    1|         11|
    |ap_return             |   9|          2|    1|          2|
    |be_0_reg_173          |   9|          2|    7|         14|
    |bk_0_reg_184          |   9|          2|    7|         14|
    |edca_queues_address0  |  27|          5|   11|         55|
    |inout_frame_address0  |  27|          5|    7|         35|
    |vi_0_reg_162          |   9|          2|    7|         14|
    |vo_0_reg_151          |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 149|         31|   48|        159|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln57_reg_738               |   9|   0|    9|          0|
    |add_ln70_reg_720               |   9|   0|    9|          0|
    |add_ln83_reg_702               |   9|   0|    9|          0|
    |add_ln96_reg_684               |   9|   0|    9|          0|
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_return_preg                 |   1|   0|    1|          0|
    |available_spaces_be            |   3|   0|    3|          0|
    |available_spaces_be_s_reg_635  |   3|   0|    3|          0|
    |available_spaces_bk            |   3|   0|    3|          0|
    |available_spaces_bk_s_reg_653  |   3|   0|    3|          0|
    |available_spaces_vi            |   3|   0|    3|          0|
    |available_spaces_vi_s_reg_617  |   3|   0|    3|          0|
    |available_spaces_vo            |   3|   0|    3|          0|
    |available_spaces_vo_s_reg_599  |   3|   0|    3|          0|
    |be_0_reg_173                   |   7|   0|    7|          0|
    |be_reg_710                     |   7|   0|    7|          0|
    |bk_0_reg_184                   |   7|   0|    7|          0|
    |bk_reg_728                     |   7|   0|    7|          0|
    |mul_ln57_reg_666               |   7|   0|    9|          2|
    |mul_ln70_reg_648               |   7|   0|    9|          2|
    |mul_ln83_reg_630               |   7|   0|    9|          2|
    |mul_ln96_reg_612               |   7|   0|    9|          2|
    |p_0_reg_195                    |   1|   0|    1|          0|
    |vi_0_reg_162                   |   7|   0|    7|          0|
    |vi_reg_692                     |   7|   0|    7|          0|
    |vo_0_reg_151                   |   7|   0|    7|          0|
    |vo_reg_674                     |   7|   0|    7|          0|
    |write_pointer_be               |   2|   0|    2|          0|
    |write_pointer_be_loa_reg_643   |   2|   0|    2|          0|
    |write_pointer_bk               |   2|   0|    2|          0|
    |write_pointer_bk_loa_reg_661   |   2|   0|    2|          0|
    |write_pointer_vi               |   2|   0|    2|          0|
    |write_pointer_vi_loa_reg_625   |   2|   0|    2|          0|
    |write_pointer_vo               |   2|   0|    2|          0|
    |write_pointer_vo_loa_reg_607   |   2|   0|    2|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 172|   0|  180|          8|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_start              |  in |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_done               | out |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_idle               | out |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_ready              | out |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ap_return             | out |    1| ap_ctrl_hs | enqueue_dequeue_fram | return value |
|ac                    |  in |    2|   ap_none  |          ac          |    scalar    |
|inout_frame_address0  | out |    7|  ap_memory |      inout_frame     |     array    |
|inout_frame_ce0       | out |    1|  ap_memory |      inout_frame     |     array    |
|inout_frame_q0        |  in |    8|  ap_memory |      inout_frame     |     array    |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 4 6 8 
2 --> 3 10 
3 --> 2 
4 --> 5 10 
5 --> 4 
6 --> 7 10 
7 --> 6 
8 --> 9 10 
9 --> 8 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac)" [fyp/edca.c:45]   --->   Operation 11 'read' 'ac_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.93ns)   --->   "%icmp_ln52 = icmp eq i2 %ac_read, 0" [fyp/edca.c:52]   --->   Operation 12 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln52, label %1, label %4" [fyp/edca.c:52]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.93ns)   --->   "%icmp_ln65 = icmp eq i2 %ac_read, 1" [fyp/edca.c:65]   --->   Operation 14 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln52)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln65, label %5, label %8" [fyp/edca.c:65]   --->   Operation 15 'br' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.93ns)   --->   "%icmp_ln78 = icmp eq i2 %ac_read, -2" [fyp/edca.c:78]   --->   Operation 16 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln52 & !icmp_ln65)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %9, label %12" [fyp/edca.c:78]   --->   Operation 17 'br' <Predicate = (!icmp_ln52 & !icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.93ns)   --->   "%icmp_ln92 = icmp ne i2 %ac_read, -1" [fyp/edca.c:92]   --->   Operation 18 'icmp' 'icmp_ln92' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%available_spaces_vo_s = load i3* @available_spaces_vo, align 1" [fyp/edca.c:92]   --->   Operation 19 'load' 'available_spaces_vo_s' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.18ns)   --->   "%icmp_ln92_1 = icmp eq i3 %available_spaces_vo_s, 0" [fyp/edca.c:92]   --->   Operation 20 'icmp' 'icmp_ln92_1' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%or_ln92 = or i1 %icmp_ln92, %icmp_ln92_1" [fyp/edca.c:92]   --->   Operation 21 'or' 'or_ln92' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%write_pointer_vo_loa = load i2* @write_pointer_vo, align 1" [fyp/edca.c:96]   --->   Operation 22 'load' 'write_pointer_vo_loa' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.66ns)   --->   "br i1 %or_ln92, label %._crit_edge, label %.preheader7.preheader" [fyp/edca.c:91]   --->   Operation 23 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78)> <Delay = 1.66>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i2 %write_pointer_vo_loa to i9" [fyp/edca.c:96]   --->   Operation 24 'zext' 'zext_ln96' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & !or_ln92)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (4.37ns)   --->   "%mul_ln96 = mul i9 %zext_ln96, 100" [fyp/edca.c:96]   --->   Operation 25 'mul' 'mul_ln96' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & !or_ln92)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.66ns)   --->   "br label %.preheader7" [fyp/edca.c:95]   --->   Operation 26 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & !icmp_ln78 & !or_ln92)> <Delay = 1.66>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%available_spaces_vi_s = load i3* @available_spaces_vi, align 1" [fyp/edca.c:79]   --->   Operation 27 'load' 'available_spaces_vi_s' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.18ns)   --->   "%icmp_ln79 = icmp eq i3 %available_spaces_vi_s, 0" [fyp/edca.c:79]   --->   Operation 28 'icmp' 'icmp_ln79' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_pointer_vi_loa = load i2* @write_pointer_vi, align 1" [fyp/edca.c:83]   --->   Operation 29 'load' 'write_pointer_vi_loa' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.66ns)   --->   "br i1 %icmp_ln79, label %._crit_edge, label %.preheader8.preheader" [fyp/edca.c:79]   --->   Operation 30 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78)> <Delay = 1.66>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i2 %write_pointer_vi_loa to i9" [fyp/edca.c:83]   --->   Operation 31 'zext' 'zext_ln83' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (4.37ns)   --->   "%mul_ln83 = mul i9 %zext_ln83, 100" [fyp/edca.c:83]   --->   Operation 32 'mul' 'mul_ln83' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.66ns)   --->   "br label %.preheader8" [fyp/edca.c:82]   --->   Operation 33 'br' <Predicate = (!icmp_ln52 & !icmp_ln65 & icmp_ln78 & !icmp_ln79)> <Delay = 1.66>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%available_spaces_be_s = load i3* @available_spaces_be, align 1" [fyp/edca.c:66]   --->   Operation 34 'load' 'available_spaces_be_s' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.18ns)   --->   "%icmp_ln66 = icmp eq i3 %available_spaces_be_s, 0" [fyp/edca.c:66]   --->   Operation 35 'icmp' 'icmp_ln66' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_pointer_be_loa = load i2* @write_pointer_be, align 1" [fyp/edca.c:70]   --->   Operation 36 'load' 'write_pointer_be_loa' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.66ns)   --->   "br i1 %icmp_ln66, label %._crit_edge, label %.preheader9.preheader" [fyp/edca.c:66]   --->   Operation 37 'br' <Predicate = (!icmp_ln52 & icmp_ln65)> <Delay = 1.66>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i2 %write_pointer_be_loa to i9" [fyp/edca.c:70]   --->   Operation 38 'zext' 'zext_ln70' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (4.37ns)   --->   "%mul_ln70 = mul i9 %zext_ln70, 100" [fyp/edca.c:70]   --->   Operation 39 'mul' 'mul_ln70' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.66ns)   --->   "br label %.preheader9" [fyp/edca.c:69]   --->   Operation 40 'br' <Predicate = (!icmp_ln52 & icmp_ln65 & !icmp_ln66)> <Delay = 1.66>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%available_spaces_bk_s = load i3* @available_spaces_bk, align 1" [fyp/edca.c:53]   --->   Operation 41 'load' 'available_spaces_bk_s' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.18ns)   --->   "%icmp_ln53 = icmp eq i3 %available_spaces_bk_s, 0" [fyp/edca.c:53]   --->   Operation 42 'icmp' 'icmp_ln53' <Predicate = (icmp_ln52)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_pointer_bk_loa = load i2* @write_pointer_bk, align 1" [fyp/edca.c:57]   --->   Operation 43 'load' 'write_pointer_bk_loa' <Predicate = (icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.66ns)   --->   "br i1 %icmp_ln53, label %._crit_edge, label %.preheader10.preheader" [fyp/edca.c:53]   --->   Operation 44 'br' <Predicate = (icmp_ln52)> <Delay = 1.66>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i2 %write_pointer_bk_loa to i9" [fyp/edca.c:57]   --->   Operation 45 'zext' 'zext_ln57' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (4.37ns)   --->   "%mul_ln57 = mul i9 %zext_ln57, 100" [fyp/edca.c:57]   --->   Operation 46 'mul' 'mul_ln57' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 4.37> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.66ns)   --->   "br label %.preheader10" [fyp/edca.c:56]   --->   Operation 47 'br' <Predicate = (icmp_ln52 & !icmp_ln53)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.22>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%vo_0 = phi i7 [ %vo, %13 ], [ 0, %.preheader7.preheader ]"   --->   Operation 48 'phi' 'vo_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i7 %vo_0 to i9" [fyp/edca.c:95]   --->   Operation 49 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.46ns)   --->   "%icmp_ln95 = icmp eq i7 %vo_0, -28" [fyp/edca.c:95]   --->   Operation 50 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 51 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.03ns)   --->   "%vo = add i7 %vo_0, 1" [fyp/edca.c:95]   --->   Operation 52 'add' 'vo' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %14, label %13" [fyp/edca.c:95]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i7 %vo_0 to i64" [fyp/edca.c:96]   --->   Operation 54 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln96_1" [fyp/edca.c:96]   --->   Operation 55 'getelementptr' 'inout_frame_addr_3' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 56 'load' 'inout_frame_load_3' <Predicate = (!icmp_ln95)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_2 : Operation 57 [1/1] (2.11ns)   --->   "%add_ln96 = add i9 %mul_ln96, %zext_ln95" [fyp/edca.c:96]   --->   Operation 57 'add' 'add_ln96' <Predicate = (!icmp_ln95)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%add_ln101 = add i2 %write_pointer_vo_loa, 1" [fyp/edca.c:101]   --->   Operation 58 'add' 'add_ln101' <Predicate = (icmp_ln95)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "store i2 %add_ln101, i2* @write_pointer_vo, align 1" [fyp/edca.c:101]   --->   Operation 59 'store' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.68ns)   --->   "%add_ln102 = add i3 %available_spaces_vo_s, -1" [fyp/edca.c:102]   --->   Operation 60 'add' 'add_ln102' <Predicate = (icmp_ln95)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "store i3 %add_ln102, i3* @available_spaces_vo, align 1" [fyp/edca.c:102]   --->   Operation 61 'store' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:103]   --->   Operation 62 'br' <Predicate = (icmp_ln95)> <Delay = 1.66>

State 3 <SV = 2> <Delay = 5.48>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str68) nounwind" [fyp/edca.c:95]   --->   Operation 63 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (2.22ns)   --->   "%inout_frame_load_3 = load i8* %inout_frame_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 64 'load' 'inout_frame_load_3' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i9 %add_ln96 to i11" [fyp/edca.c:96]   --->   Operation 65 'zext' 'zext_ln96_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.12ns)   --->   "%add_ln96_1 = add i11 %zext_ln96_2, -848" [fyp/edca.c:96]   --->   Operation 66 'add' 'add_ln96_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i11 %add_ln96_1 to i64" [fyp/edca.c:96]   --->   Operation 67 'zext' 'zext_ln96_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%edca_queues_addr_3 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln96_3" [fyp/edca.c:96]   --->   Operation 68 'getelementptr' 'edca_queues_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_3, i8* %edca_queues_addr_3, align 1" [fyp/edca.c:96]   --->   Operation 69 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %.preheader7" [fyp/edca.c:95]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.22>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%vi_0 = phi i7 [ %vi, %10 ], [ 0, %.preheader8.preheader ]"   --->   Operation 71 'phi' 'vi_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i7 %vi_0 to i9" [fyp/edca.c:82]   --->   Operation 72 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.46ns)   --->   "%icmp_ln82 = icmp eq i7 %vi_0, -28" [fyp/edca.c:82]   --->   Operation 73 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 74 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (2.03ns)   --->   "%vi = add i7 %vi_0, 1" [fyp/edca.c:82]   --->   Operation 75 'add' 'vi' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %11, label %10" [fyp/edca.c:82]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i7 %vi_0 to i64" [fyp/edca.c:83]   --->   Operation 77 'zext' 'zext_ln83_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln83_1" [fyp/edca.c:83]   --->   Operation 78 'getelementptr' 'inout_frame_addr_2' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 79 'load' 'inout_frame_load_2' <Predicate = (!icmp_ln82)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_4 : Operation 80 [1/1] (2.11ns)   --->   "%add_ln83 = add i9 %mul_ln83, %zext_ln82" [fyp/edca.c:83]   --->   Operation 80 'add' 'add_ln83' <Predicate = (!icmp_ln82)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.58ns)   --->   "%add_ln88 = add i2 %write_pointer_vi_loa, 1" [fyp/edca.c:88]   --->   Operation 81 'add' 'add_ln88' <Predicate = (icmp_ln82)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "store i2 %add_ln88, i2* @write_pointer_vi, align 1" [fyp/edca.c:88]   --->   Operation 82 'store' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.68ns)   --->   "%add_ln89 = add i3 %available_spaces_vi_s, -1" [fyp/edca.c:89]   --->   Operation 83 'add' 'add_ln89' <Predicate = (icmp_ln82)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "store i3 %add_ln89, i3* @available_spaces_vi, align 1" [fyp/edca.c:89]   --->   Operation 84 'store' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:90]   --->   Operation 85 'br' <Predicate = (icmp_ln82)> <Delay = 1.66>

State 5 <SV = 2> <Delay = 5.48>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str5) nounwind" [fyp/edca.c:82]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/2] (2.22ns)   --->   "%inout_frame_load_2 = load i8* %inout_frame_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 87 'load' 'inout_frame_load_2' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln83_2 = zext i9 %add_ln83 to i11" [fyp/edca.c:83]   --->   Operation 88 'zext' 'zext_ln83_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (2.12ns)   --->   "%add_ln83_1 = add i11 %zext_ln83_2, 800" [fyp/edca.c:83]   --->   Operation 89 'add' 'add_ln83_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln83_3 = zext i11 %add_ln83_1 to i64" [fyp/edca.c:83]   --->   Operation 90 'zext' 'zext_ln83_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%edca_queues_addr_2 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln83_3" [fyp/edca.c:83]   --->   Operation 91 'getelementptr' 'edca_queues_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_2, i8* %edca_queues_addr_2, align 1" [fyp/edca.c:83]   --->   Operation 92 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader8" [fyp/edca.c:82]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 2.22>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%be_0 = phi i7 [ %be, %6 ], [ 0, %.preheader9.preheader ]"   --->   Operation 94 'phi' 'be_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i7 %be_0 to i9" [fyp/edca.c:69]   --->   Operation 95 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.46ns)   --->   "%icmp_ln69 = icmp eq i7 %be_0, -28" [fyp/edca.c:69]   --->   Operation 96 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 97 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (2.03ns)   --->   "%be = add i7 %be_0, 1" [fyp/edca.c:69]   --->   Operation 98 'add' 'be' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %7, label %6" [fyp/edca.c:69]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i7 %be_0 to i64" [fyp/edca.c:70]   --->   Operation 100 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln70_1" [fyp/edca.c:70]   --->   Operation 101 'getelementptr' 'inout_frame_addr_1' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 102 'load' 'inout_frame_load_1' <Predicate = (!icmp_ln69)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_6 : Operation 103 [1/1] (2.11ns)   --->   "%add_ln70 = add i9 %mul_ln70, %zext_ln69" [fyp/edca.c:70]   --->   Operation 103 'add' 'add_ln70' <Predicate = (!icmp_ln69)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.58ns)   --->   "%add_ln75 = add i2 %write_pointer_be_loa, 1" [fyp/edca.c:75]   --->   Operation 104 'add' 'add_ln75' <Predicate = (icmp_ln69)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "store i2 %add_ln75, i2* @write_pointer_be, align 1" [fyp/edca.c:75]   --->   Operation 105 'store' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.68ns)   --->   "%add_ln76 = add i3 %available_spaces_be_s, -1" [fyp/edca.c:76]   --->   Operation 106 'add' 'add_ln76' <Predicate = (icmp_ln69)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "store i3 %add_ln76, i3* @available_spaces_be, align 1" [fyp/edca.c:76]   --->   Operation 107 'store' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:77]   --->   Operation 108 'br' <Predicate = (icmp_ln69)> <Delay = 1.66>

State 7 <SV = 2> <Delay = 5.48>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind" [fyp/edca.c:69]   --->   Operation 109 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/2] (2.22ns)   --->   "%inout_frame_load_1 = load i8* %inout_frame_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 110 'load' 'inout_frame_load_1' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i9 %add_ln70 to i10" [fyp/edca.c:70]   --->   Operation 111 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (2.12ns)   --->   "%add_ln70_1 = add i10 %zext_ln70_2, 400" [fyp/edca.c:70]   --->   Operation 112 'add' 'add_ln70_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i10 %add_ln70_1 to i64" [fyp/edca.c:70]   --->   Operation 113 'zext' 'zext_ln70_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%edca_queues_addr_1 = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln70_3" [fyp/edca.c:70]   --->   Operation 114 'getelementptr' 'edca_queues_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load_1, i8* %edca_queues_addr_1, align 1" [fyp/edca.c:70]   --->   Operation 115 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "br label %.preheader9" [fyp/edca.c:69]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 2.22>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%bk_0 = phi i7 [ %bk, %2 ], [ 0, %.preheader10.preheader ]"   --->   Operation 117 'phi' 'bk_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i7 %bk_0 to i9" [fyp/edca.c:56]   --->   Operation 118 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (1.46ns)   --->   "%icmp_ln56 = icmp eq i7 %bk_0, -28" [fyp/edca.c:56]   --->   Operation 119 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 120 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (2.03ns)   --->   "%bk = add i7 %bk_0, 1" [fyp/edca.c:56]   --->   Operation 121 'add' 'bk' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %3, label %2" [fyp/edca.c:56]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i7 %bk_0 to i64" [fyp/edca.c:57]   --->   Operation 123 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln57_1" [fyp/edca.c:57]   --->   Operation 124 'getelementptr' 'inout_frame_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 125 [2/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:57]   --->   Operation 125 'load' 'inout_frame_load' <Predicate = (!icmp_ln56)> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_8 : Operation 126 [1/1] (2.11ns)   --->   "%add_ln57 = add i9 %zext_ln56, %mul_ln57" [fyp/edca.c:57]   --->   Operation 126 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 127 [1/1] (1.58ns)   --->   "%add_ln62 = add i2 %write_pointer_bk_loa, 1" [fyp/edca.c:62]   --->   Operation 127 'add' 'add_ln62' <Predicate = (icmp_ln56)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "store i2 %add_ln62, i2* @write_pointer_bk, align 1" [fyp/edca.c:62]   --->   Operation 128 'store' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (1.68ns)   --->   "%add_ln63 = add i3 %available_spaces_bk_s, -1" [fyp/edca.c:63]   --->   Operation 129 'add' 'add_ln63' <Predicate = (icmp_ln56)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "store i3 %add_ln63, i3* @available_spaces_bk, align 1" [fyp/edca.c:63]   --->   Operation 130 'store' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (1.66ns)   --->   "br label %._crit_edge" [fyp/edca.c:64]   --->   Operation 131 'br' <Predicate = (icmp_ln56)> <Delay = 1.66>

State 9 <SV = 2> <Delay = 5.48>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind" [fyp/edca.c:56]   --->   Operation 132 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 133 [1/2] (2.22ns)   --->   "%inout_frame_load = load i8* %inout_frame_addr, align 1" [fyp/edca.c:57]   --->   Operation 133 'load' 'inout_frame_load' <Predicate = true> <Delay = 2.22> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %add_ln57 to i64" [fyp/edca.c:57]   --->   Operation 134 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%edca_queues_addr = getelementptr [1600 x i8]* @edca_queues, i64 0, i64 %zext_ln57_2" [fyp/edca.c:57]   --->   Operation 135 'getelementptr' 'edca_queues_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (3.25ns)   --->   "store i8 %inout_frame_load, i8* %edca_queues_addr, align 1" [fyp/edca.c:57]   --->   Operation 136 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1600> <RAM>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "br label %.preheader10" [fyp/edca.c:56]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%p_0 = phi i1 [ true, %3 ], [ true, %7 ], [ true, %11 ], [ true, %14 ], [ false, %1 ], [ false, %5 ], [ false, %9 ], [ false, %12 ]"   --->   Operation 138 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "ret i1 %p_0" [fyp/edca.c:180]   --->   Operation 139 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ac]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ available_spaces_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_queues]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ available_spaces_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_be]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ac_read               (read             ) [ 00000000000]
icmp_ln52             (icmp             ) [ 01000000000]
br_ln52               (br               ) [ 00000000000]
icmp_ln65             (icmp             ) [ 01000000000]
br_ln65               (br               ) [ 00000000000]
icmp_ln78             (icmp             ) [ 01000000000]
br_ln78               (br               ) [ 00000000000]
icmp_ln92             (icmp             ) [ 00000000000]
available_spaces_vo_s (load             ) [ 00110000000]
icmp_ln92_1           (icmp             ) [ 00000000000]
or_ln92               (or               ) [ 01000000000]
write_pointer_vo_loa  (load             ) [ 00110000000]
br_ln91               (br               ) [ 01111111111]
zext_ln96             (zext             ) [ 00000000000]
mul_ln96              (mul              ) [ 00110000000]
br_ln95               (br               ) [ 01110000000]
available_spaces_vi_s (load             ) [ 00001100000]
icmp_ln79             (icmp             ) [ 01000000000]
write_pointer_vi_loa  (load             ) [ 00001100000]
br_ln79               (br               ) [ 01111111111]
zext_ln83             (zext             ) [ 00000000000]
mul_ln83              (mul              ) [ 00001100000]
br_ln82               (br               ) [ 01001100000]
available_spaces_be_s (load             ) [ 00000011000]
icmp_ln66             (icmp             ) [ 01000000000]
write_pointer_be_loa  (load             ) [ 00000011000]
br_ln66               (br               ) [ 01111111111]
zext_ln70             (zext             ) [ 00000000000]
mul_ln70              (mul              ) [ 00000011000]
br_ln69               (br               ) [ 01000011000]
available_spaces_bk_s (load             ) [ 00000000110]
icmp_ln53             (icmp             ) [ 01000000000]
write_pointer_bk_loa  (load             ) [ 00000000110]
br_ln53               (br               ) [ 01111111111]
zext_ln57             (zext             ) [ 00000000000]
mul_ln57              (mul              ) [ 00000000110]
br_ln56               (br               ) [ 01000000110]
vo_0                  (phi              ) [ 00100000000]
zext_ln95             (zext             ) [ 00000000000]
icmp_ln95             (icmp             ) [ 00110000000]
empty_38              (speclooptripcount) [ 00000000000]
vo                    (add              ) [ 01110000000]
br_ln95               (br               ) [ 00000000000]
zext_ln96_1           (zext             ) [ 00000000000]
inout_frame_addr_3    (getelementptr    ) [ 00010000000]
add_ln96              (add              ) [ 00010000000]
add_ln101             (add              ) [ 00000000000]
store_ln101           (store            ) [ 00000000000]
add_ln102             (add              ) [ 00000000000]
store_ln102           (store            ) [ 00000000000]
br_ln103              (br               ) [ 01111010101]
specloopname_ln95     (specloopname     ) [ 00000000000]
inout_frame_load_3    (load             ) [ 00000000000]
zext_ln96_2           (zext             ) [ 00000000000]
add_ln96_1            (add              ) [ 00000000000]
zext_ln96_3           (zext             ) [ 00000000000]
edca_queues_addr_3    (getelementptr    ) [ 00000000000]
store_ln96            (store            ) [ 00000000000]
br_ln95               (br               ) [ 01110000000]
vi_0                  (phi              ) [ 00001000000]
zext_ln82             (zext             ) [ 00000000000]
icmp_ln82             (icmp             ) [ 00001100000]
empty_37              (speclooptripcount) [ 00000000000]
vi                    (add              ) [ 01001100000]
br_ln82               (br               ) [ 00000000000]
zext_ln83_1           (zext             ) [ 00000000000]
inout_frame_addr_2    (getelementptr    ) [ 00000100000]
add_ln83              (add              ) [ 00000100000]
add_ln88              (add              ) [ 00000000000]
store_ln88            (store            ) [ 00000000000]
add_ln89              (add              ) [ 00000000000]
store_ln89            (store            ) [ 00000000000]
br_ln90               (br               ) [ 01101110101]
specloopname_ln82     (specloopname     ) [ 00000000000]
inout_frame_load_2    (load             ) [ 00000000000]
zext_ln83_2           (zext             ) [ 00000000000]
add_ln83_1            (add              ) [ 00000000000]
zext_ln83_3           (zext             ) [ 00000000000]
edca_queues_addr_2    (getelementptr    ) [ 00000000000]
store_ln83            (store            ) [ 00000000000]
br_ln82               (br               ) [ 01001100000]
be_0                  (phi              ) [ 00000010000]
zext_ln69             (zext             ) [ 00000000000]
icmp_ln69             (icmp             ) [ 00000011000]
empty_36              (speclooptripcount) [ 00000000000]
be                    (add              ) [ 01000011000]
br_ln69               (br               ) [ 00000000000]
zext_ln70_1           (zext             ) [ 00000000000]
inout_frame_addr_1    (getelementptr    ) [ 00000001000]
add_ln70              (add              ) [ 00000001000]
add_ln75              (add              ) [ 00000000000]
store_ln75            (store            ) [ 00000000000]
add_ln76              (add              ) [ 00000000000]
store_ln76            (store            ) [ 00000000000]
br_ln77               (br               ) [ 01101011101]
specloopname_ln69     (specloopname     ) [ 00000000000]
inout_frame_load_1    (load             ) [ 00000000000]
zext_ln70_2           (zext             ) [ 00000000000]
add_ln70_1            (add              ) [ 00000000000]
zext_ln70_3           (zext             ) [ 00000000000]
edca_queues_addr_1    (getelementptr    ) [ 00000000000]
store_ln70            (store            ) [ 00000000000]
br_ln69               (br               ) [ 01000011000]
bk_0                  (phi              ) [ 00000000100]
zext_ln56             (zext             ) [ 00000000000]
icmp_ln56             (icmp             ) [ 00000000110]
empty                 (speclooptripcount) [ 00000000000]
bk                    (add              ) [ 01000000110]
br_ln56               (br               ) [ 00000000000]
zext_ln57_1           (zext             ) [ 00000000000]
inout_frame_addr      (getelementptr    ) [ 00000000010]
add_ln57              (add              ) [ 00000000010]
add_ln62              (add              ) [ 00000000000]
store_ln62            (store            ) [ 00000000000]
add_ln63              (add              ) [ 00000000000]
store_ln63            (store            ) [ 00000000000]
br_ln64               (br               ) [ 01101010111]
specloopname_ln56     (specloopname     ) [ 00000000000]
inout_frame_load      (load             ) [ 00000000000]
zext_ln57_2           (zext             ) [ 00000000000]
edca_queues_addr      (getelementptr    ) [ 00000000000]
store_ln57            (store            ) [ 00000000000]
br_ln56               (br               ) [ 01000000110]
p_0                   (phi              ) [ 00000000001]
ret_ln180             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ac">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ac"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inout_frame">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout_frame"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="edca_queues">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_queues"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="available_spaces_be">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="write_pointer_be">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="ac_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="2" slack="0"/>
<pin id="72" dir="0" index="1" bw="2" slack="0"/>
<pin id="73" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ac_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="inout_frame_addr_3_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_3/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inout_frame_load_3/2 inout_frame_load_2/4 inout_frame_load_1/6 inout_frame_load/8 "/>
</bind>
</comp>

<comp id="89" class="1004" name="edca_queues_addr_3_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_3/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="11" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln96/3 store_ln83/5 store_ln70/7 store_ln57/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="inout_frame_addr_2_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_2/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="edca_queues_addr_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_2/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="inout_frame_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr_1/6 "/>
</bind>
</comp>

<comp id="127" class="1004" name="edca_queues_addr_1_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="10" slack="0"/>
<pin id="131" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr_1/7 "/>
</bind>
</comp>

<comp id="135" class="1004" name="inout_frame_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout_frame_addr/8 "/>
</bind>
</comp>

<comp id="143" class="1004" name="edca_queues_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="edca_queues_addr/9 "/>
</bind>
</comp>

<comp id="151" class="1005" name="vo_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="1"/>
<pin id="153" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vo_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="vo_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="7" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vo_0/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="vi_0_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="7" slack="1"/>
<pin id="164" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="vi_0 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="vi_0_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="vi_0/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="be_0_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="7" slack="1"/>
<pin id="175" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="be_0 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="be_0_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="be_0/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="bk_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="1"/>
<pin id="186" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bk_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="bk_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="7" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bk_0/8 "/>
</bind>
</comp>

<comp id="195" class="1005" name="p_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="p_0_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="1" slack="1"/>
<pin id="206" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="6" bw="1" slack="1"/>
<pin id="208" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="8" bw="1" slack="2"/>
<pin id="210" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="10" bw="1" slack="2"/>
<pin id="212" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="12" bw="1" slack="2"/>
<pin id="214" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="14" bw="1" slack="2"/>
<pin id="216" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="16" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln52_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln65_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln78_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln92_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="2" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="available_spaces_vo_s_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="0"/>
<pin id="252" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vo_s/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln92_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="0"/>
<pin id="256" dir="0" index="1" bw="3" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92_1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="or_ln92_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln92/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="write_pointer_vo_loa_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vo_loa/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln96_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="mul_ln96_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln96/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="available_spaces_vi_s_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="3" slack="0"/>
<pin id="282" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_vi_s/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln79_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="3" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="write_pointer_vi_loa_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_vi_loa/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln83_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="2" slack="0"/>
<pin id="296" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="mul_ln83_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="0"/>
<pin id="301" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln83/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="available_spaces_be_s_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="3" slack="0"/>
<pin id="306" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_be_s/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln66_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="0" index="1" bw="3" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="write_pointer_be_loa_load_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_be_loa/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln70_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="2" slack="0"/>
<pin id="320" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="mul_ln70_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="2" slack="0"/>
<pin id="324" dir="0" index="1" bw="8" slack="0"/>
<pin id="325" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="available_spaces_bk_s_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="available_spaces_bk_s/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln53_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="write_pointer_bk_loa_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_pointer_bk_loa/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln57_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="2" slack="0"/>
<pin id="344" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="mul_ln57_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="2" slack="0"/>
<pin id="348" dir="0" index="1" bw="8" slack="0"/>
<pin id="349" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln57/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln95_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln95_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="7" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="vo_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vo/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln96_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="add_ln96_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="1"/>
<pin id="375" dir="0" index="1" bw="7" slack="0"/>
<pin id="376" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln101_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="1"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln101_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="add_ln102_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="3" slack="1"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln102_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="3" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln96_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="1"/>
<pin id="402" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_2/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln96_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="0" index="1" bw="11" slack="0"/>
<pin id="406" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln96_1/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln96_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="11" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96_3/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln82_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln82/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln82_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="7" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="vi_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="7" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="vi/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln83_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_1/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln83_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="1"/>
<pin id="437" dir="0" index="1" bw="7" slack="0"/>
<pin id="438" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln88_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="1"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="store_ln88_store_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="0" index="1" bw="2" slack="0"/>
<pin id="448" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/4 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln89_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="3" slack="1"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/4 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln89_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="0" index="1" bw="3" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/4 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln83_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="1"/>
<pin id="464" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_2/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln83_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="0" index="1" bw="11" slack="0"/>
<pin id="468" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln83_3_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln83_3/5 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln69_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="icmp_ln69_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="7" slack="0"/>
<pin id="482" dir="0" index="1" bw="7" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="be_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="be/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln70_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_1/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln70_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="9" slack="1"/>
<pin id="499" dir="0" index="1" bw="7" slack="0"/>
<pin id="500" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln75_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="store_ln75_store_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln76_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln76_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="0"/>
<pin id="520" dir="0" index="1" bw="3" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/6 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln70_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="1"/>
<pin id="526" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_2/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln70_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="9" slack="0"/>
<pin id="529" dir="0" index="1" bw="10" slack="0"/>
<pin id="530" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln70_3_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70_3/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="zext_ln56_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/8 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln56_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="0"/>
<pin id="544" dir="0" index="1" bw="7" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/8 "/>
</bind>
</comp>

<comp id="548" class="1004" name="bk_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="7" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="bk/8 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln57_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="add_ln57_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="0" index="1" bw="9" slack="1"/>
<pin id="562" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="add_ln62_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="1"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/8 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln62_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="0"/>
<pin id="571" dir="0" index="1" bw="2" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/8 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln63_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="3" slack="1"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="store_ln63_store_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="3" slack="0"/>
<pin id="582" dir="0" index="1" bw="3" slack="0"/>
<pin id="583" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln57_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="1"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_2/9 "/>
</bind>
</comp>

<comp id="599" class="1005" name="available_spaces_vo_s_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="3" slack="1"/>
<pin id="601" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vo_s "/>
</bind>
</comp>

<comp id="607" class="1005" name="write_pointer_vo_loa_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="2" slack="1"/>
<pin id="609" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vo_loa "/>
</bind>
</comp>

<comp id="612" class="1005" name="mul_ln96_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="9" slack="1"/>
<pin id="614" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln96 "/>
</bind>
</comp>

<comp id="617" class="1005" name="available_spaces_vi_s_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="3" slack="1"/>
<pin id="619" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_vi_s "/>
</bind>
</comp>

<comp id="625" class="1005" name="write_pointer_vi_loa_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="2" slack="1"/>
<pin id="627" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_vi_loa "/>
</bind>
</comp>

<comp id="630" class="1005" name="mul_ln83_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="9" slack="1"/>
<pin id="632" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln83 "/>
</bind>
</comp>

<comp id="635" class="1005" name="available_spaces_be_s_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="3" slack="1"/>
<pin id="637" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_be_s "/>
</bind>
</comp>

<comp id="643" class="1005" name="write_pointer_be_loa_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="2" slack="1"/>
<pin id="645" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_be_loa "/>
</bind>
</comp>

<comp id="648" class="1005" name="mul_ln70_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="9" slack="1"/>
<pin id="650" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln70 "/>
</bind>
</comp>

<comp id="653" class="1005" name="available_spaces_bk_s_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="3" slack="1"/>
<pin id="655" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="available_spaces_bk_s "/>
</bind>
</comp>

<comp id="661" class="1005" name="write_pointer_bk_loa_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="1"/>
<pin id="663" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="write_pointer_bk_loa "/>
</bind>
</comp>

<comp id="666" class="1005" name="mul_ln57_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="9" slack="1"/>
<pin id="668" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln57 "/>
</bind>
</comp>

<comp id="674" class="1005" name="vo_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vo "/>
</bind>
</comp>

<comp id="679" class="1005" name="inout_frame_addr_3_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="7" slack="1"/>
<pin id="681" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_3 "/>
</bind>
</comp>

<comp id="684" class="1005" name="add_ln96_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="9" slack="1"/>
<pin id="686" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln96 "/>
</bind>
</comp>

<comp id="692" class="1005" name="vi_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="7" slack="0"/>
<pin id="694" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="vi "/>
</bind>
</comp>

<comp id="697" class="1005" name="inout_frame_addr_2_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="1"/>
<pin id="699" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_2 "/>
</bind>
</comp>

<comp id="702" class="1005" name="add_ln83_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="9" slack="1"/>
<pin id="704" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln83 "/>
</bind>
</comp>

<comp id="710" class="1005" name="be_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="7" slack="0"/>
<pin id="712" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="be "/>
</bind>
</comp>

<comp id="715" class="1005" name="inout_frame_addr_1_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="1"/>
<pin id="717" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr_1 "/>
</bind>
</comp>

<comp id="720" class="1005" name="add_ln70_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="9" slack="1"/>
<pin id="722" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln70 "/>
</bind>
</comp>

<comp id="728" class="1005" name="bk_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="7" slack="0"/>
<pin id="730" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="bk "/>
</bind>
</comp>

<comp id="733" class="1005" name="inout_frame_addr_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="7" slack="1"/>
<pin id="735" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inout_frame_addr "/>
</bind>
</comp>

<comp id="738" class="1005" name="add_ln57_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="9" slack="1"/>
<pin id="740" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="46" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="83" pin="3"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="110"><net_src comp="103" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="111" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="127" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="46" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="66" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="68" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="218"><net_src comp="195" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="219"><net_src comp="195" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="220"><net_src comp="195" pin="1"/><net_sink comp="200" pin=4"/></net>

<net id="221"><net_src comp="195" pin="1"/><net_sink comp="200" pin=6"/></net>

<net id="222"><net_src comp="195" pin="1"/><net_sink comp="200" pin=8"/></net>

<net id="223"><net_src comp="195" pin="1"/><net_sink comp="200" pin=10"/></net>

<net id="224"><net_src comp="195" pin="1"/><net_sink comp="200" pin=12"/></net>

<net id="225"><net_src comp="195" pin="1"/><net_sink comp="200" pin=14"/></net>

<net id="230"><net_src comp="70" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="70" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="70" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="70" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="30" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="244" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="34" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="10" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="304" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="12" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="4" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="32" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="6" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="155" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="155" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="38" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="155" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="44" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="155" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="377"><net_src comp="352" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="26" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="20" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="389" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="18" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="417"><net_src comp="166" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="166" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="38" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="166" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="44" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="166" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="439"><net_src comp="414" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="26" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="16" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="14" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="469"><net_src comp="462" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="58" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="465" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="479"><net_src comp="177" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="177" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="38" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="177" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="177" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="501"><net_src comp="476" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="26" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="12" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="48" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="522"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="10" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="62" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="541"><net_src comp="188" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="188" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="38" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="188" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="44" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="188" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="563"><net_src comp="538" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="26" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="573"><net_src comp="564" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="6" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="48" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="4" pin="0"/><net_sink comp="580" pin=1"/></net>

<net id="589"><net_src comp="586" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="602"><net_src comp="250" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="610"><net_src comp="266" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="615"><net_src comp="274" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="620"><net_src comp="280" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="628"><net_src comp="290" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="633"><net_src comp="298" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="638"><net_src comp="304" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="646"><net_src comp="314" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="651"><net_src comp="322" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="656"><net_src comp="328" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="664"><net_src comp="338" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="669"><net_src comp="346" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="677"><net_src comp="362" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="682"><net_src comp="76" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="687"><net_src comp="373" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="695"><net_src comp="424" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="700"><net_src comp="103" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="705"><net_src comp="435" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="713"><net_src comp="486" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="718"><net_src comp="119" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="723"><net_src comp="497" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="731"><net_src comp="548" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="736"><net_src comp="135" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="741"><net_src comp="559" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="586" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: available_spaces_bk | {8 }
	Port: write_pointer_bk | {8 }
	Port: edca_queues | {3 5 7 9 }
	Port: available_spaces_be | {6 }
	Port: write_pointer_be | {6 }
	Port: available_spaces_vi | {4 }
	Port: write_pointer_vi | {4 }
	Port: available_spaces_vo | {2 }
	Port: write_pointer_vo | {2 }
 - Input state : 
	Port: enqueue_dequeue_fram : ac | {1 }
	Port: enqueue_dequeue_fram : inout_frame | {2 3 4 5 6 7 8 9 }
	Port: enqueue_dequeue_fram : available_spaces_bk | {1 }
	Port: enqueue_dequeue_fram : write_pointer_bk | {1 }
	Port: enqueue_dequeue_fram : edca_queues | {}
	Port: enqueue_dequeue_fram : available_spaces_be | {1 }
	Port: enqueue_dequeue_fram : write_pointer_be | {1 }
	Port: enqueue_dequeue_fram : available_spaces_vi | {1 }
	Port: enqueue_dequeue_fram : write_pointer_vi | {1 }
	Port: enqueue_dequeue_fram : available_spaces_vo | {1 }
	Port: enqueue_dequeue_fram : write_pointer_vo | {1 }
  - Chain level:
	State 1
		br_ln52 : 1
		br_ln65 : 1
		br_ln78 : 1
		icmp_ln92_1 : 1
		or_ln92 : 2
		br_ln91 : 2
		zext_ln96 : 1
		mul_ln96 : 2
		icmp_ln79 : 1
		br_ln79 : 2
		zext_ln83 : 1
		mul_ln83 : 2
		icmp_ln66 : 1
		br_ln66 : 2
		zext_ln70 : 1
		mul_ln70 : 2
		icmp_ln53 : 1
		br_ln53 : 2
		zext_ln57 : 1
		mul_ln57 : 2
	State 2
		zext_ln95 : 1
		icmp_ln95 : 1
		vo : 1
		br_ln95 : 2
		zext_ln96_1 : 1
		inout_frame_addr_3 : 2
		inout_frame_load_3 : 3
		add_ln96 : 2
		store_ln101 : 1
		store_ln102 : 1
	State 3
		add_ln96_1 : 1
		zext_ln96_3 : 2
		edca_queues_addr_3 : 3
		store_ln96 : 4
	State 4
		zext_ln82 : 1
		icmp_ln82 : 1
		vi : 1
		br_ln82 : 2
		zext_ln83_1 : 1
		inout_frame_addr_2 : 2
		inout_frame_load_2 : 3
		add_ln83 : 2
		store_ln88 : 1
		store_ln89 : 1
	State 5
		add_ln83_1 : 1
		zext_ln83_3 : 2
		edca_queues_addr_2 : 3
		store_ln83 : 4
	State 6
		zext_ln69 : 1
		icmp_ln69 : 1
		be : 1
		br_ln69 : 2
		zext_ln70_1 : 1
		inout_frame_addr_1 : 2
		inout_frame_load_1 : 3
		add_ln70 : 2
		store_ln75 : 1
		store_ln76 : 1
	State 7
		add_ln70_1 : 1
		zext_ln70_3 : 2
		edca_queues_addr_1 : 3
		store_ln70 : 4
	State 8
		zext_ln56 : 1
		icmp_ln56 : 1
		bk : 1
		br_ln56 : 2
		zext_ln57_1 : 1
		inout_frame_addr : 2
		inout_frame_load : 3
		add_ln57 : 2
		store_ln62 : 1
		store_ln63 : 1
	State 9
		edca_queues_addr : 1
		store_ln57 : 2
	State 10
		ret_ln180 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      vo_fu_362     |    0    |    0    |    15   |
|          |   add_ln96_fu_373  |    0    |    0    |    16   |
|          |  add_ln101_fu_378  |    0    |    0    |    10   |
|          |  add_ln102_fu_389  |    0    |    0    |    12   |
|          |  add_ln96_1_fu_403 |    0    |    0    |    18   |
|          |      vi_fu_424     |    0    |    0    |    15   |
|          |   add_ln83_fu_435  |    0    |    0    |    16   |
|          |   add_ln88_fu_440  |    0    |    0    |    10   |
|          |   add_ln89_fu_451  |    0    |    0    |    12   |
|    add   |  add_ln83_1_fu_465 |    0    |    0    |    18   |
|          |      be_fu_486     |    0    |    0    |    15   |
|          |   add_ln70_fu_497  |    0    |    0    |    16   |
|          |   add_ln75_fu_502  |    0    |    0    |    10   |
|          |   add_ln76_fu_513  |    0    |    0    |    12   |
|          |  add_ln70_1_fu_527 |    0    |    0    |    17   |
|          |      bk_fu_548     |    0    |    0    |    15   |
|          |   add_ln57_fu_559  |    0    |    0    |    16   |
|          |   add_ln62_fu_564  |    0    |    0    |    10   |
|          |   add_ln63_fu_575  |    0    |    0    |    12   |
|----------|--------------------|---------|---------|---------|
|          |   mul_ln96_fu_274  |    0    |    0    |    42   |
|    mul   |   mul_ln83_fu_298  |    0    |    0    |    42   |
|          |   mul_ln70_fu_322  |    0    |    0    |    42   |
|          |   mul_ln57_fu_346  |    0    |    0    |    42   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln52_fu_226  |    0    |    0    |    8    |
|          |  icmp_ln65_fu_232  |    0    |    0    |    8    |
|          |  icmp_ln78_fu_238  |    0    |    0    |    8    |
|          |  icmp_ln92_fu_244  |    0    |    0    |    8    |
|          | icmp_ln92_1_fu_254 |    0    |    0    |    9    |
|   icmp   |  icmp_ln79_fu_284  |    0    |    0    |    9    |
|          |  icmp_ln66_fu_308  |    0    |    0    |    9    |
|          |  icmp_ln53_fu_332  |    0    |    0    |    9    |
|          |  icmp_ln95_fu_356  |    0    |    0    |    11   |
|          |  icmp_ln82_fu_418  |    0    |    0    |    11   |
|          |  icmp_ln69_fu_480  |    0    |    0    |    11   |
|          |  icmp_ln56_fu_542  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln92_fu_260   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   read   | ac_read_read_fu_70 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln96_fu_270  |    0    |    0    |    0    |
|          |  zext_ln83_fu_294  |    0    |    0    |    0    |
|          |  zext_ln70_fu_318  |    0    |    0    |    0    |
|          |  zext_ln57_fu_342  |    0    |    0    |    0    |
|          |  zext_ln95_fu_352  |    0    |    0    |    0    |
|          | zext_ln96_1_fu_368 |    0    |    0    |    0    |
|          | zext_ln96_2_fu_400 |    0    |    0    |    0    |
|          | zext_ln96_3_fu_409 |    0    |    0    |    0    |
|          |  zext_ln82_fu_414  |    0    |    0    |    0    |
|   zext   | zext_ln83_1_fu_430 |    0    |    0    |    0    |
|          | zext_ln83_2_fu_462 |    0    |    0    |    0    |
|          | zext_ln83_3_fu_471 |    0    |    0    |    0    |
|          |  zext_ln69_fu_476  |    0    |    0    |    0    |
|          | zext_ln70_1_fu_492 |    0    |    0    |    0    |
|          | zext_ln70_2_fu_524 |    0    |    0    |    0    |
|          | zext_ln70_3_fu_533 |    0    |    0    |    0    |
|          |  zext_ln56_fu_538  |    0    |    0    |    0    |
|          | zext_ln57_1_fu_554 |    0    |    0    |    0    |
|          | zext_ln57_2_fu_586 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    0    |    0    |   547   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       add_ln57_reg_738      |    9   |
|       add_ln70_reg_720      |    9   |
|       add_ln83_reg_702      |    9   |
|       add_ln96_reg_684      |    9   |
|available_spaces_be_s_reg_635|    3   |
|available_spaces_bk_s_reg_653|    3   |
|available_spaces_vi_s_reg_617|    3   |
|available_spaces_vo_s_reg_599|    3   |
|         be_0_reg_173        |    7   |
|          be_reg_710         |    7   |
|         bk_0_reg_184        |    7   |
|          bk_reg_728         |    7   |
|  inout_frame_addr_1_reg_715 |    7   |
|  inout_frame_addr_2_reg_697 |    7   |
|  inout_frame_addr_3_reg_679 |    7   |
|   inout_frame_addr_reg_733  |    7   |
|       mul_ln57_reg_666      |    9   |
|       mul_ln70_reg_648      |    9   |
|       mul_ln83_reg_630      |    9   |
|       mul_ln96_reg_612      |    9   |
|         p_0_reg_195         |    1   |
|         vi_0_reg_162        |    7   |
|          vi_reg_692         |    7   |
|         vo_0_reg_151        |    7   |
|          vo_reg_674         |    7   |
| write_pointer_be_loa_reg_643|    2   |
| write_pointer_bk_loa_reg_661|    2   |
| write_pointer_vi_loa_reg_625|    2   |
| write_pointer_vo_loa_reg_607|    2   |
+-----------------------------+--------+
|            Total            |   177  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_83 |  p0  |   8  |   7  |   56   ||    41   |
| grp_access_fu_96 |  p0  |   4  |  11  |   44   ||    21   |
|    p_0_reg_195   |  p0  |   2  |   1  |    2   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   102  ||  5.3115 ||    62   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   547  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   62   |
|  Register |    -   |    -   |   177  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   177  |   609  |
+-----------+--------+--------+--------+--------+
