DECL|ABR|member|__IO uint32_t ABR; /*!< QUADSPI Alternate Bytes register, Address offset: 0x1C */
DECL|ACR|member|__IO uint32_t ACR; /*!< FLASH access control register, Address offset: 0x00 */
DECL|ADC123_COMMON_BASE|macro|ADC123_COMMON_BASE
DECL|ADC123_COMMON|macro|ADC123_COMMON
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1|macro|ADC1
DECL|ADC2_BASE|macro|ADC2_BASE
DECL|ADC2|macro|ADC2
DECL|ADC3_BASE|macro|ADC3_BASE
DECL|ADC3|macro|ADC3
DECL|ADC_BASE|macro|ADC_BASE
DECL|ADC_CCR_ADCPRE_0|macro|ADC_CCR_ADCPRE_0
DECL|ADC_CCR_ADCPRE_1|macro|ADC_CCR_ADCPRE_1
DECL|ADC_CCR_ADCPRE_Msk|macro|ADC_CCR_ADCPRE_Msk
DECL|ADC_CCR_ADCPRE_Pos|macro|ADC_CCR_ADCPRE_Pos
DECL|ADC_CCR_ADCPRE|macro|ADC_CCR_ADCPRE
DECL|ADC_CCR_DDS_Msk|macro|ADC_CCR_DDS_Msk
DECL|ADC_CCR_DDS_Pos|macro|ADC_CCR_DDS_Pos
DECL|ADC_CCR_DDS|macro|ADC_CCR_DDS
DECL|ADC_CCR_DELAY_0|macro|ADC_CCR_DELAY_0
DECL|ADC_CCR_DELAY_1|macro|ADC_CCR_DELAY_1
DECL|ADC_CCR_DELAY_2|macro|ADC_CCR_DELAY_2
DECL|ADC_CCR_DELAY_3|macro|ADC_CCR_DELAY_3
DECL|ADC_CCR_DELAY_Msk|macro|ADC_CCR_DELAY_Msk
DECL|ADC_CCR_DELAY_Pos|macro|ADC_CCR_DELAY_Pos
DECL|ADC_CCR_DELAY|macro|ADC_CCR_DELAY
DECL|ADC_CCR_DMA_0|macro|ADC_CCR_DMA_0
DECL|ADC_CCR_DMA_1|macro|ADC_CCR_DMA_1
DECL|ADC_CCR_DMA_Msk|macro|ADC_CCR_DMA_Msk
DECL|ADC_CCR_DMA_Pos|macro|ADC_CCR_DMA_Pos
DECL|ADC_CCR_DMA|macro|ADC_CCR_DMA
DECL|ADC_CCR_MULTI_0|macro|ADC_CCR_MULTI_0
DECL|ADC_CCR_MULTI_1|macro|ADC_CCR_MULTI_1
DECL|ADC_CCR_MULTI_2|macro|ADC_CCR_MULTI_2
DECL|ADC_CCR_MULTI_3|macro|ADC_CCR_MULTI_3
DECL|ADC_CCR_MULTI_4|macro|ADC_CCR_MULTI_4
DECL|ADC_CCR_MULTI_Msk|macro|ADC_CCR_MULTI_Msk
DECL|ADC_CCR_MULTI_Pos|macro|ADC_CCR_MULTI_Pos
DECL|ADC_CCR_MULTI|macro|ADC_CCR_MULTI
DECL|ADC_CCR_TSVREFE_Msk|macro|ADC_CCR_TSVREFE_Msk
DECL|ADC_CCR_TSVREFE_Pos|macro|ADC_CCR_TSVREFE_Pos
DECL|ADC_CCR_TSVREFE|macro|ADC_CCR_TSVREFE
DECL|ADC_CCR_VBATE_Msk|macro|ADC_CCR_VBATE_Msk
DECL|ADC_CCR_VBATE_Pos|macro|ADC_CCR_VBATE_Pos
DECL|ADC_CCR_VBATE|macro|ADC_CCR_VBATE
DECL|ADC_CDR_DATA1_Msk|macro|ADC_CDR_DATA1_Msk
DECL|ADC_CDR_DATA1_Pos|macro|ADC_CDR_DATA1_Pos
DECL|ADC_CDR_DATA1|macro|ADC_CDR_DATA1
DECL|ADC_CDR_DATA2_Msk|macro|ADC_CDR_DATA2_Msk
DECL|ADC_CDR_DATA2_Pos|macro|ADC_CDR_DATA2_Pos
DECL|ADC_CDR_DATA2|macro|ADC_CDR_DATA2
DECL|ADC_CDR_RDATA_MST|macro|ADC_CDR_RDATA_MST
DECL|ADC_CDR_RDATA_SLV|macro|ADC_CDR_RDATA_SLV
DECL|ADC_CR1_AWDCH_0|macro|ADC_CR1_AWDCH_0
DECL|ADC_CR1_AWDCH_1|macro|ADC_CR1_AWDCH_1
DECL|ADC_CR1_AWDCH_2|macro|ADC_CR1_AWDCH_2
DECL|ADC_CR1_AWDCH_3|macro|ADC_CR1_AWDCH_3
DECL|ADC_CR1_AWDCH_4|macro|ADC_CR1_AWDCH_4
DECL|ADC_CR1_AWDCH_Msk|macro|ADC_CR1_AWDCH_Msk
DECL|ADC_CR1_AWDCH_Pos|macro|ADC_CR1_AWDCH_Pos
DECL|ADC_CR1_AWDCH|macro|ADC_CR1_AWDCH
DECL|ADC_CR1_AWDEN_Msk|macro|ADC_CR1_AWDEN_Msk
DECL|ADC_CR1_AWDEN_Pos|macro|ADC_CR1_AWDEN_Pos
DECL|ADC_CR1_AWDEN|macro|ADC_CR1_AWDEN
DECL|ADC_CR1_AWDIE_Msk|macro|ADC_CR1_AWDIE_Msk
DECL|ADC_CR1_AWDIE_Pos|macro|ADC_CR1_AWDIE_Pos
DECL|ADC_CR1_AWDIE|macro|ADC_CR1_AWDIE
DECL|ADC_CR1_AWDSGL_Msk|macro|ADC_CR1_AWDSGL_Msk
DECL|ADC_CR1_AWDSGL_Pos|macro|ADC_CR1_AWDSGL_Pos
DECL|ADC_CR1_AWDSGL|macro|ADC_CR1_AWDSGL
DECL|ADC_CR1_DISCEN_Msk|macro|ADC_CR1_DISCEN_Msk
DECL|ADC_CR1_DISCEN_Pos|macro|ADC_CR1_DISCEN_Pos
DECL|ADC_CR1_DISCEN|macro|ADC_CR1_DISCEN
DECL|ADC_CR1_DISCNUM_0|macro|ADC_CR1_DISCNUM_0
DECL|ADC_CR1_DISCNUM_1|macro|ADC_CR1_DISCNUM_1
DECL|ADC_CR1_DISCNUM_2|macro|ADC_CR1_DISCNUM_2
DECL|ADC_CR1_DISCNUM_Msk|macro|ADC_CR1_DISCNUM_Msk
DECL|ADC_CR1_DISCNUM_Pos|macro|ADC_CR1_DISCNUM_Pos
DECL|ADC_CR1_DISCNUM|macro|ADC_CR1_DISCNUM
DECL|ADC_CR1_EOCIE_Msk|macro|ADC_CR1_EOCIE_Msk
DECL|ADC_CR1_EOCIE_Pos|macro|ADC_CR1_EOCIE_Pos
DECL|ADC_CR1_EOCIE|macro|ADC_CR1_EOCIE
DECL|ADC_CR1_JAUTO_Msk|macro|ADC_CR1_JAUTO_Msk
DECL|ADC_CR1_JAUTO_Pos|macro|ADC_CR1_JAUTO_Pos
DECL|ADC_CR1_JAUTO|macro|ADC_CR1_JAUTO
DECL|ADC_CR1_JAWDEN_Msk|macro|ADC_CR1_JAWDEN_Msk
DECL|ADC_CR1_JAWDEN_Pos|macro|ADC_CR1_JAWDEN_Pos
DECL|ADC_CR1_JAWDEN|macro|ADC_CR1_JAWDEN
DECL|ADC_CR1_JDISCEN_Msk|macro|ADC_CR1_JDISCEN_Msk
DECL|ADC_CR1_JDISCEN_Pos|macro|ADC_CR1_JDISCEN_Pos
DECL|ADC_CR1_JDISCEN|macro|ADC_CR1_JDISCEN
DECL|ADC_CR1_JEOCIE_Msk|macro|ADC_CR1_JEOCIE_Msk
DECL|ADC_CR1_JEOCIE_Pos|macro|ADC_CR1_JEOCIE_Pos
DECL|ADC_CR1_JEOCIE|macro|ADC_CR1_JEOCIE
DECL|ADC_CR1_OVRIE_Msk|macro|ADC_CR1_OVRIE_Msk
DECL|ADC_CR1_OVRIE_Pos|macro|ADC_CR1_OVRIE_Pos
DECL|ADC_CR1_OVRIE|macro|ADC_CR1_OVRIE
DECL|ADC_CR1_RES_0|macro|ADC_CR1_RES_0
DECL|ADC_CR1_RES_1|macro|ADC_CR1_RES_1
DECL|ADC_CR1_RES_Msk|macro|ADC_CR1_RES_Msk
DECL|ADC_CR1_RES_Pos|macro|ADC_CR1_RES_Pos
DECL|ADC_CR1_RES|macro|ADC_CR1_RES
DECL|ADC_CR1_SCAN_Msk|macro|ADC_CR1_SCAN_Msk
DECL|ADC_CR1_SCAN_Pos|macro|ADC_CR1_SCAN_Pos
DECL|ADC_CR1_SCAN|macro|ADC_CR1_SCAN
DECL|ADC_CR2_ADON_Msk|macro|ADC_CR2_ADON_Msk
DECL|ADC_CR2_ADON_Pos|macro|ADC_CR2_ADON_Pos
DECL|ADC_CR2_ADON|macro|ADC_CR2_ADON
DECL|ADC_CR2_ALIGN_Msk|macro|ADC_CR2_ALIGN_Msk
DECL|ADC_CR2_ALIGN_Pos|macro|ADC_CR2_ALIGN_Pos
DECL|ADC_CR2_ALIGN|macro|ADC_CR2_ALIGN
DECL|ADC_CR2_CONT_Msk|macro|ADC_CR2_CONT_Msk
DECL|ADC_CR2_CONT_Pos|macro|ADC_CR2_CONT_Pos
DECL|ADC_CR2_CONT|macro|ADC_CR2_CONT
DECL|ADC_CR2_DDS_Msk|macro|ADC_CR2_DDS_Msk
DECL|ADC_CR2_DDS_Pos|macro|ADC_CR2_DDS_Pos
DECL|ADC_CR2_DDS|macro|ADC_CR2_DDS
DECL|ADC_CR2_DMA_Msk|macro|ADC_CR2_DMA_Msk
DECL|ADC_CR2_DMA_Pos|macro|ADC_CR2_DMA_Pos
DECL|ADC_CR2_DMA|macro|ADC_CR2_DMA
DECL|ADC_CR2_EOCS_Msk|macro|ADC_CR2_EOCS_Msk
DECL|ADC_CR2_EOCS_Pos|macro|ADC_CR2_EOCS_Pos
DECL|ADC_CR2_EOCS|macro|ADC_CR2_EOCS
DECL|ADC_CR2_EXTEN_0|macro|ADC_CR2_EXTEN_0
DECL|ADC_CR2_EXTEN_1|macro|ADC_CR2_EXTEN_1
DECL|ADC_CR2_EXTEN_Msk|macro|ADC_CR2_EXTEN_Msk
DECL|ADC_CR2_EXTEN_Pos|macro|ADC_CR2_EXTEN_Pos
DECL|ADC_CR2_EXTEN|macro|ADC_CR2_EXTEN
DECL|ADC_CR2_EXTSEL_0|macro|ADC_CR2_EXTSEL_0
DECL|ADC_CR2_EXTSEL_1|macro|ADC_CR2_EXTSEL_1
DECL|ADC_CR2_EXTSEL_2|macro|ADC_CR2_EXTSEL_2
DECL|ADC_CR2_EXTSEL_3|macro|ADC_CR2_EXTSEL_3
DECL|ADC_CR2_EXTSEL_Msk|macro|ADC_CR2_EXTSEL_Msk
DECL|ADC_CR2_EXTSEL_Pos|macro|ADC_CR2_EXTSEL_Pos
DECL|ADC_CR2_EXTSEL|macro|ADC_CR2_EXTSEL
DECL|ADC_CR2_JEXTEN_0|macro|ADC_CR2_JEXTEN_0
DECL|ADC_CR2_JEXTEN_1|macro|ADC_CR2_JEXTEN_1
DECL|ADC_CR2_JEXTEN_Msk|macro|ADC_CR2_JEXTEN_Msk
DECL|ADC_CR2_JEXTEN_Pos|macro|ADC_CR2_JEXTEN_Pos
DECL|ADC_CR2_JEXTEN|macro|ADC_CR2_JEXTEN
DECL|ADC_CR2_JEXTSEL_0|macro|ADC_CR2_JEXTSEL_0
DECL|ADC_CR2_JEXTSEL_1|macro|ADC_CR2_JEXTSEL_1
DECL|ADC_CR2_JEXTSEL_2|macro|ADC_CR2_JEXTSEL_2
DECL|ADC_CR2_JEXTSEL_3|macro|ADC_CR2_JEXTSEL_3
DECL|ADC_CR2_JEXTSEL_Msk|macro|ADC_CR2_JEXTSEL_Msk
DECL|ADC_CR2_JEXTSEL_Pos|macro|ADC_CR2_JEXTSEL_Pos
DECL|ADC_CR2_JEXTSEL|macro|ADC_CR2_JEXTSEL
DECL|ADC_CR2_JSWSTART_Msk|macro|ADC_CR2_JSWSTART_Msk
DECL|ADC_CR2_JSWSTART_Pos|macro|ADC_CR2_JSWSTART_Pos
DECL|ADC_CR2_JSWSTART|macro|ADC_CR2_JSWSTART
DECL|ADC_CR2_SWSTART_Msk|macro|ADC_CR2_SWSTART_Msk
DECL|ADC_CR2_SWSTART_Pos|macro|ADC_CR2_SWSTART_Pos
DECL|ADC_CR2_SWSTART|macro|ADC_CR2_SWSTART
DECL|ADC_CSR_AWD1_Msk|macro|ADC_CSR_AWD1_Msk
DECL|ADC_CSR_AWD1_Pos|macro|ADC_CSR_AWD1_Pos
DECL|ADC_CSR_AWD1|macro|ADC_CSR_AWD1
DECL|ADC_CSR_AWD2_Msk|macro|ADC_CSR_AWD2_Msk
DECL|ADC_CSR_AWD2_Pos|macro|ADC_CSR_AWD2_Pos
DECL|ADC_CSR_AWD2|macro|ADC_CSR_AWD2
DECL|ADC_CSR_AWD3_Msk|macro|ADC_CSR_AWD3_Msk
DECL|ADC_CSR_AWD3_Pos|macro|ADC_CSR_AWD3_Pos
DECL|ADC_CSR_AWD3|macro|ADC_CSR_AWD3
DECL|ADC_CSR_DOVR1|macro|ADC_CSR_DOVR1
DECL|ADC_CSR_DOVR2|macro|ADC_CSR_DOVR2
DECL|ADC_CSR_DOVR3|macro|ADC_CSR_DOVR3
DECL|ADC_CSR_EOC1_Msk|macro|ADC_CSR_EOC1_Msk
DECL|ADC_CSR_EOC1_Pos|macro|ADC_CSR_EOC1_Pos
DECL|ADC_CSR_EOC1|macro|ADC_CSR_EOC1
DECL|ADC_CSR_EOC2_Msk|macro|ADC_CSR_EOC2_Msk
DECL|ADC_CSR_EOC2_Pos|macro|ADC_CSR_EOC2_Pos
DECL|ADC_CSR_EOC2|macro|ADC_CSR_EOC2
DECL|ADC_CSR_EOC3_Msk|macro|ADC_CSR_EOC3_Msk
DECL|ADC_CSR_EOC3_Pos|macro|ADC_CSR_EOC3_Pos
DECL|ADC_CSR_EOC3|macro|ADC_CSR_EOC3
DECL|ADC_CSR_JEOC1_Msk|macro|ADC_CSR_JEOC1_Msk
DECL|ADC_CSR_JEOC1_Pos|macro|ADC_CSR_JEOC1_Pos
DECL|ADC_CSR_JEOC1|macro|ADC_CSR_JEOC1
DECL|ADC_CSR_JEOC2_Msk|macro|ADC_CSR_JEOC2_Msk
DECL|ADC_CSR_JEOC2_Pos|macro|ADC_CSR_JEOC2_Pos
DECL|ADC_CSR_JEOC2|macro|ADC_CSR_JEOC2
DECL|ADC_CSR_JEOC3_Msk|macro|ADC_CSR_JEOC3_Msk
DECL|ADC_CSR_JEOC3_Pos|macro|ADC_CSR_JEOC3_Pos
DECL|ADC_CSR_JEOC3|macro|ADC_CSR_JEOC3
DECL|ADC_CSR_JSTRT1_Msk|macro|ADC_CSR_JSTRT1_Msk
DECL|ADC_CSR_JSTRT1_Pos|macro|ADC_CSR_JSTRT1_Pos
DECL|ADC_CSR_JSTRT1|macro|ADC_CSR_JSTRT1
DECL|ADC_CSR_JSTRT2_Msk|macro|ADC_CSR_JSTRT2_Msk
DECL|ADC_CSR_JSTRT2_Pos|macro|ADC_CSR_JSTRT2_Pos
DECL|ADC_CSR_JSTRT2|macro|ADC_CSR_JSTRT2
DECL|ADC_CSR_JSTRT3_Msk|macro|ADC_CSR_JSTRT3_Msk
DECL|ADC_CSR_JSTRT3_Pos|macro|ADC_CSR_JSTRT3_Pos
DECL|ADC_CSR_JSTRT3|macro|ADC_CSR_JSTRT3
DECL|ADC_CSR_OVR1_Msk|macro|ADC_CSR_OVR1_Msk
DECL|ADC_CSR_OVR1_Pos|macro|ADC_CSR_OVR1_Pos
DECL|ADC_CSR_OVR1|macro|ADC_CSR_OVR1
DECL|ADC_CSR_OVR2_Msk|macro|ADC_CSR_OVR2_Msk
DECL|ADC_CSR_OVR2_Pos|macro|ADC_CSR_OVR2_Pos
DECL|ADC_CSR_OVR2|macro|ADC_CSR_OVR2
DECL|ADC_CSR_OVR3_Msk|macro|ADC_CSR_OVR3_Msk
DECL|ADC_CSR_OVR3_Pos|macro|ADC_CSR_OVR3_Pos
DECL|ADC_CSR_OVR3|macro|ADC_CSR_OVR3
DECL|ADC_CSR_STRT1_Msk|macro|ADC_CSR_STRT1_Msk
DECL|ADC_CSR_STRT1_Pos|macro|ADC_CSR_STRT1_Pos
DECL|ADC_CSR_STRT1|macro|ADC_CSR_STRT1
DECL|ADC_CSR_STRT2_Msk|macro|ADC_CSR_STRT2_Msk
DECL|ADC_CSR_STRT2_Pos|macro|ADC_CSR_STRT2_Pos
DECL|ADC_CSR_STRT2|macro|ADC_CSR_STRT2
DECL|ADC_CSR_STRT3_Msk|macro|ADC_CSR_STRT3_Msk
DECL|ADC_CSR_STRT3_Pos|macro|ADC_CSR_STRT3_Pos
DECL|ADC_CSR_STRT3|macro|ADC_CSR_STRT3
DECL|ADC_Common_TypeDef|typedef|} ADC_Common_TypeDef;
DECL|ADC_DR_ADC2DATA_Msk|macro|ADC_DR_ADC2DATA_Msk
DECL|ADC_DR_ADC2DATA_Pos|macro|ADC_DR_ADC2DATA_Pos
DECL|ADC_DR_ADC2DATA|macro|ADC_DR_ADC2DATA
DECL|ADC_DR_DATA_Msk|macro|ADC_DR_DATA_Msk
DECL|ADC_DR_DATA_Pos|macro|ADC_DR_DATA_Pos
DECL|ADC_DR_DATA|macro|ADC_DR_DATA
DECL|ADC_HTR_HT_Msk|macro|ADC_HTR_HT_Msk
DECL|ADC_HTR_HT_Pos|macro|ADC_HTR_HT_Pos
DECL|ADC_HTR_HT|macro|ADC_HTR_HT
DECL|ADC_IRQn|enumerator|ADC_IRQn = 18, /*!< ADC1, ADC2 and ADC3 global Interrupts */
DECL|ADC_JDR1_JDATA_Msk|macro|ADC_JDR1_JDATA_Msk
DECL|ADC_JDR1_JDATA_Pos|macro|ADC_JDR1_JDATA_Pos
DECL|ADC_JDR1_JDATA|macro|ADC_JDR1_JDATA
DECL|ADC_JDR2_JDATA_Msk|macro|ADC_JDR2_JDATA_Msk
DECL|ADC_JDR2_JDATA_Pos|macro|ADC_JDR2_JDATA_Pos
DECL|ADC_JDR2_JDATA|macro|ADC_JDR2_JDATA
DECL|ADC_JDR3_JDATA_Msk|macro|ADC_JDR3_JDATA_Msk
DECL|ADC_JDR3_JDATA_Pos|macro|ADC_JDR3_JDATA_Pos
DECL|ADC_JDR3_JDATA|macro|ADC_JDR3_JDATA
DECL|ADC_JDR4_JDATA_Msk|macro|ADC_JDR4_JDATA_Msk
DECL|ADC_JDR4_JDATA_Pos|macro|ADC_JDR4_JDATA_Pos
DECL|ADC_JDR4_JDATA|macro|ADC_JDR4_JDATA
DECL|ADC_JOFR1_JOFFSET1_Msk|macro|ADC_JOFR1_JOFFSET1_Msk
DECL|ADC_JOFR1_JOFFSET1_Pos|macro|ADC_JOFR1_JOFFSET1_Pos
DECL|ADC_JOFR1_JOFFSET1|macro|ADC_JOFR1_JOFFSET1
DECL|ADC_JOFR2_JOFFSET2_Msk|macro|ADC_JOFR2_JOFFSET2_Msk
DECL|ADC_JOFR2_JOFFSET2_Pos|macro|ADC_JOFR2_JOFFSET2_Pos
DECL|ADC_JOFR2_JOFFSET2|macro|ADC_JOFR2_JOFFSET2
DECL|ADC_JOFR3_JOFFSET3_Msk|macro|ADC_JOFR3_JOFFSET3_Msk
DECL|ADC_JOFR3_JOFFSET3_Pos|macro|ADC_JOFR3_JOFFSET3_Pos
DECL|ADC_JOFR3_JOFFSET3|macro|ADC_JOFR3_JOFFSET3
DECL|ADC_JOFR4_JOFFSET4_Msk|macro|ADC_JOFR4_JOFFSET4_Msk
DECL|ADC_JOFR4_JOFFSET4_Pos|macro|ADC_JOFR4_JOFFSET4_Pos
DECL|ADC_JOFR4_JOFFSET4|macro|ADC_JOFR4_JOFFSET4
DECL|ADC_JSQR_JL_0|macro|ADC_JSQR_JL_0
DECL|ADC_JSQR_JL_1|macro|ADC_JSQR_JL_1
DECL|ADC_JSQR_JL_Msk|macro|ADC_JSQR_JL_Msk
DECL|ADC_JSQR_JL_Pos|macro|ADC_JSQR_JL_Pos
DECL|ADC_JSQR_JL|macro|ADC_JSQR_JL
DECL|ADC_JSQR_JSQ1_0|macro|ADC_JSQR_JSQ1_0
DECL|ADC_JSQR_JSQ1_1|macro|ADC_JSQR_JSQ1_1
DECL|ADC_JSQR_JSQ1_2|macro|ADC_JSQR_JSQ1_2
DECL|ADC_JSQR_JSQ1_3|macro|ADC_JSQR_JSQ1_3
DECL|ADC_JSQR_JSQ1_4|macro|ADC_JSQR_JSQ1_4
DECL|ADC_JSQR_JSQ1_Msk|macro|ADC_JSQR_JSQ1_Msk
DECL|ADC_JSQR_JSQ1_Pos|macro|ADC_JSQR_JSQ1_Pos
DECL|ADC_JSQR_JSQ1|macro|ADC_JSQR_JSQ1
DECL|ADC_JSQR_JSQ2_0|macro|ADC_JSQR_JSQ2_0
DECL|ADC_JSQR_JSQ2_1|macro|ADC_JSQR_JSQ2_1
DECL|ADC_JSQR_JSQ2_2|macro|ADC_JSQR_JSQ2_2
DECL|ADC_JSQR_JSQ2_3|macro|ADC_JSQR_JSQ2_3
DECL|ADC_JSQR_JSQ2_4|macro|ADC_JSQR_JSQ2_4
DECL|ADC_JSQR_JSQ2_Msk|macro|ADC_JSQR_JSQ2_Msk
DECL|ADC_JSQR_JSQ2_Pos|macro|ADC_JSQR_JSQ2_Pos
DECL|ADC_JSQR_JSQ2|macro|ADC_JSQR_JSQ2
DECL|ADC_JSQR_JSQ3_0|macro|ADC_JSQR_JSQ3_0
DECL|ADC_JSQR_JSQ3_1|macro|ADC_JSQR_JSQ3_1
DECL|ADC_JSQR_JSQ3_2|macro|ADC_JSQR_JSQ3_2
DECL|ADC_JSQR_JSQ3_3|macro|ADC_JSQR_JSQ3_3
DECL|ADC_JSQR_JSQ3_4|macro|ADC_JSQR_JSQ3_4
DECL|ADC_JSQR_JSQ3_Msk|macro|ADC_JSQR_JSQ3_Msk
DECL|ADC_JSQR_JSQ3_Pos|macro|ADC_JSQR_JSQ3_Pos
DECL|ADC_JSQR_JSQ3|macro|ADC_JSQR_JSQ3
DECL|ADC_JSQR_JSQ4_0|macro|ADC_JSQR_JSQ4_0
DECL|ADC_JSQR_JSQ4_1|macro|ADC_JSQR_JSQ4_1
DECL|ADC_JSQR_JSQ4_2|macro|ADC_JSQR_JSQ4_2
DECL|ADC_JSQR_JSQ4_3|macro|ADC_JSQR_JSQ4_3
DECL|ADC_JSQR_JSQ4_4|macro|ADC_JSQR_JSQ4_4
DECL|ADC_JSQR_JSQ4_Msk|macro|ADC_JSQR_JSQ4_Msk
DECL|ADC_JSQR_JSQ4_Pos|macro|ADC_JSQR_JSQ4_Pos
DECL|ADC_JSQR_JSQ4|macro|ADC_JSQR_JSQ4
DECL|ADC_LTR_LT_Msk|macro|ADC_LTR_LT_Msk
DECL|ADC_LTR_LT_Pos|macro|ADC_LTR_LT_Pos
DECL|ADC_LTR_LT|macro|ADC_LTR_LT
DECL|ADC_MULTIMODE_SUPPORT|macro|ADC_MULTIMODE_SUPPORT
DECL|ADC_SMPR1_SMP10_0|macro|ADC_SMPR1_SMP10_0
DECL|ADC_SMPR1_SMP10_1|macro|ADC_SMPR1_SMP10_1
DECL|ADC_SMPR1_SMP10_2|macro|ADC_SMPR1_SMP10_2
DECL|ADC_SMPR1_SMP10_Msk|macro|ADC_SMPR1_SMP10_Msk
DECL|ADC_SMPR1_SMP10_Pos|macro|ADC_SMPR1_SMP10_Pos
DECL|ADC_SMPR1_SMP10|macro|ADC_SMPR1_SMP10
DECL|ADC_SMPR1_SMP11_0|macro|ADC_SMPR1_SMP11_0
DECL|ADC_SMPR1_SMP11_1|macro|ADC_SMPR1_SMP11_1
DECL|ADC_SMPR1_SMP11_2|macro|ADC_SMPR1_SMP11_2
DECL|ADC_SMPR1_SMP11_Msk|macro|ADC_SMPR1_SMP11_Msk
DECL|ADC_SMPR1_SMP11_Pos|macro|ADC_SMPR1_SMP11_Pos
DECL|ADC_SMPR1_SMP11|macro|ADC_SMPR1_SMP11
DECL|ADC_SMPR1_SMP12_0|macro|ADC_SMPR1_SMP12_0
DECL|ADC_SMPR1_SMP12_1|macro|ADC_SMPR1_SMP12_1
DECL|ADC_SMPR1_SMP12_2|macro|ADC_SMPR1_SMP12_2
DECL|ADC_SMPR1_SMP12_Msk|macro|ADC_SMPR1_SMP12_Msk
DECL|ADC_SMPR1_SMP12_Pos|macro|ADC_SMPR1_SMP12_Pos
DECL|ADC_SMPR1_SMP12|macro|ADC_SMPR1_SMP12
DECL|ADC_SMPR1_SMP13_0|macro|ADC_SMPR1_SMP13_0
DECL|ADC_SMPR1_SMP13_1|macro|ADC_SMPR1_SMP13_1
DECL|ADC_SMPR1_SMP13_2|macro|ADC_SMPR1_SMP13_2
DECL|ADC_SMPR1_SMP13_Msk|macro|ADC_SMPR1_SMP13_Msk
DECL|ADC_SMPR1_SMP13_Pos|macro|ADC_SMPR1_SMP13_Pos
DECL|ADC_SMPR1_SMP13|macro|ADC_SMPR1_SMP13
DECL|ADC_SMPR1_SMP14_0|macro|ADC_SMPR1_SMP14_0
DECL|ADC_SMPR1_SMP14_1|macro|ADC_SMPR1_SMP14_1
DECL|ADC_SMPR1_SMP14_2|macro|ADC_SMPR1_SMP14_2
DECL|ADC_SMPR1_SMP14_Msk|macro|ADC_SMPR1_SMP14_Msk
DECL|ADC_SMPR1_SMP14_Pos|macro|ADC_SMPR1_SMP14_Pos
DECL|ADC_SMPR1_SMP14|macro|ADC_SMPR1_SMP14
DECL|ADC_SMPR1_SMP15_0|macro|ADC_SMPR1_SMP15_0
DECL|ADC_SMPR1_SMP15_1|macro|ADC_SMPR1_SMP15_1
DECL|ADC_SMPR1_SMP15_2|macro|ADC_SMPR1_SMP15_2
DECL|ADC_SMPR1_SMP15_Msk|macro|ADC_SMPR1_SMP15_Msk
DECL|ADC_SMPR1_SMP15_Pos|macro|ADC_SMPR1_SMP15_Pos
DECL|ADC_SMPR1_SMP15|macro|ADC_SMPR1_SMP15
DECL|ADC_SMPR1_SMP16_0|macro|ADC_SMPR1_SMP16_0
DECL|ADC_SMPR1_SMP16_1|macro|ADC_SMPR1_SMP16_1
DECL|ADC_SMPR1_SMP16_2|macro|ADC_SMPR1_SMP16_2
DECL|ADC_SMPR1_SMP16_Msk|macro|ADC_SMPR1_SMP16_Msk
DECL|ADC_SMPR1_SMP16_Pos|macro|ADC_SMPR1_SMP16_Pos
DECL|ADC_SMPR1_SMP16|macro|ADC_SMPR1_SMP16
DECL|ADC_SMPR1_SMP17_0|macro|ADC_SMPR1_SMP17_0
DECL|ADC_SMPR1_SMP17_1|macro|ADC_SMPR1_SMP17_1
DECL|ADC_SMPR1_SMP17_2|macro|ADC_SMPR1_SMP17_2
DECL|ADC_SMPR1_SMP17_Msk|macro|ADC_SMPR1_SMP17_Msk
DECL|ADC_SMPR1_SMP17_Pos|macro|ADC_SMPR1_SMP17_Pos
DECL|ADC_SMPR1_SMP17|macro|ADC_SMPR1_SMP17
DECL|ADC_SMPR1_SMP18_0|macro|ADC_SMPR1_SMP18_0
DECL|ADC_SMPR1_SMP18_1|macro|ADC_SMPR1_SMP18_1
DECL|ADC_SMPR1_SMP18_2|macro|ADC_SMPR1_SMP18_2
DECL|ADC_SMPR1_SMP18_Msk|macro|ADC_SMPR1_SMP18_Msk
DECL|ADC_SMPR1_SMP18_Pos|macro|ADC_SMPR1_SMP18_Pos
DECL|ADC_SMPR1_SMP18|macro|ADC_SMPR1_SMP18
DECL|ADC_SMPR2_SMP0_0|macro|ADC_SMPR2_SMP0_0
DECL|ADC_SMPR2_SMP0_1|macro|ADC_SMPR2_SMP0_1
DECL|ADC_SMPR2_SMP0_2|macro|ADC_SMPR2_SMP0_2
DECL|ADC_SMPR2_SMP0_Msk|macro|ADC_SMPR2_SMP0_Msk
DECL|ADC_SMPR2_SMP0_Pos|macro|ADC_SMPR2_SMP0_Pos
DECL|ADC_SMPR2_SMP0|macro|ADC_SMPR2_SMP0
DECL|ADC_SMPR2_SMP1_0|macro|ADC_SMPR2_SMP1_0
DECL|ADC_SMPR2_SMP1_1|macro|ADC_SMPR2_SMP1_1
DECL|ADC_SMPR2_SMP1_2|macro|ADC_SMPR2_SMP1_2
DECL|ADC_SMPR2_SMP1_Msk|macro|ADC_SMPR2_SMP1_Msk
DECL|ADC_SMPR2_SMP1_Pos|macro|ADC_SMPR2_SMP1_Pos
DECL|ADC_SMPR2_SMP1|macro|ADC_SMPR2_SMP1
DECL|ADC_SMPR2_SMP2_0|macro|ADC_SMPR2_SMP2_0
DECL|ADC_SMPR2_SMP2_1|macro|ADC_SMPR2_SMP2_1
DECL|ADC_SMPR2_SMP2_2|macro|ADC_SMPR2_SMP2_2
DECL|ADC_SMPR2_SMP2_Msk|macro|ADC_SMPR2_SMP2_Msk
DECL|ADC_SMPR2_SMP2_Pos|macro|ADC_SMPR2_SMP2_Pos
DECL|ADC_SMPR2_SMP2|macro|ADC_SMPR2_SMP2
DECL|ADC_SMPR2_SMP3_0|macro|ADC_SMPR2_SMP3_0
DECL|ADC_SMPR2_SMP3_1|macro|ADC_SMPR2_SMP3_1
DECL|ADC_SMPR2_SMP3_2|macro|ADC_SMPR2_SMP3_2
DECL|ADC_SMPR2_SMP3_Msk|macro|ADC_SMPR2_SMP3_Msk
DECL|ADC_SMPR2_SMP3_Pos|macro|ADC_SMPR2_SMP3_Pos
DECL|ADC_SMPR2_SMP3|macro|ADC_SMPR2_SMP3
DECL|ADC_SMPR2_SMP4_0|macro|ADC_SMPR2_SMP4_0
DECL|ADC_SMPR2_SMP4_1|macro|ADC_SMPR2_SMP4_1
DECL|ADC_SMPR2_SMP4_2|macro|ADC_SMPR2_SMP4_2
DECL|ADC_SMPR2_SMP4_Msk|macro|ADC_SMPR2_SMP4_Msk
DECL|ADC_SMPR2_SMP4_Pos|macro|ADC_SMPR2_SMP4_Pos
DECL|ADC_SMPR2_SMP4|macro|ADC_SMPR2_SMP4
DECL|ADC_SMPR2_SMP5_0|macro|ADC_SMPR2_SMP5_0
DECL|ADC_SMPR2_SMP5_1|macro|ADC_SMPR2_SMP5_1
DECL|ADC_SMPR2_SMP5_2|macro|ADC_SMPR2_SMP5_2
DECL|ADC_SMPR2_SMP5_Msk|macro|ADC_SMPR2_SMP5_Msk
DECL|ADC_SMPR2_SMP5_Pos|macro|ADC_SMPR2_SMP5_Pos
DECL|ADC_SMPR2_SMP5|macro|ADC_SMPR2_SMP5
DECL|ADC_SMPR2_SMP6_0|macro|ADC_SMPR2_SMP6_0
DECL|ADC_SMPR2_SMP6_1|macro|ADC_SMPR2_SMP6_1
DECL|ADC_SMPR2_SMP6_2|macro|ADC_SMPR2_SMP6_2
DECL|ADC_SMPR2_SMP6_Msk|macro|ADC_SMPR2_SMP6_Msk
DECL|ADC_SMPR2_SMP6_Pos|macro|ADC_SMPR2_SMP6_Pos
DECL|ADC_SMPR2_SMP6|macro|ADC_SMPR2_SMP6
DECL|ADC_SMPR2_SMP7_0|macro|ADC_SMPR2_SMP7_0
DECL|ADC_SMPR2_SMP7_1|macro|ADC_SMPR2_SMP7_1
DECL|ADC_SMPR2_SMP7_2|macro|ADC_SMPR2_SMP7_2
DECL|ADC_SMPR2_SMP7_Msk|macro|ADC_SMPR2_SMP7_Msk
DECL|ADC_SMPR2_SMP7_Pos|macro|ADC_SMPR2_SMP7_Pos
DECL|ADC_SMPR2_SMP7|macro|ADC_SMPR2_SMP7
DECL|ADC_SMPR2_SMP8_0|macro|ADC_SMPR2_SMP8_0
DECL|ADC_SMPR2_SMP8_1|macro|ADC_SMPR2_SMP8_1
DECL|ADC_SMPR2_SMP8_2|macro|ADC_SMPR2_SMP8_2
DECL|ADC_SMPR2_SMP8_Msk|macro|ADC_SMPR2_SMP8_Msk
DECL|ADC_SMPR2_SMP8_Pos|macro|ADC_SMPR2_SMP8_Pos
DECL|ADC_SMPR2_SMP8|macro|ADC_SMPR2_SMP8
DECL|ADC_SMPR2_SMP9_0|macro|ADC_SMPR2_SMP9_0
DECL|ADC_SMPR2_SMP9_1|macro|ADC_SMPR2_SMP9_1
DECL|ADC_SMPR2_SMP9_2|macro|ADC_SMPR2_SMP9_2
DECL|ADC_SMPR2_SMP9_Msk|macro|ADC_SMPR2_SMP9_Msk
DECL|ADC_SMPR2_SMP9_Pos|macro|ADC_SMPR2_SMP9_Pos
DECL|ADC_SMPR2_SMP9|macro|ADC_SMPR2_SMP9
DECL|ADC_SQR1_L_0|macro|ADC_SQR1_L_0
DECL|ADC_SQR1_L_1|macro|ADC_SQR1_L_1
DECL|ADC_SQR1_L_2|macro|ADC_SQR1_L_2
DECL|ADC_SQR1_L_3|macro|ADC_SQR1_L_3
DECL|ADC_SQR1_L_Msk|macro|ADC_SQR1_L_Msk
DECL|ADC_SQR1_L_Pos|macro|ADC_SQR1_L_Pos
DECL|ADC_SQR1_L|macro|ADC_SQR1_L
DECL|ADC_SQR1_SQ13_0|macro|ADC_SQR1_SQ13_0
DECL|ADC_SQR1_SQ13_1|macro|ADC_SQR1_SQ13_1
DECL|ADC_SQR1_SQ13_2|macro|ADC_SQR1_SQ13_2
DECL|ADC_SQR1_SQ13_3|macro|ADC_SQR1_SQ13_3
DECL|ADC_SQR1_SQ13_4|macro|ADC_SQR1_SQ13_4
DECL|ADC_SQR1_SQ13_Msk|macro|ADC_SQR1_SQ13_Msk
DECL|ADC_SQR1_SQ13_Pos|macro|ADC_SQR1_SQ13_Pos
DECL|ADC_SQR1_SQ13|macro|ADC_SQR1_SQ13
DECL|ADC_SQR1_SQ14_0|macro|ADC_SQR1_SQ14_0
DECL|ADC_SQR1_SQ14_1|macro|ADC_SQR1_SQ14_1
DECL|ADC_SQR1_SQ14_2|macro|ADC_SQR1_SQ14_2
DECL|ADC_SQR1_SQ14_3|macro|ADC_SQR1_SQ14_3
DECL|ADC_SQR1_SQ14_4|macro|ADC_SQR1_SQ14_4
DECL|ADC_SQR1_SQ14_Msk|macro|ADC_SQR1_SQ14_Msk
DECL|ADC_SQR1_SQ14_Pos|macro|ADC_SQR1_SQ14_Pos
DECL|ADC_SQR1_SQ14|macro|ADC_SQR1_SQ14
DECL|ADC_SQR1_SQ15_0|macro|ADC_SQR1_SQ15_0
DECL|ADC_SQR1_SQ15_1|macro|ADC_SQR1_SQ15_1
DECL|ADC_SQR1_SQ15_2|macro|ADC_SQR1_SQ15_2
DECL|ADC_SQR1_SQ15_3|macro|ADC_SQR1_SQ15_3
DECL|ADC_SQR1_SQ15_4|macro|ADC_SQR1_SQ15_4
DECL|ADC_SQR1_SQ15_Msk|macro|ADC_SQR1_SQ15_Msk
DECL|ADC_SQR1_SQ15_Pos|macro|ADC_SQR1_SQ15_Pos
DECL|ADC_SQR1_SQ15|macro|ADC_SQR1_SQ15
DECL|ADC_SQR1_SQ16_0|macro|ADC_SQR1_SQ16_0
DECL|ADC_SQR1_SQ16_1|macro|ADC_SQR1_SQ16_1
DECL|ADC_SQR1_SQ16_2|macro|ADC_SQR1_SQ16_2
DECL|ADC_SQR1_SQ16_3|macro|ADC_SQR1_SQ16_3
DECL|ADC_SQR1_SQ16_4|macro|ADC_SQR1_SQ16_4
DECL|ADC_SQR1_SQ16_Msk|macro|ADC_SQR1_SQ16_Msk
DECL|ADC_SQR1_SQ16_Pos|macro|ADC_SQR1_SQ16_Pos
DECL|ADC_SQR1_SQ16|macro|ADC_SQR1_SQ16
DECL|ADC_SQR2_SQ10_0|macro|ADC_SQR2_SQ10_0
DECL|ADC_SQR2_SQ10_1|macro|ADC_SQR2_SQ10_1
DECL|ADC_SQR2_SQ10_2|macro|ADC_SQR2_SQ10_2
DECL|ADC_SQR2_SQ10_3|macro|ADC_SQR2_SQ10_3
DECL|ADC_SQR2_SQ10_4|macro|ADC_SQR2_SQ10_4
DECL|ADC_SQR2_SQ10_Msk|macro|ADC_SQR2_SQ10_Msk
DECL|ADC_SQR2_SQ10_Pos|macro|ADC_SQR2_SQ10_Pos
DECL|ADC_SQR2_SQ10|macro|ADC_SQR2_SQ10
DECL|ADC_SQR2_SQ11_0|macro|ADC_SQR2_SQ11_0
DECL|ADC_SQR2_SQ11_1|macro|ADC_SQR2_SQ11_1
DECL|ADC_SQR2_SQ11_2|macro|ADC_SQR2_SQ11_2
DECL|ADC_SQR2_SQ11_3|macro|ADC_SQR2_SQ11_3
DECL|ADC_SQR2_SQ11_4|macro|ADC_SQR2_SQ11_4
DECL|ADC_SQR2_SQ11_Msk|macro|ADC_SQR2_SQ11_Msk
DECL|ADC_SQR2_SQ11_Pos|macro|ADC_SQR2_SQ11_Pos
DECL|ADC_SQR2_SQ11|macro|ADC_SQR2_SQ11
DECL|ADC_SQR2_SQ12_0|macro|ADC_SQR2_SQ12_0
DECL|ADC_SQR2_SQ12_1|macro|ADC_SQR2_SQ12_1
DECL|ADC_SQR2_SQ12_2|macro|ADC_SQR2_SQ12_2
DECL|ADC_SQR2_SQ12_3|macro|ADC_SQR2_SQ12_3
DECL|ADC_SQR2_SQ12_4|macro|ADC_SQR2_SQ12_4
DECL|ADC_SQR2_SQ12_Msk|macro|ADC_SQR2_SQ12_Msk
DECL|ADC_SQR2_SQ12_Pos|macro|ADC_SQR2_SQ12_Pos
DECL|ADC_SQR2_SQ12|macro|ADC_SQR2_SQ12
DECL|ADC_SQR2_SQ7_0|macro|ADC_SQR2_SQ7_0
DECL|ADC_SQR2_SQ7_1|macro|ADC_SQR2_SQ7_1
DECL|ADC_SQR2_SQ7_2|macro|ADC_SQR2_SQ7_2
DECL|ADC_SQR2_SQ7_3|macro|ADC_SQR2_SQ7_3
DECL|ADC_SQR2_SQ7_4|macro|ADC_SQR2_SQ7_4
DECL|ADC_SQR2_SQ7_Msk|macro|ADC_SQR2_SQ7_Msk
DECL|ADC_SQR2_SQ7_Pos|macro|ADC_SQR2_SQ7_Pos
DECL|ADC_SQR2_SQ7|macro|ADC_SQR2_SQ7
DECL|ADC_SQR2_SQ8_0|macro|ADC_SQR2_SQ8_0
DECL|ADC_SQR2_SQ8_1|macro|ADC_SQR2_SQ8_1
DECL|ADC_SQR2_SQ8_2|macro|ADC_SQR2_SQ8_2
DECL|ADC_SQR2_SQ8_3|macro|ADC_SQR2_SQ8_3
DECL|ADC_SQR2_SQ8_4|macro|ADC_SQR2_SQ8_4
DECL|ADC_SQR2_SQ8_Msk|macro|ADC_SQR2_SQ8_Msk
DECL|ADC_SQR2_SQ8_Pos|macro|ADC_SQR2_SQ8_Pos
DECL|ADC_SQR2_SQ8|macro|ADC_SQR2_SQ8
DECL|ADC_SQR2_SQ9_0|macro|ADC_SQR2_SQ9_0
DECL|ADC_SQR2_SQ9_1|macro|ADC_SQR2_SQ9_1
DECL|ADC_SQR2_SQ9_2|macro|ADC_SQR2_SQ9_2
DECL|ADC_SQR2_SQ9_3|macro|ADC_SQR2_SQ9_3
DECL|ADC_SQR2_SQ9_4|macro|ADC_SQR2_SQ9_4
DECL|ADC_SQR2_SQ9_Msk|macro|ADC_SQR2_SQ9_Msk
DECL|ADC_SQR2_SQ9_Pos|macro|ADC_SQR2_SQ9_Pos
DECL|ADC_SQR2_SQ9|macro|ADC_SQR2_SQ9
DECL|ADC_SQR3_SQ1_0|macro|ADC_SQR3_SQ1_0
DECL|ADC_SQR3_SQ1_1|macro|ADC_SQR3_SQ1_1
DECL|ADC_SQR3_SQ1_2|macro|ADC_SQR3_SQ1_2
DECL|ADC_SQR3_SQ1_3|macro|ADC_SQR3_SQ1_3
DECL|ADC_SQR3_SQ1_4|macro|ADC_SQR3_SQ1_4
DECL|ADC_SQR3_SQ1_Msk|macro|ADC_SQR3_SQ1_Msk
DECL|ADC_SQR3_SQ1_Pos|macro|ADC_SQR3_SQ1_Pos
DECL|ADC_SQR3_SQ1|macro|ADC_SQR3_SQ1
DECL|ADC_SQR3_SQ2_0|macro|ADC_SQR3_SQ2_0
DECL|ADC_SQR3_SQ2_1|macro|ADC_SQR3_SQ2_1
DECL|ADC_SQR3_SQ2_2|macro|ADC_SQR3_SQ2_2
DECL|ADC_SQR3_SQ2_3|macro|ADC_SQR3_SQ2_3
DECL|ADC_SQR3_SQ2_4|macro|ADC_SQR3_SQ2_4
DECL|ADC_SQR3_SQ2_Msk|macro|ADC_SQR3_SQ2_Msk
DECL|ADC_SQR3_SQ2_Pos|macro|ADC_SQR3_SQ2_Pos
DECL|ADC_SQR3_SQ2|macro|ADC_SQR3_SQ2
DECL|ADC_SQR3_SQ3_0|macro|ADC_SQR3_SQ3_0
DECL|ADC_SQR3_SQ3_1|macro|ADC_SQR3_SQ3_1
DECL|ADC_SQR3_SQ3_2|macro|ADC_SQR3_SQ3_2
DECL|ADC_SQR3_SQ3_3|macro|ADC_SQR3_SQ3_3
DECL|ADC_SQR3_SQ3_4|macro|ADC_SQR3_SQ3_4
DECL|ADC_SQR3_SQ3_Msk|macro|ADC_SQR3_SQ3_Msk
DECL|ADC_SQR3_SQ3_Pos|macro|ADC_SQR3_SQ3_Pos
DECL|ADC_SQR3_SQ3|macro|ADC_SQR3_SQ3
DECL|ADC_SQR3_SQ4_0|macro|ADC_SQR3_SQ4_0
DECL|ADC_SQR3_SQ4_1|macro|ADC_SQR3_SQ4_1
DECL|ADC_SQR3_SQ4_2|macro|ADC_SQR3_SQ4_2
DECL|ADC_SQR3_SQ4_3|macro|ADC_SQR3_SQ4_3
DECL|ADC_SQR3_SQ4_4|macro|ADC_SQR3_SQ4_4
DECL|ADC_SQR3_SQ4_Msk|macro|ADC_SQR3_SQ4_Msk
DECL|ADC_SQR3_SQ4_Pos|macro|ADC_SQR3_SQ4_Pos
DECL|ADC_SQR3_SQ4|macro|ADC_SQR3_SQ4
DECL|ADC_SQR3_SQ5_0|macro|ADC_SQR3_SQ5_0
DECL|ADC_SQR3_SQ5_1|macro|ADC_SQR3_SQ5_1
DECL|ADC_SQR3_SQ5_2|macro|ADC_SQR3_SQ5_2
DECL|ADC_SQR3_SQ5_3|macro|ADC_SQR3_SQ5_3
DECL|ADC_SQR3_SQ5_4|macro|ADC_SQR3_SQ5_4
DECL|ADC_SQR3_SQ5_Msk|macro|ADC_SQR3_SQ5_Msk
DECL|ADC_SQR3_SQ5_Pos|macro|ADC_SQR3_SQ5_Pos
DECL|ADC_SQR3_SQ5|macro|ADC_SQR3_SQ5
DECL|ADC_SQR3_SQ6_0|macro|ADC_SQR3_SQ6_0
DECL|ADC_SQR3_SQ6_1|macro|ADC_SQR3_SQ6_1
DECL|ADC_SQR3_SQ6_2|macro|ADC_SQR3_SQ6_2
DECL|ADC_SQR3_SQ6_3|macro|ADC_SQR3_SQ6_3
DECL|ADC_SQR3_SQ6_4|macro|ADC_SQR3_SQ6_4
DECL|ADC_SQR3_SQ6_Msk|macro|ADC_SQR3_SQ6_Msk
DECL|ADC_SQR3_SQ6_Pos|macro|ADC_SQR3_SQ6_Pos
DECL|ADC_SQR3_SQ6|macro|ADC_SQR3_SQ6
DECL|ADC_SR_AWD_Msk|macro|ADC_SR_AWD_Msk
DECL|ADC_SR_AWD_Pos|macro|ADC_SR_AWD_Pos
DECL|ADC_SR_AWD|macro|ADC_SR_AWD
DECL|ADC_SR_EOC_Msk|macro|ADC_SR_EOC_Msk
DECL|ADC_SR_EOC_Pos|macro|ADC_SR_EOC_Pos
DECL|ADC_SR_EOC|macro|ADC_SR_EOC
DECL|ADC_SR_JEOC_Msk|macro|ADC_SR_JEOC_Msk
DECL|ADC_SR_JEOC_Pos|macro|ADC_SR_JEOC_Pos
DECL|ADC_SR_JEOC|macro|ADC_SR_JEOC
DECL|ADC_SR_JSTRT_Msk|macro|ADC_SR_JSTRT_Msk
DECL|ADC_SR_JSTRT_Pos|macro|ADC_SR_JSTRT_Pos
DECL|ADC_SR_JSTRT|macro|ADC_SR_JSTRT
DECL|ADC_SR_OVR_Msk|macro|ADC_SR_OVR_Msk
DECL|ADC_SR_OVR_Pos|macro|ADC_SR_OVR_Pos
DECL|ADC_SR_OVR|macro|ADC_SR_OVR
DECL|ADC_SR_STRT_Msk|macro|ADC_SR_STRT_Msk
DECL|ADC_SR_STRT_Pos|macro|ADC_SR_STRT_Pos
DECL|ADC_SR_STRT|macro|ADC_SR_STRT
DECL|ADC_TypeDef|typedef|} ADC_TypeDef;
DECL|ADC|macro|ADC
DECL|AFR|member|__IO uint32_t AFR[2]; /*!< GPIO alternate function registers, Address offset: 0x20-0x24 */
DECL|AHB1ENR|member|__IO uint32_t AHB1ENR; /*!< RCC AHB1 peripheral clock register, Address offset: 0x30 */
DECL|AHB1LPENR|member|__IO uint32_t AHB1LPENR; /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
DECL|AHB1PERIPH_BASE|macro|AHB1PERIPH_BASE
DECL|AHB1RSTR|member|__IO uint32_t AHB1RSTR; /*!< RCC AHB1 peripheral reset register, Address offset: 0x10 */
DECL|AHB2ENR|member|__IO uint32_t AHB2ENR; /*!< RCC AHB2 peripheral clock register, Address offset: 0x34 */
DECL|AHB2LPENR|member|__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
DECL|AHB2PERIPH_BASE|macro|AHB2PERIPH_BASE
DECL|AHB2RSTR|member|__IO uint32_t AHB2RSTR; /*!< RCC AHB2 peripheral reset register, Address offset: 0x14 */
DECL|AHB3ENR|member|__IO uint32_t AHB3ENR; /*!< RCC AHB3 peripheral clock register, Address offset: 0x38 */
DECL|AHB3LPENR|member|__IO uint32_t AHB3LPENR; /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
DECL|AHB3RSTR|member|__IO uint32_t AHB3RSTR; /*!< RCC AHB3 peripheral reset register, Address offset: 0x18 */
DECL|ALRMAR|member|__IO uint32_t ALRMAR; /*!< RTC alarm A register, Address offset: 0x1C */
DECL|ALRMASSR|member|__IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register, Address offset: 0x44 */
DECL|ALRMBR|member|__IO uint32_t ALRMBR; /*!< RTC alarm B register, Address offset: 0x20 */
DECL|ALRMBSSR|member|__IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register, Address offset: 0x48 */
DECL|AMTCR|member|__IO uint32_t AMTCR; /*!< DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C */
DECL|APB1ENR|member|__IO uint32_t APB1ENR; /*!< RCC APB1 peripheral clock enable register, Address offset: 0x40 */
DECL|APB1FZ|member|__IO uint32_t APB1FZ; /*!< Debug MCU APB1 freeze register, Address offset: 0x08 */
DECL|APB1LPENR|member|__IO uint32_t APB1LPENR; /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
DECL|APB1PERIPH_BASE|macro|APB1PERIPH_BASE
DECL|APB1RSTR|member|__IO uint32_t APB1RSTR; /*!< RCC APB1 peripheral reset register, Address offset: 0x20 */
DECL|APB2ENR|member|__IO uint32_t APB2ENR; /*!< RCC APB2 peripheral clock enable register, Address offset: 0x44 */
DECL|APB2FZ|member|__IO uint32_t APB2FZ; /*!< Debug MCU APB2 freeze register, Address offset: 0x0C */
DECL|APB2LPENR|member|__IO uint32_t APB2LPENR; /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
DECL|APB2PERIPH_BASE|macro|APB2PERIPH_BASE
DECL|APB2RSTR|member|__IO uint32_t APB2RSTR; /*!< RCC APB2 peripheral reset register, Address offset: 0x24 */
DECL|ARG|member|__IO uint32_t ARG; /*!< SDIO argument register, Address offset: 0x08 */
DECL|ARR|member|__IO uint32_t ARR; /*!< TIM auto-reload register, Address offset: 0x2C */
DECL|AR|member|__IO uint32_t AR; /*!< QUADSPI Address register, Address offset: 0x18 */
DECL|AWCR|member|__IO uint32_t AWCR; /*!< LTDC Active Width Configuration Register, Address offset: 0x10 */
DECL|BCCR|member|__IO uint32_t BCCR; /*!< LTDC Background Color Configuration Register, Address offset: 0x2C */
DECL|BDCR|member|__IO uint32_t BDCR; /*!< RCC Backup domain control register, Address offset: 0x70 */
DECL|BDTR|member|__IO uint32_t BDTR; /*!< TIM break and dead-time register, Address offset: 0x44 */
DECL|BFCR|member|__IO uint32_t BFCR; /*!< LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 */
DECL|BGCLUT|member|__IO uint32_t BGCLUT[256]; /*!< DMA2D Background CLUT, Address offset:800-BFF */
DECL|BGCMAR|member|__IO uint32_t BGCMAR; /*!< DMA2D Background CLUT Memory Address Register, Address offset: 0x30 */
DECL|BGCOLR|member|__IO uint32_t BGCOLR; /*!< DMA2D Background Color Register, Address offset: 0x28 */
DECL|BGMAR|member|__IO uint32_t BGMAR; /*!< DMA2D Background Memory Address Register, Address offset: 0x14 */
DECL|BGOR|member|__IO uint32_t BGOR; /*!< DMA2D Background Offset Register, Address offset: 0x18 */
DECL|BGPFCCR|member|__IO uint32_t BGPFCCR; /*!< DMA2D Background PFC Control Register, Address offset: 0x24 */
DECL|BKP0R|member|__IO uint32_t BKP0R; /*!< RTC backup register 1, Address offset: 0x50 */
DECL|BKP10R|member|__IO uint32_t BKP10R; /*!< RTC backup register 10, Address offset: 0x78 */
DECL|BKP11R|member|__IO uint32_t BKP11R; /*!< RTC backup register 11, Address offset: 0x7C */
DECL|BKP12R|member|__IO uint32_t BKP12R; /*!< RTC backup register 12, Address offset: 0x80 */
DECL|BKP13R|member|__IO uint32_t BKP13R; /*!< RTC backup register 13, Address offset: 0x84 */
DECL|BKP14R|member|__IO uint32_t BKP14R; /*!< RTC backup register 14, Address offset: 0x88 */
DECL|BKP15R|member|__IO uint32_t BKP15R; /*!< RTC backup register 15, Address offset: 0x8C */
DECL|BKP16R|member|__IO uint32_t BKP16R; /*!< RTC backup register 16, Address offset: 0x90 */
DECL|BKP17R|member|__IO uint32_t BKP17R; /*!< RTC backup register 17, Address offset: 0x94 */
DECL|BKP18R|member|__IO uint32_t BKP18R; /*!< RTC backup register 18, Address offset: 0x98 */
DECL|BKP19R|member|__IO uint32_t BKP19R; /*!< RTC backup register 19, Address offset: 0x9C */
DECL|BKP1R|member|__IO uint32_t BKP1R; /*!< RTC backup register 1, Address offset: 0x54 */
DECL|BKP2R|member|__IO uint32_t BKP2R; /*!< RTC backup register 2, Address offset: 0x58 */
DECL|BKP3R|member|__IO uint32_t BKP3R; /*!< RTC backup register 3, Address offset: 0x5C */
DECL|BKP4R|member|__IO uint32_t BKP4R; /*!< RTC backup register 4, Address offset: 0x60 */
DECL|BKP5R|member|__IO uint32_t BKP5R; /*!< RTC backup register 5, Address offset: 0x64 */
DECL|BKP6R|member|__IO uint32_t BKP6R; /*!< RTC backup register 6, Address offset: 0x68 */
DECL|BKP7R|member|__IO uint32_t BKP7R; /*!< RTC backup register 7, Address offset: 0x6C */
DECL|BKP8R|member|__IO uint32_t BKP8R; /*!< RTC backup register 8, Address offset: 0x70 */
DECL|BKP9R|member|__IO uint32_t BKP9R; /*!< RTC backup register 9, Address offset: 0x74 */
DECL|BKPSRAM_BASE|macro|BKPSRAM_BASE
DECL|BKPSRAM_BB_BASE|macro|BKPSRAM_BB_BASE
DECL|BPCR|member|__IO uint32_t BPCR; /*!< LTDC Back Porch Configuration Register, Address offset: 0x0C */
DECL|BRR|member|__IO uint32_t BRR; /*!< USART Baud rate register, Address offset: 0x08 */
DECL|BSRR|member|__IO uint32_t BSRR; /*!< GPIO port bit set/reset register, Address offset: 0x18 */
DECL|BTCR|member|__IO uint32_t BTCR[8]; /*!< NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR), Address offset: 0x00-1C */
DECL|BTR|member|__IO uint32_t BTR; /*!< CAN bit timing register, Address offset: 0x1C */
DECL|BWTR|member|__IO uint32_t BWTR[7]; /*!< NOR/PSRAM write timing registers, Address offset: 0x104-0x11C */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /*!< 5 Cortex-M4 Bus Fault Interrupt */
DECL|CACR|member|__IO uint32_t CACR; /*!< LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 */
DECL|CALIBR|member|__IO uint32_t CALIBR; /*!< RTC calibration register, Address offset: 0x18 */
DECL|CALR|member|__IO uint32_t CALR; /*!< RTC calibration register, Address offset: 0x3C */
DECL|CAN1_BASE|macro|CAN1_BASE
DECL|CAN1_RX0_IRQn|enumerator|CAN1_RX0_IRQn = 20, /*!< CAN1 RX0 Interrupt */
DECL|CAN1_RX1_IRQn|enumerator|CAN1_RX1_IRQn = 21, /*!< CAN1 RX1 Interrupt */
DECL|CAN1_SCE_IRQn|enumerator|CAN1_SCE_IRQn = 22, /*!< CAN1 SCE Interrupt */
DECL|CAN1_TX_IRQn|enumerator|CAN1_TX_IRQn = 19, /*!< CAN1 TX Interrupt */
DECL|CAN1|macro|CAN1
DECL|CAN2_BASE|macro|CAN2_BASE
DECL|CAN2_RX0_IRQn|enumerator|CAN2_RX0_IRQn = 64, /*!< CAN2 RX0 Interrupt */
DECL|CAN2_RX1_IRQn|enumerator|CAN2_RX1_IRQn = 65, /*!< CAN2 RX1 Interrupt */
DECL|CAN2_SCE_IRQn|enumerator|CAN2_SCE_IRQn = 66, /*!< CAN2 SCE Interrupt */
DECL|CAN2_TX_IRQn|enumerator|CAN2_TX_IRQn = 63, /*!< CAN2 TX Interrupt */
DECL|CAN2|macro|CAN2
DECL|CAN_BTR_BRP_Msk|macro|CAN_BTR_BRP_Msk
DECL|CAN_BTR_BRP_Pos|macro|CAN_BTR_BRP_Pos
DECL|CAN_BTR_BRP|macro|CAN_BTR_BRP
DECL|CAN_BTR_LBKM_Msk|macro|CAN_BTR_LBKM_Msk
DECL|CAN_BTR_LBKM_Pos|macro|CAN_BTR_LBKM_Pos
DECL|CAN_BTR_LBKM|macro|CAN_BTR_LBKM
DECL|CAN_BTR_SILM_Msk|macro|CAN_BTR_SILM_Msk
DECL|CAN_BTR_SILM_Pos|macro|CAN_BTR_SILM_Pos
DECL|CAN_BTR_SILM|macro|CAN_BTR_SILM
DECL|CAN_BTR_SJW_0|macro|CAN_BTR_SJW_0
DECL|CAN_BTR_SJW_1|macro|CAN_BTR_SJW_1
DECL|CAN_BTR_SJW_Msk|macro|CAN_BTR_SJW_Msk
DECL|CAN_BTR_SJW_Pos|macro|CAN_BTR_SJW_Pos
DECL|CAN_BTR_SJW|macro|CAN_BTR_SJW
DECL|CAN_BTR_TS1_0|macro|CAN_BTR_TS1_0
DECL|CAN_BTR_TS1_1|macro|CAN_BTR_TS1_1
DECL|CAN_BTR_TS1_2|macro|CAN_BTR_TS1_2
DECL|CAN_BTR_TS1_3|macro|CAN_BTR_TS1_3
DECL|CAN_BTR_TS1_Msk|macro|CAN_BTR_TS1_Msk
DECL|CAN_BTR_TS1_Pos|macro|CAN_BTR_TS1_Pos
DECL|CAN_BTR_TS1|macro|CAN_BTR_TS1
DECL|CAN_BTR_TS2_0|macro|CAN_BTR_TS2_0
DECL|CAN_BTR_TS2_1|macro|CAN_BTR_TS2_1
DECL|CAN_BTR_TS2_2|macro|CAN_BTR_TS2_2
DECL|CAN_BTR_TS2_Msk|macro|CAN_BTR_TS2_Msk
DECL|CAN_BTR_TS2_Pos|macro|CAN_BTR_TS2_Pos
DECL|CAN_BTR_TS2|macro|CAN_BTR_TS2
DECL|CAN_ESR_BOFF_Msk|macro|CAN_ESR_BOFF_Msk
DECL|CAN_ESR_BOFF_Pos|macro|CAN_ESR_BOFF_Pos
DECL|CAN_ESR_BOFF|macro|CAN_ESR_BOFF
DECL|CAN_ESR_EPVF_Msk|macro|CAN_ESR_EPVF_Msk
DECL|CAN_ESR_EPVF_Pos|macro|CAN_ESR_EPVF_Pos
DECL|CAN_ESR_EPVF|macro|CAN_ESR_EPVF
DECL|CAN_ESR_EWGF_Msk|macro|CAN_ESR_EWGF_Msk
DECL|CAN_ESR_EWGF_Pos|macro|CAN_ESR_EWGF_Pos
DECL|CAN_ESR_EWGF|macro|CAN_ESR_EWGF
DECL|CAN_ESR_LEC_0|macro|CAN_ESR_LEC_0
DECL|CAN_ESR_LEC_1|macro|CAN_ESR_LEC_1
DECL|CAN_ESR_LEC_2|macro|CAN_ESR_LEC_2
DECL|CAN_ESR_LEC_Msk|macro|CAN_ESR_LEC_Msk
DECL|CAN_ESR_LEC_Pos|macro|CAN_ESR_LEC_Pos
DECL|CAN_ESR_LEC|macro|CAN_ESR_LEC
DECL|CAN_ESR_REC_Msk|macro|CAN_ESR_REC_Msk
DECL|CAN_ESR_REC_Pos|macro|CAN_ESR_REC_Pos
DECL|CAN_ESR_REC|macro|CAN_ESR_REC
DECL|CAN_ESR_TEC_Msk|macro|CAN_ESR_TEC_Msk
DECL|CAN_ESR_TEC_Pos|macro|CAN_ESR_TEC_Pos
DECL|CAN_ESR_TEC|macro|CAN_ESR_TEC
DECL|CAN_F0R1_FB0_Msk|macro|CAN_F0R1_FB0_Msk
DECL|CAN_F0R1_FB0_Pos|macro|CAN_F0R1_FB0_Pos
DECL|CAN_F0R1_FB0|macro|CAN_F0R1_FB0
DECL|CAN_F0R1_FB10_Msk|macro|CAN_F0R1_FB10_Msk
DECL|CAN_F0R1_FB10_Pos|macro|CAN_F0R1_FB10_Pos
DECL|CAN_F0R1_FB10|macro|CAN_F0R1_FB10
DECL|CAN_F0R1_FB11_Msk|macro|CAN_F0R1_FB11_Msk
DECL|CAN_F0R1_FB11_Pos|macro|CAN_F0R1_FB11_Pos
DECL|CAN_F0R1_FB11|macro|CAN_F0R1_FB11
DECL|CAN_F0R1_FB12_Msk|macro|CAN_F0R1_FB12_Msk
DECL|CAN_F0R1_FB12_Pos|macro|CAN_F0R1_FB12_Pos
DECL|CAN_F0R1_FB12|macro|CAN_F0R1_FB12
DECL|CAN_F0R1_FB13_Msk|macro|CAN_F0R1_FB13_Msk
DECL|CAN_F0R1_FB13_Pos|macro|CAN_F0R1_FB13_Pos
DECL|CAN_F0R1_FB13|macro|CAN_F0R1_FB13
DECL|CAN_F0R1_FB14_Msk|macro|CAN_F0R1_FB14_Msk
DECL|CAN_F0R1_FB14_Pos|macro|CAN_F0R1_FB14_Pos
DECL|CAN_F0R1_FB14|macro|CAN_F0R1_FB14
DECL|CAN_F0R1_FB15_Msk|macro|CAN_F0R1_FB15_Msk
DECL|CAN_F0R1_FB15_Pos|macro|CAN_F0R1_FB15_Pos
DECL|CAN_F0R1_FB15|macro|CAN_F0R1_FB15
DECL|CAN_F0R1_FB16_Msk|macro|CAN_F0R1_FB16_Msk
DECL|CAN_F0R1_FB16_Pos|macro|CAN_F0R1_FB16_Pos
DECL|CAN_F0R1_FB16|macro|CAN_F0R1_FB16
DECL|CAN_F0R1_FB17_Msk|macro|CAN_F0R1_FB17_Msk
DECL|CAN_F0R1_FB17_Pos|macro|CAN_F0R1_FB17_Pos
DECL|CAN_F0R1_FB17|macro|CAN_F0R1_FB17
DECL|CAN_F0R1_FB18_Msk|macro|CAN_F0R1_FB18_Msk
DECL|CAN_F0R1_FB18_Pos|macro|CAN_F0R1_FB18_Pos
DECL|CAN_F0R1_FB18|macro|CAN_F0R1_FB18
DECL|CAN_F0R1_FB19_Msk|macro|CAN_F0R1_FB19_Msk
DECL|CAN_F0R1_FB19_Pos|macro|CAN_F0R1_FB19_Pos
DECL|CAN_F0R1_FB19|macro|CAN_F0R1_FB19
DECL|CAN_F0R1_FB1_Msk|macro|CAN_F0R1_FB1_Msk
DECL|CAN_F0R1_FB1_Pos|macro|CAN_F0R1_FB1_Pos
DECL|CAN_F0R1_FB1|macro|CAN_F0R1_FB1
DECL|CAN_F0R1_FB20_Msk|macro|CAN_F0R1_FB20_Msk
DECL|CAN_F0R1_FB20_Pos|macro|CAN_F0R1_FB20_Pos
DECL|CAN_F0R1_FB20|macro|CAN_F0R1_FB20
DECL|CAN_F0R1_FB21_Msk|macro|CAN_F0R1_FB21_Msk
DECL|CAN_F0R1_FB21_Pos|macro|CAN_F0R1_FB21_Pos
DECL|CAN_F0R1_FB21|macro|CAN_F0R1_FB21
DECL|CAN_F0R1_FB22_Msk|macro|CAN_F0R1_FB22_Msk
DECL|CAN_F0R1_FB22_Pos|macro|CAN_F0R1_FB22_Pos
DECL|CAN_F0R1_FB22|macro|CAN_F0R1_FB22
DECL|CAN_F0R1_FB23_Msk|macro|CAN_F0R1_FB23_Msk
DECL|CAN_F0R1_FB23_Pos|macro|CAN_F0R1_FB23_Pos
DECL|CAN_F0R1_FB23|macro|CAN_F0R1_FB23
DECL|CAN_F0R1_FB24_Msk|macro|CAN_F0R1_FB24_Msk
DECL|CAN_F0R1_FB24_Pos|macro|CAN_F0R1_FB24_Pos
DECL|CAN_F0R1_FB24|macro|CAN_F0R1_FB24
DECL|CAN_F0R1_FB25_Msk|macro|CAN_F0R1_FB25_Msk
DECL|CAN_F0R1_FB25_Pos|macro|CAN_F0R1_FB25_Pos
DECL|CAN_F0R1_FB25|macro|CAN_F0R1_FB25
DECL|CAN_F0R1_FB26_Msk|macro|CAN_F0R1_FB26_Msk
DECL|CAN_F0R1_FB26_Pos|macro|CAN_F0R1_FB26_Pos
DECL|CAN_F0R1_FB26|macro|CAN_F0R1_FB26
DECL|CAN_F0R1_FB27_Msk|macro|CAN_F0R1_FB27_Msk
DECL|CAN_F0R1_FB27_Pos|macro|CAN_F0R1_FB27_Pos
DECL|CAN_F0R1_FB27|macro|CAN_F0R1_FB27
DECL|CAN_F0R1_FB28_Msk|macro|CAN_F0R1_FB28_Msk
DECL|CAN_F0R1_FB28_Pos|macro|CAN_F0R1_FB28_Pos
DECL|CAN_F0R1_FB28|macro|CAN_F0R1_FB28
DECL|CAN_F0R1_FB29_Msk|macro|CAN_F0R1_FB29_Msk
DECL|CAN_F0R1_FB29_Pos|macro|CAN_F0R1_FB29_Pos
DECL|CAN_F0R1_FB29|macro|CAN_F0R1_FB29
DECL|CAN_F0R1_FB2_Msk|macro|CAN_F0R1_FB2_Msk
DECL|CAN_F0R1_FB2_Pos|macro|CAN_F0R1_FB2_Pos
DECL|CAN_F0R1_FB2|macro|CAN_F0R1_FB2
DECL|CAN_F0R1_FB30_Msk|macro|CAN_F0R1_FB30_Msk
DECL|CAN_F0R1_FB30_Pos|macro|CAN_F0R1_FB30_Pos
DECL|CAN_F0R1_FB30|macro|CAN_F0R1_FB30
DECL|CAN_F0R1_FB31_Msk|macro|CAN_F0R1_FB31_Msk
DECL|CAN_F0R1_FB31_Pos|macro|CAN_F0R1_FB31_Pos
DECL|CAN_F0R1_FB31|macro|CAN_F0R1_FB31
DECL|CAN_F0R1_FB3_Msk|macro|CAN_F0R1_FB3_Msk
DECL|CAN_F0R1_FB3_Pos|macro|CAN_F0R1_FB3_Pos
DECL|CAN_F0R1_FB3|macro|CAN_F0R1_FB3
DECL|CAN_F0R1_FB4_Msk|macro|CAN_F0R1_FB4_Msk
DECL|CAN_F0R1_FB4_Pos|macro|CAN_F0R1_FB4_Pos
DECL|CAN_F0R1_FB4|macro|CAN_F0R1_FB4
DECL|CAN_F0R1_FB5_Msk|macro|CAN_F0R1_FB5_Msk
DECL|CAN_F0R1_FB5_Pos|macro|CAN_F0R1_FB5_Pos
DECL|CAN_F0R1_FB5|macro|CAN_F0R1_FB5
DECL|CAN_F0R1_FB6_Msk|macro|CAN_F0R1_FB6_Msk
DECL|CAN_F0R1_FB6_Pos|macro|CAN_F0R1_FB6_Pos
DECL|CAN_F0R1_FB6|macro|CAN_F0R1_FB6
DECL|CAN_F0R1_FB7_Msk|macro|CAN_F0R1_FB7_Msk
DECL|CAN_F0R1_FB7_Pos|macro|CAN_F0R1_FB7_Pos
DECL|CAN_F0R1_FB7|macro|CAN_F0R1_FB7
DECL|CAN_F0R1_FB8_Msk|macro|CAN_F0R1_FB8_Msk
DECL|CAN_F0R1_FB8_Pos|macro|CAN_F0R1_FB8_Pos
DECL|CAN_F0R1_FB8|macro|CAN_F0R1_FB8
DECL|CAN_F0R1_FB9_Msk|macro|CAN_F0R1_FB9_Msk
DECL|CAN_F0R1_FB9_Pos|macro|CAN_F0R1_FB9_Pos
DECL|CAN_F0R1_FB9|macro|CAN_F0R1_FB9
DECL|CAN_F0R2_FB0_Msk|macro|CAN_F0R2_FB0_Msk
DECL|CAN_F0R2_FB0_Pos|macro|CAN_F0R2_FB0_Pos
DECL|CAN_F0R2_FB0|macro|CAN_F0R2_FB0
DECL|CAN_F0R2_FB10_Msk|macro|CAN_F0R2_FB10_Msk
DECL|CAN_F0R2_FB10_Pos|macro|CAN_F0R2_FB10_Pos
DECL|CAN_F0R2_FB10|macro|CAN_F0R2_FB10
DECL|CAN_F0R2_FB11_Msk|macro|CAN_F0R2_FB11_Msk
DECL|CAN_F0R2_FB11_Pos|macro|CAN_F0R2_FB11_Pos
DECL|CAN_F0R2_FB11|macro|CAN_F0R2_FB11
DECL|CAN_F0R2_FB12_Msk|macro|CAN_F0R2_FB12_Msk
DECL|CAN_F0R2_FB12_Pos|macro|CAN_F0R2_FB12_Pos
DECL|CAN_F0R2_FB12|macro|CAN_F0R2_FB12
DECL|CAN_F0R2_FB13_Msk|macro|CAN_F0R2_FB13_Msk
DECL|CAN_F0R2_FB13_Pos|macro|CAN_F0R2_FB13_Pos
DECL|CAN_F0R2_FB13|macro|CAN_F0R2_FB13
DECL|CAN_F0R2_FB14_Msk|macro|CAN_F0R2_FB14_Msk
DECL|CAN_F0R2_FB14_Pos|macro|CAN_F0R2_FB14_Pos
DECL|CAN_F0R2_FB14|macro|CAN_F0R2_FB14
DECL|CAN_F0R2_FB15_Msk|macro|CAN_F0R2_FB15_Msk
DECL|CAN_F0R2_FB15_Pos|macro|CAN_F0R2_FB15_Pos
DECL|CAN_F0R2_FB15|macro|CAN_F0R2_FB15
DECL|CAN_F0R2_FB16_Msk|macro|CAN_F0R2_FB16_Msk
DECL|CAN_F0R2_FB16_Pos|macro|CAN_F0R2_FB16_Pos
DECL|CAN_F0R2_FB16|macro|CAN_F0R2_FB16
DECL|CAN_F0R2_FB17_Msk|macro|CAN_F0R2_FB17_Msk
DECL|CAN_F0R2_FB17_Pos|macro|CAN_F0R2_FB17_Pos
DECL|CAN_F0R2_FB17|macro|CAN_F0R2_FB17
DECL|CAN_F0R2_FB18_Msk|macro|CAN_F0R2_FB18_Msk
DECL|CAN_F0R2_FB18_Pos|macro|CAN_F0R2_FB18_Pos
DECL|CAN_F0R2_FB18|macro|CAN_F0R2_FB18
DECL|CAN_F0R2_FB19_Msk|macro|CAN_F0R2_FB19_Msk
DECL|CAN_F0R2_FB19_Pos|macro|CAN_F0R2_FB19_Pos
DECL|CAN_F0R2_FB19|macro|CAN_F0R2_FB19
DECL|CAN_F0R2_FB1_Msk|macro|CAN_F0R2_FB1_Msk
DECL|CAN_F0R2_FB1_Pos|macro|CAN_F0R2_FB1_Pos
DECL|CAN_F0R2_FB1|macro|CAN_F0R2_FB1
DECL|CAN_F0R2_FB20_Msk|macro|CAN_F0R2_FB20_Msk
DECL|CAN_F0R2_FB20_Pos|macro|CAN_F0R2_FB20_Pos
DECL|CAN_F0R2_FB20|macro|CAN_F0R2_FB20
DECL|CAN_F0R2_FB21_Msk|macro|CAN_F0R2_FB21_Msk
DECL|CAN_F0R2_FB21_Pos|macro|CAN_F0R2_FB21_Pos
DECL|CAN_F0R2_FB21|macro|CAN_F0R2_FB21
DECL|CAN_F0R2_FB22_Msk|macro|CAN_F0R2_FB22_Msk
DECL|CAN_F0R2_FB22_Pos|macro|CAN_F0R2_FB22_Pos
DECL|CAN_F0R2_FB22|macro|CAN_F0R2_FB22
DECL|CAN_F0R2_FB23_Msk|macro|CAN_F0R2_FB23_Msk
DECL|CAN_F0R2_FB23_Pos|macro|CAN_F0R2_FB23_Pos
DECL|CAN_F0R2_FB23|macro|CAN_F0R2_FB23
DECL|CAN_F0R2_FB24_Msk|macro|CAN_F0R2_FB24_Msk
DECL|CAN_F0R2_FB24_Pos|macro|CAN_F0R2_FB24_Pos
DECL|CAN_F0R2_FB24|macro|CAN_F0R2_FB24
DECL|CAN_F0R2_FB25_Msk|macro|CAN_F0R2_FB25_Msk
DECL|CAN_F0R2_FB25_Pos|macro|CAN_F0R2_FB25_Pos
DECL|CAN_F0R2_FB25|macro|CAN_F0R2_FB25
DECL|CAN_F0R2_FB26_Msk|macro|CAN_F0R2_FB26_Msk
DECL|CAN_F0R2_FB26_Pos|macro|CAN_F0R2_FB26_Pos
DECL|CAN_F0R2_FB26|macro|CAN_F0R2_FB26
DECL|CAN_F0R2_FB27_Msk|macro|CAN_F0R2_FB27_Msk
DECL|CAN_F0R2_FB27_Pos|macro|CAN_F0R2_FB27_Pos
DECL|CAN_F0R2_FB27|macro|CAN_F0R2_FB27
DECL|CAN_F0R2_FB28_Msk|macro|CAN_F0R2_FB28_Msk
DECL|CAN_F0R2_FB28_Pos|macro|CAN_F0R2_FB28_Pos
DECL|CAN_F0R2_FB28|macro|CAN_F0R2_FB28
DECL|CAN_F0R2_FB29_Msk|macro|CAN_F0R2_FB29_Msk
DECL|CAN_F0R2_FB29_Pos|macro|CAN_F0R2_FB29_Pos
DECL|CAN_F0R2_FB29|macro|CAN_F0R2_FB29
DECL|CAN_F0R2_FB2_Msk|macro|CAN_F0R2_FB2_Msk
DECL|CAN_F0R2_FB2_Pos|macro|CAN_F0R2_FB2_Pos
DECL|CAN_F0R2_FB2|macro|CAN_F0R2_FB2
DECL|CAN_F0R2_FB30_Msk|macro|CAN_F0R2_FB30_Msk
DECL|CAN_F0R2_FB30_Pos|macro|CAN_F0R2_FB30_Pos
DECL|CAN_F0R2_FB30|macro|CAN_F0R2_FB30
DECL|CAN_F0R2_FB31_Msk|macro|CAN_F0R2_FB31_Msk
DECL|CAN_F0R2_FB31_Pos|macro|CAN_F0R2_FB31_Pos
DECL|CAN_F0R2_FB31|macro|CAN_F0R2_FB31
DECL|CAN_F0R2_FB3_Msk|macro|CAN_F0R2_FB3_Msk
DECL|CAN_F0R2_FB3_Pos|macro|CAN_F0R2_FB3_Pos
DECL|CAN_F0R2_FB3|macro|CAN_F0R2_FB3
DECL|CAN_F0R2_FB4_Msk|macro|CAN_F0R2_FB4_Msk
DECL|CAN_F0R2_FB4_Pos|macro|CAN_F0R2_FB4_Pos
DECL|CAN_F0R2_FB4|macro|CAN_F0R2_FB4
DECL|CAN_F0R2_FB5_Msk|macro|CAN_F0R2_FB5_Msk
DECL|CAN_F0R2_FB5_Pos|macro|CAN_F0R2_FB5_Pos
DECL|CAN_F0R2_FB5|macro|CAN_F0R2_FB5
DECL|CAN_F0R2_FB6_Msk|macro|CAN_F0R2_FB6_Msk
DECL|CAN_F0R2_FB6_Pos|macro|CAN_F0R2_FB6_Pos
DECL|CAN_F0R2_FB6|macro|CAN_F0R2_FB6
DECL|CAN_F0R2_FB7_Msk|macro|CAN_F0R2_FB7_Msk
DECL|CAN_F0R2_FB7_Pos|macro|CAN_F0R2_FB7_Pos
DECL|CAN_F0R2_FB7|macro|CAN_F0R2_FB7
DECL|CAN_F0R2_FB8_Msk|macro|CAN_F0R2_FB8_Msk
DECL|CAN_F0R2_FB8_Pos|macro|CAN_F0R2_FB8_Pos
DECL|CAN_F0R2_FB8|macro|CAN_F0R2_FB8
DECL|CAN_F0R2_FB9_Msk|macro|CAN_F0R2_FB9_Msk
DECL|CAN_F0R2_FB9_Pos|macro|CAN_F0R2_FB9_Pos
DECL|CAN_F0R2_FB9|macro|CAN_F0R2_FB9
DECL|CAN_F10R1_FB0_Msk|macro|CAN_F10R1_FB0_Msk
DECL|CAN_F10R1_FB0_Pos|macro|CAN_F10R1_FB0_Pos
DECL|CAN_F10R1_FB0|macro|CAN_F10R1_FB0
DECL|CAN_F10R1_FB10_Msk|macro|CAN_F10R1_FB10_Msk
DECL|CAN_F10R1_FB10_Pos|macro|CAN_F10R1_FB10_Pos
DECL|CAN_F10R1_FB10|macro|CAN_F10R1_FB10
DECL|CAN_F10R1_FB11_Msk|macro|CAN_F10R1_FB11_Msk
DECL|CAN_F10R1_FB11_Pos|macro|CAN_F10R1_FB11_Pos
DECL|CAN_F10R1_FB11|macro|CAN_F10R1_FB11
DECL|CAN_F10R1_FB12_Msk|macro|CAN_F10R1_FB12_Msk
DECL|CAN_F10R1_FB12_Pos|macro|CAN_F10R1_FB12_Pos
DECL|CAN_F10R1_FB12|macro|CAN_F10R1_FB12
DECL|CAN_F10R1_FB13_Msk|macro|CAN_F10R1_FB13_Msk
DECL|CAN_F10R1_FB13_Pos|macro|CAN_F10R1_FB13_Pos
DECL|CAN_F10R1_FB13|macro|CAN_F10R1_FB13
DECL|CAN_F10R1_FB14_Msk|macro|CAN_F10R1_FB14_Msk
DECL|CAN_F10R1_FB14_Pos|macro|CAN_F10R1_FB14_Pos
DECL|CAN_F10R1_FB14|macro|CAN_F10R1_FB14
DECL|CAN_F10R1_FB15_Msk|macro|CAN_F10R1_FB15_Msk
DECL|CAN_F10R1_FB15_Pos|macro|CAN_F10R1_FB15_Pos
DECL|CAN_F10R1_FB15|macro|CAN_F10R1_FB15
DECL|CAN_F10R1_FB16_Msk|macro|CAN_F10R1_FB16_Msk
DECL|CAN_F10R1_FB16_Pos|macro|CAN_F10R1_FB16_Pos
DECL|CAN_F10R1_FB16|macro|CAN_F10R1_FB16
DECL|CAN_F10R1_FB17_Msk|macro|CAN_F10R1_FB17_Msk
DECL|CAN_F10R1_FB17_Pos|macro|CAN_F10R1_FB17_Pos
DECL|CAN_F10R1_FB17|macro|CAN_F10R1_FB17
DECL|CAN_F10R1_FB18_Msk|macro|CAN_F10R1_FB18_Msk
DECL|CAN_F10R1_FB18_Pos|macro|CAN_F10R1_FB18_Pos
DECL|CAN_F10R1_FB18|macro|CAN_F10R1_FB18
DECL|CAN_F10R1_FB19_Msk|macro|CAN_F10R1_FB19_Msk
DECL|CAN_F10R1_FB19_Pos|macro|CAN_F10R1_FB19_Pos
DECL|CAN_F10R1_FB19|macro|CAN_F10R1_FB19
DECL|CAN_F10R1_FB1_Msk|macro|CAN_F10R1_FB1_Msk
DECL|CAN_F10R1_FB1_Pos|macro|CAN_F10R1_FB1_Pos
DECL|CAN_F10R1_FB1|macro|CAN_F10R1_FB1
DECL|CAN_F10R1_FB20_Msk|macro|CAN_F10R1_FB20_Msk
DECL|CAN_F10R1_FB20_Pos|macro|CAN_F10R1_FB20_Pos
DECL|CAN_F10R1_FB20|macro|CAN_F10R1_FB20
DECL|CAN_F10R1_FB21_Msk|macro|CAN_F10R1_FB21_Msk
DECL|CAN_F10R1_FB21_Pos|macro|CAN_F10R1_FB21_Pos
DECL|CAN_F10R1_FB21|macro|CAN_F10R1_FB21
DECL|CAN_F10R1_FB22_Msk|macro|CAN_F10R1_FB22_Msk
DECL|CAN_F10R1_FB22_Pos|macro|CAN_F10R1_FB22_Pos
DECL|CAN_F10R1_FB22|macro|CAN_F10R1_FB22
DECL|CAN_F10R1_FB23_Msk|macro|CAN_F10R1_FB23_Msk
DECL|CAN_F10R1_FB23_Pos|macro|CAN_F10R1_FB23_Pos
DECL|CAN_F10R1_FB23|macro|CAN_F10R1_FB23
DECL|CAN_F10R1_FB24_Msk|macro|CAN_F10R1_FB24_Msk
DECL|CAN_F10R1_FB24_Pos|macro|CAN_F10R1_FB24_Pos
DECL|CAN_F10R1_FB24|macro|CAN_F10R1_FB24
DECL|CAN_F10R1_FB25_Msk|macro|CAN_F10R1_FB25_Msk
DECL|CAN_F10R1_FB25_Pos|macro|CAN_F10R1_FB25_Pos
DECL|CAN_F10R1_FB25|macro|CAN_F10R1_FB25
DECL|CAN_F10R1_FB26_Msk|macro|CAN_F10R1_FB26_Msk
DECL|CAN_F10R1_FB26_Pos|macro|CAN_F10R1_FB26_Pos
DECL|CAN_F10R1_FB26|macro|CAN_F10R1_FB26
DECL|CAN_F10R1_FB27_Msk|macro|CAN_F10R1_FB27_Msk
DECL|CAN_F10R1_FB27_Pos|macro|CAN_F10R1_FB27_Pos
DECL|CAN_F10R1_FB27|macro|CAN_F10R1_FB27
DECL|CAN_F10R1_FB28_Msk|macro|CAN_F10R1_FB28_Msk
DECL|CAN_F10R1_FB28_Pos|macro|CAN_F10R1_FB28_Pos
DECL|CAN_F10R1_FB28|macro|CAN_F10R1_FB28
DECL|CAN_F10R1_FB29_Msk|macro|CAN_F10R1_FB29_Msk
DECL|CAN_F10R1_FB29_Pos|macro|CAN_F10R1_FB29_Pos
DECL|CAN_F10R1_FB29|macro|CAN_F10R1_FB29
DECL|CAN_F10R1_FB2_Msk|macro|CAN_F10R1_FB2_Msk
DECL|CAN_F10R1_FB2_Pos|macro|CAN_F10R1_FB2_Pos
DECL|CAN_F10R1_FB2|macro|CAN_F10R1_FB2
DECL|CAN_F10R1_FB30_Msk|macro|CAN_F10R1_FB30_Msk
DECL|CAN_F10R1_FB30_Pos|macro|CAN_F10R1_FB30_Pos
DECL|CAN_F10R1_FB30|macro|CAN_F10R1_FB30
DECL|CAN_F10R1_FB31_Msk|macro|CAN_F10R1_FB31_Msk
DECL|CAN_F10R1_FB31_Pos|macro|CAN_F10R1_FB31_Pos
DECL|CAN_F10R1_FB31|macro|CAN_F10R1_FB31
DECL|CAN_F10R1_FB3_Msk|macro|CAN_F10R1_FB3_Msk
DECL|CAN_F10R1_FB3_Pos|macro|CAN_F10R1_FB3_Pos
DECL|CAN_F10R1_FB3|macro|CAN_F10R1_FB3
DECL|CAN_F10R1_FB4_Msk|macro|CAN_F10R1_FB4_Msk
DECL|CAN_F10R1_FB4_Pos|macro|CAN_F10R1_FB4_Pos
DECL|CAN_F10R1_FB4|macro|CAN_F10R1_FB4
DECL|CAN_F10R1_FB5_Msk|macro|CAN_F10R1_FB5_Msk
DECL|CAN_F10R1_FB5_Pos|macro|CAN_F10R1_FB5_Pos
DECL|CAN_F10R1_FB5|macro|CAN_F10R1_FB5
DECL|CAN_F10R1_FB6_Msk|macro|CAN_F10R1_FB6_Msk
DECL|CAN_F10R1_FB6_Pos|macro|CAN_F10R1_FB6_Pos
DECL|CAN_F10R1_FB6|macro|CAN_F10R1_FB6
DECL|CAN_F10R1_FB7_Msk|macro|CAN_F10R1_FB7_Msk
DECL|CAN_F10R1_FB7_Pos|macro|CAN_F10R1_FB7_Pos
DECL|CAN_F10R1_FB7|macro|CAN_F10R1_FB7
DECL|CAN_F10R1_FB8_Msk|macro|CAN_F10R1_FB8_Msk
DECL|CAN_F10R1_FB8_Pos|macro|CAN_F10R1_FB8_Pos
DECL|CAN_F10R1_FB8|macro|CAN_F10R1_FB8
DECL|CAN_F10R1_FB9_Msk|macro|CAN_F10R1_FB9_Msk
DECL|CAN_F10R1_FB9_Pos|macro|CAN_F10R1_FB9_Pos
DECL|CAN_F10R1_FB9|macro|CAN_F10R1_FB9
DECL|CAN_F10R2_FB0_Msk|macro|CAN_F10R2_FB0_Msk
DECL|CAN_F10R2_FB0_Pos|macro|CAN_F10R2_FB0_Pos
DECL|CAN_F10R2_FB0|macro|CAN_F10R2_FB0
DECL|CAN_F10R2_FB10_Msk|macro|CAN_F10R2_FB10_Msk
DECL|CAN_F10R2_FB10_Pos|macro|CAN_F10R2_FB10_Pos
DECL|CAN_F10R2_FB10|macro|CAN_F10R2_FB10
DECL|CAN_F10R2_FB11_Msk|macro|CAN_F10R2_FB11_Msk
DECL|CAN_F10R2_FB11_Pos|macro|CAN_F10R2_FB11_Pos
DECL|CAN_F10R2_FB11|macro|CAN_F10R2_FB11
DECL|CAN_F10R2_FB12_Msk|macro|CAN_F10R2_FB12_Msk
DECL|CAN_F10R2_FB12_Pos|macro|CAN_F10R2_FB12_Pos
DECL|CAN_F10R2_FB12|macro|CAN_F10R2_FB12
DECL|CAN_F10R2_FB13_Msk|macro|CAN_F10R2_FB13_Msk
DECL|CAN_F10R2_FB13_Pos|macro|CAN_F10R2_FB13_Pos
DECL|CAN_F10R2_FB13|macro|CAN_F10R2_FB13
DECL|CAN_F10R2_FB14_Msk|macro|CAN_F10R2_FB14_Msk
DECL|CAN_F10R2_FB14_Pos|macro|CAN_F10R2_FB14_Pos
DECL|CAN_F10R2_FB14|macro|CAN_F10R2_FB14
DECL|CAN_F10R2_FB15_Msk|macro|CAN_F10R2_FB15_Msk
DECL|CAN_F10R2_FB15_Pos|macro|CAN_F10R2_FB15_Pos
DECL|CAN_F10R2_FB15|macro|CAN_F10R2_FB15
DECL|CAN_F10R2_FB16_Msk|macro|CAN_F10R2_FB16_Msk
DECL|CAN_F10R2_FB16_Pos|macro|CAN_F10R2_FB16_Pos
DECL|CAN_F10R2_FB16|macro|CAN_F10R2_FB16
DECL|CAN_F10R2_FB17_Msk|macro|CAN_F10R2_FB17_Msk
DECL|CAN_F10R2_FB17_Pos|macro|CAN_F10R2_FB17_Pos
DECL|CAN_F10R2_FB17|macro|CAN_F10R2_FB17
DECL|CAN_F10R2_FB18_Msk|macro|CAN_F10R2_FB18_Msk
DECL|CAN_F10R2_FB18_Pos|macro|CAN_F10R2_FB18_Pos
DECL|CAN_F10R2_FB18|macro|CAN_F10R2_FB18
DECL|CAN_F10R2_FB19_Msk|macro|CAN_F10R2_FB19_Msk
DECL|CAN_F10R2_FB19_Pos|macro|CAN_F10R2_FB19_Pos
DECL|CAN_F10R2_FB19|macro|CAN_F10R2_FB19
DECL|CAN_F10R2_FB1_Msk|macro|CAN_F10R2_FB1_Msk
DECL|CAN_F10R2_FB1_Pos|macro|CAN_F10R2_FB1_Pos
DECL|CAN_F10R2_FB1|macro|CAN_F10R2_FB1
DECL|CAN_F10R2_FB20_Msk|macro|CAN_F10R2_FB20_Msk
DECL|CAN_F10R2_FB20_Pos|macro|CAN_F10R2_FB20_Pos
DECL|CAN_F10R2_FB20|macro|CAN_F10R2_FB20
DECL|CAN_F10R2_FB21_Msk|macro|CAN_F10R2_FB21_Msk
DECL|CAN_F10R2_FB21_Pos|macro|CAN_F10R2_FB21_Pos
DECL|CAN_F10R2_FB21|macro|CAN_F10R2_FB21
DECL|CAN_F10R2_FB22_Msk|macro|CAN_F10R2_FB22_Msk
DECL|CAN_F10R2_FB22_Pos|macro|CAN_F10R2_FB22_Pos
DECL|CAN_F10R2_FB22|macro|CAN_F10R2_FB22
DECL|CAN_F10R2_FB23_Msk|macro|CAN_F10R2_FB23_Msk
DECL|CAN_F10R2_FB23_Pos|macro|CAN_F10R2_FB23_Pos
DECL|CAN_F10R2_FB23|macro|CAN_F10R2_FB23
DECL|CAN_F10R2_FB24_Msk|macro|CAN_F10R2_FB24_Msk
DECL|CAN_F10R2_FB24_Pos|macro|CAN_F10R2_FB24_Pos
DECL|CAN_F10R2_FB24|macro|CAN_F10R2_FB24
DECL|CAN_F10R2_FB25_Msk|macro|CAN_F10R2_FB25_Msk
DECL|CAN_F10R2_FB25_Pos|macro|CAN_F10R2_FB25_Pos
DECL|CAN_F10R2_FB25|macro|CAN_F10R2_FB25
DECL|CAN_F10R2_FB26_Msk|macro|CAN_F10R2_FB26_Msk
DECL|CAN_F10R2_FB26_Pos|macro|CAN_F10R2_FB26_Pos
DECL|CAN_F10R2_FB26|macro|CAN_F10R2_FB26
DECL|CAN_F10R2_FB27_Msk|macro|CAN_F10R2_FB27_Msk
DECL|CAN_F10R2_FB27_Pos|macro|CAN_F10R2_FB27_Pos
DECL|CAN_F10R2_FB27|macro|CAN_F10R2_FB27
DECL|CAN_F10R2_FB28_Msk|macro|CAN_F10R2_FB28_Msk
DECL|CAN_F10R2_FB28_Pos|macro|CAN_F10R2_FB28_Pos
DECL|CAN_F10R2_FB28|macro|CAN_F10R2_FB28
DECL|CAN_F10R2_FB29_Msk|macro|CAN_F10R2_FB29_Msk
DECL|CAN_F10R2_FB29_Pos|macro|CAN_F10R2_FB29_Pos
DECL|CAN_F10R2_FB29|macro|CAN_F10R2_FB29
DECL|CAN_F10R2_FB2_Msk|macro|CAN_F10R2_FB2_Msk
DECL|CAN_F10R2_FB2_Pos|macro|CAN_F10R2_FB2_Pos
DECL|CAN_F10R2_FB2|macro|CAN_F10R2_FB2
DECL|CAN_F10R2_FB30_Msk|macro|CAN_F10R2_FB30_Msk
DECL|CAN_F10R2_FB30_Pos|macro|CAN_F10R2_FB30_Pos
DECL|CAN_F10R2_FB30|macro|CAN_F10R2_FB30
DECL|CAN_F10R2_FB31_Msk|macro|CAN_F10R2_FB31_Msk
DECL|CAN_F10R2_FB31_Pos|macro|CAN_F10R2_FB31_Pos
DECL|CAN_F10R2_FB31|macro|CAN_F10R2_FB31
DECL|CAN_F10R2_FB3_Msk|macro|CAN_F10R2_FB3_Msk
DECL|CAN_F10R2_FB3_Pos|macro|CAN_F10R2_FB3_Pos
DECL|CAN_F10R2_FB3|macro|CAN_F10R2_FB3
DECL|CAN_F10R2_FB4_Msk|macro|CAN_F10R2_FB4_Msk
DECL|CAN_F10R2_FB4_Pos|macro|CAN_F10R2_FB4_Pos
DECL|CAN_F10R2_FB4|macro|CAN_F10R2_FB4
DECL|CAN_F10R2_FB5_Msk|macro|CAN_F10R2_FB5_Msk
DECL|CAN_F10R2_FB5_Pos|macro|CAN_F10R2_FB5_Pos
DECL|CAN_F10R2_FB5|macro|CAN_F10R2_FB5
DECL|CAN_F10R2_FB6_Msk|macro|CAN_F10R2_FB6_Msk
DECL|CAN_F10R2_FB6_Pos|macro|CAN_F10R2_FB6_Pos
DECL|CAN_F10R2_FB6|macro|CAN_F10R2_FB6
DECL|CAN_F10R2_FB7_Msk|macro|CAN_F10R2_FB7_Msk
DECL|CAN_F10R2_FB7_Pos|macro|CAN_F10R2_FB7_Pos
DECL|CAN_F10R2_FB7|macro|CAN_F10R2_FB7
DECL|CAN_F10R2_FB8_Msk|macro|CAN_F10R2_FB8_Msk
DECL|CAN_F10R2_FB8_Pos|macro|CAN_F10R2_FB8_Pos
DECL|CAN_F10R2_FB8|macro|CAN_F10R2_FB8
DECL|CAN_F10R2_FB9_Msk|macro|CAN_F10R2_FB9_Msk
DECL|CAN_F10R2_FB9_Pos|macro|CAN_F10R2_FB9_Pos
DECL|CAN_F10R2_FB9|macro|CAN_F10R2_FB9
DECL|CAN_F11R1_FB0_Msk|macro|CAN_F11R1_FB0_Msk
DECL|CAN_F11R1_FB0_Pos|macro|CAN_F11R1_FB0_Pos
DECL|CAN_F11R1_FB0|macro|CAN_F11R1_FB0
DECL|CAN_F11R1_FB10_Msk|macro|CAN_F11R1_FB10_Msk
DECL|CAN_F11R1_FB10_Pos|macro|CAN_F11R1_FB10_Pos
DECL|CAN_F11R1_FB10|macro|CAN_F11R1_FB10
DECL|CAN_F11R1_FB11_Msk|macro|CAN_F11R1_FB11_Msk
DECL|CAN_F11R1_FB11_Pos|macro|CAN_F11R1_FB11_Pos
DECL|CAN_F11R1_FB11|macro|CAN_F11R1_FB11
DECL|CAN_F11R1_FB12_Msk|macro|CAN_F11R1_FB12_Msk
DECL|CAN_F11R1_FB12_Pos|macro|CAN_F11R1_FB12_Pos
DECL|CAN_F11R1_FB12|macro|CAN_F11R1_FB12
DECL|CAN_F11R1_FB13_Msk|macro|CAN_F11R1_FB13_Msk
DECL|CAN_F11R1_FB13_Pos|macro|CAN_F11R1_FB13_Pos
DECL|CAN_F11R1_FB13|macro|CAN_F11R1_FB13
DECL|CAN_F11R1_FB14_Msk|macro|CAN_F11R1_FB14_Msk
DECL|CAN_F11R1_FB14_Pos|macro|CAN_F11R1_FB14_Pos
DECL|CAN_F11R1_FB14|macro|CAN_F11R1_FB14
DECL|CAN_F11R1_FB15_Msk|macro|CAN_F11R1_FB15_Msk
DECL|CAN_F11R1_FB15_Pos|macro|CAN_F11R1_FB15_Pos
DECL|CAN_F11R1_FB15|macro|CAN_F11R1_FB15
DECL|CAN_F11R1_FB16_Msk|macro|CAN_F11R1_FB16_Msk
DECL|CAN_F11R1_FB16_Pos|macro|CAN_F11R1_FB16_Pos
DECL|CAN_F11R1_FB16|macro|CAN_F11R1_FB16
DECL|CAN_F11R1_FB17_Msk|macro|CAN_F11R1_FB17_Msk
DECL|CAN_F11R1_FB17_Pos|macro|CAN_F11R1_FB17_Pos
DECL|CAN_F11R1_FB17|macro|CAN_F11R1_FB17
DECL|CAN_F11R1_FB18_Msk|macro|CAN_F11R1_FB18_Msk
DECL|CAN_F11R1_FB18_Pos|macro|CAN_F11R1_FB18_Pos
DECL|CAN_F11R1_FB18|macro|CAN_F11R1_FB18
DECL|CAN_F11R1_FB19_Msk|macro|CAN_F11R1_FB19_Msk
DECL|CAN_F11R1_FB19_Pos|macro|CAN_F11R1_FB19_Pos
DECL|CAN_F11R1_FB19|macro|CAN_F11R1_FB19
DECL|CAN_F11R1_FB1_Msk|macro|CAN_F11R1_FB1_Msk
DECL|CAN_F11R1_FB1_Pos|macro|CAN_F11R1_FB1_Pos
DECL|CAN_F11R1_FB1|macro|CAN_F11R1_FB1
DECL|CAN_F11R1_FB20_Msk|macro|CAN_F11R1_FB20_Msk
DECL|CAN_F11R1_FB20_Pos|macro|CAN_F11R1_FB20_Pos
DECL|CAN_F11R1_FB20|macro|CAN_F11R1_FB20
DECL|CAN_F11R1_FB21_Msk|macro|CAN_F11R1_FB21_Msk
DECL|CAN_F11R1_FB21_Pos|macro|CAN_F11R1_FB21_Pos
DECL|CAN_F11R1_FB21|macro|CAN_F11R1_FB21
DECL|CAN_F11R1_FB22_Msk|macro|CAN_F11R1_FB22_Msk
DECL|CAN_F11R1_FB22_Pos|macro|CAN_F11R1_FB22_Pos
DECL|CAN_F11R1_FB22|macro|CAN_F11R1_FB22
DECL|CAN_F11R1_FB23_Msk|macro|CAN_F11R1_FB23_Msk
DECL|CAN_F11R1_FB23_Pos|macro|CAN_F11R1_FB23_Pos
DECL|CAN_F11R1_FB23|macro|CAN_F11R1_FB23
DECL|CAN_F11R1_FB24_Msk|macro|CAN_F11R1_FB24_Msk
DECL|CAN_F11R1_FB24_Pos|macro|CAN_F11R1_FB24_Pos
DECL|CAN_F11R1_FB24|macro|CAN_F11R1_FB24
DECL|CAN_F11R1_FB25_Msk|macro|CAN_F11R1_FB25_Msk
DECL|CAN_F11R1_FB25_Pos|macro|CAN_F11R1_FB25_Pos
DECL|CAN_F11R1_FB25|macro|CAN_F11R1_FB25
DECL|CAN_F11R1_FB26_Msk|macro|CAN_F11R1_FB26_Msk
DECL|CAN_F11R1_FB26_Pos|macro|CAN_F11R1_FB26_Pos
DECL|CAN_F11R1_FB26|macro|CAN_F11R1_FB26
DECL|CAN_F11R1_FB27_Msk|macro|CAN_F11R1_FB27_Msk
DECL|CAN_F11R1_FB27_Pos|macro|CAN_F11R1_FB27_Pos
DECL|CAN_F11R1_FB27|macro|CAN_F11R1_FB27
DECL|CAN_F11R1_FB28_Msk|macro|CAN_F11R1_FB28_Msk
DECL|CAN_F11R1_FB28_Pos|macro|CAN_F11R1_FB28_Pos
DECL|CAN_F11R1_FB28|macro|CAN_F11R1_FB28
DECL|CAN_F11R1_FB29_Msk|macro|CAN_F11R1_FB29_Msk
DECL|CAN_F11R1_FB29_Pos|macro|CAN_F11R1_FB29_Pos
DECL|CAN_F11R1_FB29|macro|CAN_F11R1_FB29
DECL|CAN_F11R1_FB2_Msk|macro|CAN_F11R1_FB2_Msk
DECL|CAN_F11R1_FB2_Pos|macro|CAN_F11R1_FB2_Pos
DECL|CAN_F11R1_FB2|macro|CAN_F11R1_FB2
DECL|CAN_F11R1_FB30_Msk|macro|CAN_F11R1_FB30_Msk
DECL|CAN_F11R1_FB30_Pos|macro|CAN_F11R1_FB30_Pos
DECL|CAN_F11R1_FB30|macro|CAN_F11R1_FB30
DECL|CAN_F11R1_FB31_Msk|macro|CAN_F11R1_FB31_Msk
DECL|CAN_F11R1_FB31_Pos|macro|CAN_F11R1_FB31_Pos
DECL|CAN_F11R1_FB31|macro|CAN_F11R1_FB31
DECL|CAN_F11R1_FB3_Msk|macro|CAN_F11R1_FB3_Msk
DECL|CAN_F11R1_FB3_Pos|macro|CAN_F11R1_FB3_Pos
DECL|CAN_F11R1_FB3|macro|CAN_F11R1_FB3
DECL|CAN_F11R1_FB4_Msk|macro|CAN_F11R1_FB4_Msk
DECL|CAN_F11R1_FB4_Pos|macro|CAN_F11R1_FB4_Pos
DECL|CAN_F11R1_FB4|macro|CAN_F11R1_FB4
DECL|CAN_F11R1_FB5_Msk|macro|CAN_F11R1_FB5_Msk
DECL|CAN_F11R1_FB5_Pos|macro|CAN_F11R1_FB5_Pos
DECL|CAN_F11R1_FB5|macro|CAN_F11R1_FB5
DECL|CAN_F11R1_FB6_Msk|macro|CAN_F11R1_FB6_Msk
DECL|CAN_F11R1_FB6_Pos|macro|CAN_F11R1_FB6_Pos
DECL|CAN_F11R1_FB6|macro|CAN_F11R1_FB6
DECL|CAN_F11R1_FB7_Msk|macro|CAN_F11R1_FB7_Msk
DECL|CAN_F11R1_FB7_Pos|macro|CAN_F11R1_FB7_Pos
DECL|CAN_F11R1_FB7|macro|CAN_F11R1_FB7
DECL|CAN_F11R1_FB8_Msk|macro|CAN_F11R1_FB8_Msk
DECL|CAN_F11R1_FB8_Pos|macro|CAN_F11R1_FB8_Pos
DECL|CAN_F11R1_FB8|macro|CAN_F11R1_FB8
DECL|CAN_F11R1_FB9_Msk|macro|CAN_F11R1_FB9_Msk
DECL|CAN_F11R1_FB9_Pos|macro|CAN_F11R1_FB9_Pos
DECL|CAN_F11R1_FB9|macro|CAN_F11R1_FB9
DECL|CAN_F11R2_FB0_Msk|macro|CAN_F11R2_FB0_Msk
DECL|CAN_F11R2_FB0_Pos|macro|CAN_F11R2_FB0_Pos
DECL|CAN_F11R2_FB0|macro|CAN_F11R2_FB0
DECL|CAN_F11R2_FB10_Msk|macro|CAN_F11R2_FB10_Msk
DECL|CAN_F11R2_FB10_Pos|macro|CAN_F11R2_FB10_Pos
DECL|CAN_F11R2_FB10|macro|CAN_F11R2_FB10
DECL|CAN_F11R2_FB11_Msk|macro|CAN_F11R2_FB11_Msk
DECL|CAN_F11R2_FB11_Pos|macro|CAN_F11R2_FB11_Pos
DECL|CAN_F11R2_FB11|macro|CAN_F11R2_FB11
DECL|CAN_F11R2_FB12_Msk|macro|CAN_F11R2_FB12_Msk
DECL|CAN_F11R2_FB12_Pos|macro|CAN_F11R2_FB12_Pos
DECL|CAN_F11R2_FB12|macro|CAN_F11R2_FB12
DECL|CAN_F11R2_FB13_Msk|macro|CAN_F11R2_FB13_Msk
DECL|CAN_F11R2_FB13_Pos|macro|CAN_F11R2_FB13_Pos
DECL|CAN_F11R2_FB13|macro|CAN_F11R2_FB13
DECL|CAN_F11R2_FB14_Msk|macro|CAN_F11R2_FB14_Msk
DECL|CAN_F11R2_FB14_Pos|macro|CAN_F11R2_FB14_Pos
DECL|CAN_F11R2_FB14|macro|CAN_F11R2_FB14
DECL|CAN_F11R2_FB15_Msk|macro|CAN_F11R2_FB15_Msk
DECL|CAN_F11R2_FB15_Pos|macro|CAN_F11R2_FB15_Pos
DECL|CAN_F11R2_FB15|macro|CAN_F11R2_FB15
DECL|CAN_F11R2_FB16_Msk|macro|CAN_F11R2_FB16_Msk
DECL|CAN_F11R2_FB16_Pos|macro|CAN_F11R2_FB16_Pos
DECL|CAN_F11R2_FB16|macro|CAN_F11R2_FB16
DECL|CAN_F11R2_FB17_Msk|macro|CAN_F11R2_FB17_Msk
DECL|CAN_F11R2_FB17_Pos|macro|CAN_F11R2_FB17_Pos
DECL|CAN_F11R2_FB17|macro|CAN_F11R2_FB17
DECL|CAN_F11R2_FB18_Msk|macro|CAN_F11R2_FB18_Msk
DECL|CAN_F11R2_FB18_Pos|macro|CAN_F11R2_FB18_Pos
DECL|CAN_F11R2_FB18|macro|CAN_F11R2_FB18
DECL|CAN_F11R2_FB19_Msk|macro|CAN_F11R2_FB19_Msk
DECL|CAN_F11R2_FB19_Pos|macro|CAN_F11R2_FB19_Pos
DECL|CAN_F11R2_FB19|macro|CAN_F11R2_FB19
DECL|CAN_F11R2_FB1_Msk|macro|CAN_F11R2_FB1_Msk
DECL|CAN_F11R2_FB1_Pos|macro|CAN_F11R2_FB1_Pos
DECL|CAN_F11R2_FB1|macro|CAN_F11R2_FB1
DECL|CAN_F11R2_FB20_Msk|macro|CAN_F11R2_FB20_Msk
DECL|CAN_F11R2_FB20_Pos|macro|CAN_F11R2_FB20_Pos
DECL|CAN_F11R2_FB20|macro|CAN_F11R2_FB20
DECL|CAN_F11R2_FB21_Msk|macro|CAN_F11R2_FB21_Msk
DECL|CAN_F11R2_FB21_Pos|macro|CAN_F11R2_FB21_Pos
DECL|CAN_F11R2_FB21|macro|CAN_F11R2_FB21
DECL|CAN_F11R2_FB22_Msk|macro|CAN_F11R2_FB22_Msk
DECL|CAN_F11R2_FB22_Pos|macro|CAN_F11R2_FB22_Pos
DECL|CAN_F11R2_FB22|macro|CAN_F11R2_FB22
DECL|CAN_F11R2_FB23_Msk|macro|CAN_F11R2_FB23_Msk
DECL|CAN_F11R2_FB23_Pos|macro|CAN_F11R2_FB23_Pos
DECL|CAN_F11R2_FB23|macro|CAN_F11R2_FB23
DECL|CAN_F11R2_FB24_Msk|macro|CAN_F11R2_FB24_Msk
DECL|CAN_F11R2_FB24_Pos|macro|CAN_F11R2_FB24_Pos
DECL|CAN_F11R2_FB24|macro|CAN_F11R2_FB24
DECL|CAN_F11R2_FB25_Msk|macro|CAN_F11R2_FB25_Msk
DECL|CAN_F11R2_FB25_Pos|macro|CAN_F11R2_FB25_Pos
DECL|CAN_F11R2_FB25|macro|CAN_F11R2_FB25
DECL|CAN_F11R2_FB26_Msk|macro|CAN_F11R2_FB26_Msk
DECL|CAN_F11R2_FB26_Pos|macro|CAN_F11R2_FB26_Pos
DECL|CAN_F11R2_FB26|macro|CAN_F11R2_FB26
DECL|CAN_F11R2_FB27_Msk|macro|CAN_F11R2_FB27_Msk
DECL|CAN_F11R2_FB27_Pos|macro|CAN_F11R2_FB27_Pos
DECL|CAN_F11R2_FB27|macro|CAN_F11R2_FB27
DECL|CAN_F11R2_FB28_Msk|macro|CAN_F11R2_FB28_Msk
DECL|CAN_F11R2_FB28_Pos|macro|CAN_F11R2_FB28_Pos
DECL|CAN_F11R2_FB28|macro|CAN_F11R2_FB28
DECL|CAN_F11R2_FB29_Msk|macro|CAN_F11R2_FB29_Msk
DECL|CAN_F11R2_FB29_Pos|macro|CAN_F11R2_FB29_Pos
DECL|CAN_F11R2_FB29|macro|CAN_F11R2_FB29
DECL|CAN_F11R2_FB2_Msk|macro|CAN_F11R2_FB2_Msk
DECL|CAN_F11R2_FB2_Pos|macro|CAN_F11R2_FB2_Pos
DECL|CAN_F11R2_FB2|macro|CAN_F11R2_FB2
DECL|CAN_F11R2_FB30_Msk|macro|CAN_F11R2_FB30_Msk
DECL|CAN_F11R2_FB30_Pos|macro|CAN_F11R2_FB30_Pos
DECL|CAN_F11R2_FB30|macro|CAN_F11R2_FB30
DECL|CAN_F11R2_FB31_Msk|macro|CAN_F11R2_FB31_Msk
DECL|CAN_F11R2_FB31_Pos|macro|CAN_F11R2_FB31_Pos
DECL|CAN_F11R2_FB31|macro|CAN_F11R2_FB31
DECL|CAN_F11R2_FB3_Msk|macro|CAN_F11R2_FB3_Msk
DECL|CAN_F11R2_FB3_Pos|macro|CAN_F11R2_FB3_Pos
DECL|CAN_F11R2_FB3|macro|CAN_F11R2_FB3
DECL|CAN_F11R2_FB4_Msk|macro|CAN_F11R2_FB4_Msk
DECL|CAN_F11R2_FB4_Pos|macro|CAN_F11R2_FB4_Pos
DECL|CAN_F11R2_FB4|macro|CAN_F11R2_FB4
DECL|CAN_F11R2_FB5_Msk|macro|CAN_F11R2_FB5_Msk
DECL|CAN_F11R2_FB5_Pos|macro|CAN_F11R2_FB5_Pos
DECL|CAN_F11R2_FB5|macro|CAN_F11R2_FB5
DECL|CAN_F11R2_FB6_Msk|macro|CAN_F11R2_FB6_Msk
DECL|CAN_F11R2_FB6_Pos|macro|CAN_F11R2_FB6_Pos
DECL|CAN_F11R2_FB6|macro|CAN_F11R2_FB6
DECL|CAN_F11R2_FB7_Msk|macro|CAN_F11R2_FB7_Msk
DECL|CAN_F11R2_FB7_Pos|macro|CAN_F11R2_FB7_Pos
DECL|CAN_F11R2_FB7|macro|CAN_F11R2_FB7
DECL|CAN_F11R2_FB8_Msk|macro|CAN_F11R2_FB8_Msk
DECL|CAN_F11R2_FB8_Pos|macro|CAN_F11R2_FB8_Pos
DECL|CAN_F11R2_FB8|macro|CAN_F11R2_FB8
DECL|CAN_F11R2_FB9_Msk|macro|CAN_F11R2_FB9_Msk
DECL|CAN_F11R2_FB9_Pos|macro|CAN_F11R2_FB9_Pos
DECL|CAN_F11R2_FB9|macro|CAN_F11R2_FB9
DECL|CAN_F12R1_FB0_Msk|macro|CAN_F12R1_FB0_Msk
DECL|CAN_F12R1_FB0_Pos|macro|CAN_F12R1_FB0_Pos
DECL|CAN_F12R1_FB0|macro|CAN_F12R1_FB0
DECL|CAN_F12R1_FB10_Msk|macro|CAN_F12R1_FB10_Msk
DECL|CAN_F12R1_FB10_Pos|macro|CAN_F12R1_FB10_Pos
DECL|CAN_F12R1_FB10|macro|CAN_F12R1_FB10
DECL|CAN_F12R1_FB11_Msk|macro|CAN_F12R1_FB11_Msk
DECL|CAN_F12R1_FB11_Pos|macro|CAN_F12R1_FB11_Pos
DECL|CAN_F12R1_FB11|macro|CAN_F12R1_FB11
DECL|CAN_F12R1_FB12_Msk|macro|CAN_F12R1_FB12_Msk
DECL|CAN_F12R1_FB12_Pos|macro|CAN_F12R1_FB12_Pos
DECL|CAN_F12R1_FB12|macro|CAN_F12R1_FB12
DECL|CAN_F12R1_FB13_Msk|macro|CAN_F12R1_FB13_Msk
DECL|CAN_F12R1_FB13_Pos|macro|CAN_F12R1_FB13_Pos
DECL|CAN_F12R1_FB13|macro|CAN_F12R1_FB13
DECL|CAN_F12R1_FB14_Msk|macro|CAN_F12R1_FB14_Msk
DECL|CAN_F12R1_FB14_Pos|macro|CAN_F12R1_FB14_Pos
DECL|CAN_F12R1_FB14|macro|CAN_F12R1_FB14
DECL|CAN_F12R1_FB15_Msk|macro|CAN_F12R1_FB15_Msk
DECL|CAN_F12R1_FB15_Pos|macro|CAN_F12R1_FB15_Pos
DECL|CAN_F12R1_FB15|macro|CAN_F12R1_FB15
DECL|CAN_F12R1_FB16_Msk|macro|CAN_F12R1_FB16_Msk
DECL|CAN_F12R1_FB16_Pos|macro|CAN_F12R1_FB16_Pos
DECL|CAN_F12R1_FB16|macro|CAN_F12R1_FB16
DECL|CAN_F12R1_FB17_Msk|macro|CAN_F12R1_FB17_Msk
DECL|CAN_F12R1_FB17_Pos|macro|CAN_F12R1_FB17_Pos
DECL|CAN_F12R1_FB17|macro|CAN_F12R1_FB17
DECL|CAN_F12R1_FB18_Msk|macro|CAN_F12R1_FB18_Msk
DECL|CAN_F12R1_FB18_Pos|macro|CAN_F12R1_FB18_Pos
DECL|CAN_F12R1_FB18|macro|CAN_F12R1_FB18
DECL|CAN_F12R1_FB19_Msk|macro|CAN_F12R1_FB19_Msk
DECL|CAN_F12R1_FB19_Pos|macro|CAN_F12R1_FB19_Pos
DECL|CAN_F12R1_FB19|macro|CAN_F12R1_FB19
DECL|CAN_F12R1_FB1_Msk|macro|CAN_F12R1_FB1_Msk
DECL|CAN_F12R1_FB1_Pos|macro|CAN_F12R1_FB1_Pos
DECL|CAN_F12R1_FB1|macro|CAN_F12R1_FB1
DECL|CAN_F12R1_FB20_Msk|macro|CAN_F12R1_FB20_Msk
DECL|CAN_F12R1_FB20_Pos|macro|CAN_F12R1_FB20_Pos
DECL|CAN_F12R1_FB20|macro|CAN_F12R1_FB20
DECL|CAN_F12R1_FB21_Msk|macro|CAN_F12R1_FB21_Msk
DECL|CAN_F12R1_FB21_Pos|macro|CAN_F12R1_FB21_Pos
DECL|CAN_F12R1_FB21|macro|CAN_F12R1_FB21
DECL|CAN_F12R1_FB22_Msk|macro|CAN_F12R1_FB22_Msk
DECL|CAN_F12R1_FB22_Pos|macro|CAN_F12R1_FB22_Pos
DECL|CAN_F12R1_FB22|macro|CAN_F12R1_FB22
DECL|CAN_F12R1_FB23_Msk|macro|CAN_F12R1_FB23_Msk
DECL|CAN_F12R1_FB23_Pos|macro|CAN_F12R1_FB23_Pos
DECL|CAN_F12R1_FB23|macro|CAN_F12R1_FB23
DECL|CAN_F12R1_FB24_Msk|macro|CAN_F12R1_FB24_Msk
DECL|CAN_F12R1_FB24_Pos|macro|CAN_F12R1_FB24_Pos
DECL|CAN_F12R1_FB24|macro|CAN_F12R1_FB24
DECL|CAN_F12R1_FB25_Msk|macro|CAN_F12R1_FB25_Msk
DECL|CAN_F12R1_FB25_Pos|macro|CAN_F12R1_FB25_Pos
DECL|CAN_F12R1_FB25|macro|CAN_F12R1_FB25
DECL|CAN_F12R1_FB26_Msk|macro|CAN_F12R1_FB26_Msk
DECL|CAN_F12R1_FB26_Pos|macro|CAN_F12R1_FB26_Pos
DECL|CAN_F12R1_FB26|macro|CAN_F12R1_FB26
DECL|CAN_F12R1_FB27_Msk|macro|CAN_F12R1_FB27_Msk
DECL|CAN_F12R1_FB27_Pos|macro|CAN_F12R1_FB27_Pos
DECL|CAN_F12R1_FB27|macro|CAN_F12R1_FB27
DECL|CAN_F12R1_FB28_Msk|macro|CAN_F12R1_FB28_Msk
DECL|CAN_F12R1_FB28_Pos|macro|CAN_F12R1_FB28_Pos
DECL|CAN_F12R1_FB28|macro|CAN_F12R1_FB28
DECL|CAN_F12R1_FB29_Msk|macro|CAN_F12R1_FB29_Msk
DECL|CAN_F12R1_FB29_Pos|macro|CAN_F12R1_FB29_Pos
DECL|CAN_F12R1_FB29|macro|CAN_F12R1_FB29
DECL|CAN_F12R1_FB2_Msk|macro|CAN_F12R1_FB2_Msk
DECL|CAN_F12R1_FB2_Pos|macro|CAN_F12R1_FB2_Pos
DECL|CAN_F12R1_FB2|macro|CAN_F12R1_FB2
DECL|CAN_F12R1_FB30_Msk|macro|CAN_F12R1_FB30_Msk
DECL|CAN_F12R1_FB30_Pos|macro|CAN_F12R1_FB30_Pos
DECL|CAN_F12R1_FB30|macro|CAN_F12R1_FB30
DECL|CAN_F12R1_FB31_Msk|macro|CAN_F12R1_FB31_Msk
DECL|CAN_F12R1_FB31_Pos|macro|CAN_F12R1_FB31_Pos
DECL|CAN_F12R1_FB31|macro|CAN_F12R1_FB31
DECL|CAN_F12R1_FB3_Msk|macro|CAN_F12R1_FB3_Msk
DECL|CAN_F12R1_FB3_Pos|macro|CAN_F12R1_FB3_Pos
DECL|CAN_F12R1_FB3|macro|CAN_F12R1_FB3
DECL|CAN_F12R1_FB4_Msk|macro|CAN_F12R1_FB4_Msk
DECL|CAN_F12R1_FB4_Pos|macro|CAN_F12R1_FB4_Pos
DECL|CAN_F12R1_FB4|macro|CAN_F12R1_FB4
DECL|CAN_F12R1_FB5_Msk|macro|CAN_F12R1_FB5_Msk
DECL|CAN_F12R1_FB5_Pos|macro|CAN_F12R1_FB5_Pos
DECL|CAN_F12R1_FB5|macro|CAN_F12R1_FB5
DECL|CAN_F12R1_FB6_Msk|macro|CAN_F12R1_FB6_Msk
DECL|CAN_F12R1_FB6_Pos|macro|CAN_F12R1_FB6_Pos
DECL|CAN_F12R1_FB6|macro|CAN_F12R1_FB6
DECL|CAN_F12R1_FB7_Msk|macro|CAN_F12R1_FB7_Msk
DECL|CAN_F12R1_FB7_Pos|macro|CAN_F12R1_FB7_Pos
DECL|CAN_F12R1_FB7|macro|CAN_F12R1_FB7
DECL|CAN_F12R1_FB8_Msk|macro|CAN_F12R1_FB8_Msk
DECL|CAN_F12R1_FB8_Pos|macro|CAN_F12R1_FB8_Pos
DECL|CAN_F12R1_FB8|macro|CAN_F12R1_FB8
DECL|CAN_F12R1_FB9_Msk|macro|CAN_F12R1_FB9_Msk
DECL|CAN_F12R1_FB9_Pos|macro|CAN_F12R1_FB9_Pos
DECL|CAN_F12R1_FB9|macro|CAN_F12R1_FB9
DECL|CAN_F12R2_FB0_Msk|macro|CAN_F12R2_FB0_Msk
DECL|CAN_F12R2_FB0_Pos|macro|CAN_F12R2_FB0_Pos
DECL|CAN_F12R2_FB0|macro|CAN_F12R2_FB0
DECL|CAN_F12R2_FB10_Msk|macro|CAN_F12R2_FB10_Msk
DECL|CAN_F12R2_FB10_Pos|macro|CAN_F12R2_FB10_Pos
DECL|CAN_F12R2_FB10|macro|CAN_F12R2_FB10
DECL|CAN_F12R2_FB11_Msk|macro|CAN_F12R2_FB11_Msk
DECL|CAN_F12R2_FB11_Pos|macro|CAN_F12R2_FB11_Pos
DECL|CAN_F12R2_FB11|macro|CAN_F12R2_FB11
DECL|CAN_F12R2_FB12_Msk|macro|CAN_F12R2_FB12_Msk
DECL|CAN_F12R2_FB12_Pos|macro|CAN_F12R2_FB12_Pos
DECL|CAN_F12R2_FB12|macro|CAN_F12R2_FB12
DECL|CAN_F12R2_FB13_Msk|macro|CAN_F12R2_FB13_Msk
DECL|CAN_F12R2_FB13_Pos|macro|CAN_F12R2_FB13_Pos
DECL|CAN_F12R2_FB13|macro|CAN_F12R2_FB13
DECL|CAN_F12R2_FB14_Msk|macro|CAN_F12R2_FB14_Msk
DECL|CAN_F12R2_FB14_Pos|macro|CAN_F12R2_FB14_Pos
DECL|CAN_F12R2_FB14|macro|CAN_F12R2_FB14
DECL|CAN_F12R2_FB15_Msk|macro|CAN_F12R2_FB15_Msk
DECL|CAN_F12R2_FB15_Pos|macro|CAN_F12R2_FB15_Pos
DECL|CAN_F12R2_FB15|macro|CAN_F12R2_FB15
DECL|CAN_F12R2_FB16_Msk|macro|CAN_F12R2_FB16_Msk
DECL|CAN_F12R2_FB16_Pos|macro|CAN_F12R2_FB16_Pos
DECL|CAN_F12R2_FB16|macro|CAN_F12R2_FB16
DECL|CAN_F12R2_FB17_Msk|macro|CAN_F12R2_FB17_Msk
DECL|CAN_F12R2_FB17_Pos|macro|CAN_F12R2_FB17_Pos
DECL|CAN_F12R2_FB17|macro|CAN_F12R2_FB17
DECL|CAN_F12R2_FB18_Msk|macro|CAN_F12R2_FB18_Msk
DECL|CAN_F12R2_FB18_Pos|macro|CAN_F12R2_FB18_Pos
DECL|CAN_F12R2_FB18|macro|CAN_F12R2_FB18
DECL|CAN_F12R2_FB19_Msk|macro|CAN_F12R2_FB19_Msk
DECL|CAN_F12R2_FB19_Pos|macro|CAN_F12R2_FB19_Pos
DECL|CAN_F12R2_FB19|macro|CAN_F12R2_FB19
DECL|CAN_F12R2_FB1_Msk|macro|CAN_F12R2_FB1_Msk
DECL|CAN_F12R2_FB1_Pos|macro|CAN_F12R2_FB1_Pos
DECL|CAN_F12R2_FB1|macro|CAN_F12R2_FB1
DECL|CAN_F12R2_FB20_Msk|macro|CAN_F12R2_FB20_Msk
DECL|CAN_F12R2_FB20_Pos|macro|CAN_F12R2_FB20_Pos
DECL|CAN_F12R2_FB20|macro|CAN_F12R2_FB20
DECL|CAN_F12R2_FB21_Msk|macro|CAN_F12R2_FB21_Msk
DECL|CAN_F12R2_FB21_Pos|macro|CAN_F12R2_FB21_Pos
DECL|CAN_F12R2_FB21|macro|CAN_F12R2_FB21
DECL|CAN_F12R2_FB22_Msk|macro|CAN_F12R2_FB22_Msk
DECL|CAN_F12R2_FB22_Pos|macro|CAN_F12R2_FB22_Pos
DECL|CAN_F12R2_FB22|macro|CAN_F12R2_FB22
DECL|CAN_F12R2_FB23_Msk|macro|CAN_F12R2_FB23_Msk
DECL|CAN_F12R2_FB23_Pos|macro|CAN_F12R2_FB23_Pos
DECL|CAN_F12R2_FB23|macro|CAN_F12R2_FB23
DECL|CAN_F12R2_FB24_Msk|macro|CAN_F12R2_FB24_Msk
DECL|CAN_F12R2_FB24_Pos|macro|CAN_F12R2_FB24_Pos
DECL|CAN_F12R2_FB24|macro|CAN_F12R2_FB24
DECL|CAN_F12R2_FB25_Msk|macro|CAN_F12R2_FB25_Msk
DECL|CAN_F12R2_FB25_Pos|macro|CAN_F12R2_FB25_Pos
DECL|CAN_F12R2_FB25|macro|CAN_F12R2_FB25
DECL|CAN_F12R2_FB26_Msk|macro|CAN_F12R2_FB26_Msk
DECL|CAN_F12R2_FB26_Pos|macro|CAN_F12R2_FB26_Pos
DECL|CAN_F12R2_FB26|macro|CAN_F12R2_FB26
DECL|CAN_F12R2_FB27_Msk|macro|CAN_F12R2_FB27_Msk
DECL|CAN_F12R2_FB27_Pos|macro|CAN_F12R2_FB27_Pos
DECL|CAN_F12R2_FB27|macro|CAN_F12R2_FB27
DECL|CAN_F12R2_FB28_Msk|macro|CAN_F12R2_FB28_Msk
DECL|CAN_F12R2_FB28_Pos|macro|CAN_F12R2_FB28_Pos
DECL|CAN_F12R2_FB28|macro|CAN_F12R2_FB28
DECL|CAN_F12R2_FB29_Msk|macro|CAN_F12R2_FB29_Msk
DECL|CAN_F12R2_FB29_Pos|macro|CAN_F12R2_FB29_Pos
DECL|CAN_F12R2_FB29|macro|CAN_F12R2_FB29
DECL|CAN_F12R2_FB2_Msk|macro|CAN_F12R2_FB2_Msk
DECL|CAN_F12R2_FB2_Pos|macro|CAN_F12R2_FB2_Pos
DECL|CAN_F12R2_FB2|macro|CAN_F12R2_FB2
DECL|CAN_F12R2_FB30_Msk|macro|CAN_F12R2_FB30_Msk
DECL|CAN_F12R2_FB30_Pos|macro|CAN_F12R2_FB30_Pos
DECL|CAN_F12R2_FB30|macro|CAN_F12R2_FB30
DECL|CAN_F12R2_FB31_Msk|macro|CAN_F12R2_FB31_Msk
DECL|CAN_F12R2_FB31_Pos|macro|CAN_F12R2_FB31_Pos
DECL|CAN_F12R2_FB31|macro|CAN_F12R2_FB31
DECL|CAN_F12R2_FB3_Msk|macro|CAN_F12R2_FB3_Msk
DECL|CAN_F12R2_FB3_Pos|macro|CAN_F12R2_FB3_Pos
DECL|CAN_F12R2_FB3|macro|CAN_F12R2_FB3
DECL|CAN_F12R2_FB4_Msk|macro|CAN_F12R2_FB4_Msk
DECL|CAN_F12R2_FB4_Pos|macro|CAN_F12R2_FB4_Pos
DECL|CAN_F12R2_FB4|macro|CAN_F12R2_FB4
DECL|CAN_F12R2_FB5_Msk|macro|CAN_F12R2_FB5_Msk
DECL|CAN_F12R2_FB5_Pos|macro|CAN_F12R2_FB5_Pos
DECL|CAN_F12R2_FB5|macro|CAN_F12R2_FB5
DECL|CAN_F12R2_FB6_Msk|macro|CAN_F12R2_FB6_Msk
DECL|CAN_F12R2_FB6_Pos|macro|CAN_F12R2_FB6_Pos
DECL|CAN_F12R2_FB6|macro|CAN_F12R2_FB6
DECL|CAN_F12R2_FB7_Msk|macro|CAN_F12R2_FB7_Msk
DECL|CAN_F12R2_FB7_Pos|macro|CAN_F12R2_FB7_Pos
DECL|CAN_F12R2_FB7|macro|CAN_F12R2_FB7
DECL|CAN_F12R2_FB8_Msk|macro|CAN_F12R2_FB8_Msk
DECL|CAN_F12R2_FB8_Pos|macro|CAN_F12R2_FB8_Pos
DECL|CAN_F12R2_FB8|macro|CAN_F12R2_FB8
DECL|CAN_F12R2_FB9_Msk|macro|CAN_F12R2_FB9_Msk
DECL|CAN_F12R2_FB9_Pos|macro|CAN_F12R2_FB9_Pos
DECL|CAN_F12R2_FB9|macro|CAN_F12R2_FB9
DECL|CAN_F13R1_FB0_Msk|macro|CAN_F13R1_FB0_Msk
DECL|CAN_F13R1_FB0_Pos|macro|CAN_F13R1_FB0_Pos
DECL|CAN_F13R1_FB0|macro|CAN_F13R1_FB0
DECL|CAN_F13R1_FB10_Msk|macro|CAN_F13R1_FB10_Msk
DECL|CAN_F13R1_FB10_Pos|macro|CAN_F13R1_FB10_Pos
DECL|CAN_F13R1_FB10|macro|CAN_F13R1_FB10
DECL|CAN_F13R1_FB11_Msk|macro|CAN_F13R1_FB11_Msk
DECL|CAN_F13R1_FB11_Pos|macro|CAN_F13R1_FB11_Pos
DECL|CAN_F13R1_FB11|macro|CAN_F13R1_FB11
DECL|CAN_F13R1_FB12_Msk|macro|CAN_F13R1_FB12_Msk
DECL|CAN_F13R1_FB12_Pos|macro|CAN_F13R1_FB12_Pos
DECL|CAN_F13R1_FB12|macro|CAN_F13R1_FB12
DECL|CAN_F13R1_FB13_Msk|macro|CAN_F13R1_FB13_Msk
DECL|CAN_F13R1_FB13_Pos|macro|CAN_F13R1_FB13_Pos
DECL|CAN_F13R1_FB13|macro|CAN_F13R1_FB13
DECL|CAN_F13R1_FB14_Msk|macro|CAN_F13R1_FB14_Msk
DECL|CAN_F13R1_FB14_Pos|macro|CAN_F13R1_FB14_Pos
DECL|CAN_F13R1_FB14|macro|CAN_F13R1_FB14
DECL|CAN_F13R1_FB15_Msk|macro|CAN_F13R1_FB15_Msk
DECL|CAN_F13R1_FB15_Pos|macro|CAN_F13R1_FB15_Pos
DECL|CAN_F13R1_FB15|macro|CAN_F13R1_FB15
DECL|CAN_F13R1_FB16_Msk|macro|CAN_F13R1_FB16_Msk
DECL|CAN_F13R1_FB16_Pos|macro|CAN_F13R1_FB16_Pos
DECL|CAN_F13R1_FB16|macro|CAN_F13R1_FB16
DECL|CAN_F13R1_FB17_Msk|macro|CAN_F13R1_FB17_Msk
DECL|CAN_F13R1_FB17_Pos|macro|CAN_F13R1_FB17_Pos
DECL|CAN_F13R1_FB17|macro|CAN_F13R1_FB17
DECL|CAN_F13R1_FB18_Msk|macro|CAN_F13R1_FB18_Msk
DECL|CAN_F13R1_FB18_Pos|macro|CAN_F13R1_FB18_Pos
DECL|CAN_F13R1_FB18|macro|CAN_F13R1_FB18
DECL|CAN_F13R1_FB19_Msk|macro|CAN_F13R1_FB19_Msk
DECL|CAN_F13R1_FB19_Pos|macro|CAN_F13R1_FB19_Pos
DECL|CAN_F13R1_FB19|macro|CAN_F13R1_FB19
DECL|CAN_F13R1_FB1_Msk|macro|CAN_F13R1_FB1_Msk
DECL|CAN_F13R1_FB1_Pos|macro|CAN_F13R1_FB1_Pos
DECL|CAN_F13R1_FB1|macro|CAN_F13R1_FB1
DECL|CAN_F13R1_FB20_Msk|macro|CAN_F13R1_FB20_Msk
DECL|CAN_F13R1_FB20_Pos|macro|CAN_F13R1_FB20_Pos
DECL|CAN_F13R1_FB20|macro|CAN_F13R1_FB20
DECL|CAN_F13R1_FB21_Msk|macro|CAN_F13R1_FB21_Msk
DECL|CAN_F13R1_FB21_Pos|macro|CAN_F13R1_FB21_Pos
DECL|CAN_F13R1_FB21|macro|CAN_F13R1_FB21
DECL|CAN_F13R1_FB22_Msk|macro|CAN_F13R1_FB22_Msk
DECL|CAN_F13R1_FB22_Pos|macro|CAN_F13R1_FB22_Pos
DECL|CAN_F13R1_FB22|macro|CAN_F13R1_FB22
DECL|CAN_F13R1_FB23_Msk|macro|CAN_F13R1_FB23_Msk
DECL|CAN_F13R1_FB23_Pos|macro|CAN_F13R1_FB23_Pos
DECL|CAN_F13R1_FB23|macro|CAN_F13R1_FB23
DECL|CAN_F13R1_FB24_Msk|macro|CAN_F13R1_FB24_Msk
DECL|CAN_F13R1_FB24_Pos|macro|CAN_F13R1_FB24_Pos
DECL|CAN_F13R1_FB24|macro|CAN_F13R1_FB24
DECL|CAN_F13R1_FB25_Msk|macro|CAN_F13R1_FB25_Msk
DECL|CAN_F13R1_FB25_Pos|macro|CAN_F13R1_FB25_Pos
DECL|CAN_F13R1_FB25|macro|CAN_F13R1_FB25
DECL|CAN_F13R1_FB26_Msk|macro|CAN_F13R1_FB26_Msk
DECL|CAN_F13R1_FB26_Pos|macro|CAN_F13R1_FB26_Pos
DECL|CAN_F13R1_FB26|macro|CAN_F13R1_FB26
DECL|CAN_F13R1_FB27_Msk|macro|CAN_F13R1_FB27_Msk
DECL|CAN_F13R1_FB27_Pos|macro|CAN_F13R1_FB27_Pos
DECL|CAN_F13R1_FB27|macro|CAN_F13R1_FB27
DECL|CAN_F13R1_FB28_Msk|macro|CAN_F13R1_FB28_Msk
DECL|CAN_F13R1_FB28_Pos|macro|CAN_F13R1_FB28_Pos
DECL|CAN_F13R1_FB28|macro|CAN_F13R1_FB28
DECL|CAN_F13R1_FB29_Msk|macro|CAN_F13R1_FB29_Msk
DECL|CAN_F13R1_FB29_Pos|macro|CAN_F13R1_FB29_Pos
DECL|CAN_F13R1_FB29|macro|CAN_F13R1_FB29
DECL|CAN_F13R1_FB2_Msk|macro|CAN_F13R1_FB2_Msk
DECL|CAN_F13R1_FB2_Pos|macro|CAN_F13R1_FB2_Pos
DECL|CAN_F13R1_FB2|macro|CAN_F13R1_FB2
DECL|CAN_F13R1_FB30_Msk|macro|CAN_F13R1_FB30_Msk
DECL|CAN_F13R1_FB30_Pos|macro|CAN_F13R1_FB30_Pos
DECL|CAN_F13R1_FB30|macro|CAN_F13R1_FB30
DECL|CAN_F13R1_FB31_Msk|macro|CAN_F13R1_FB31_Msk
DECL|CAN_F13R1_FB31_Pos|macro|CAN_F13R1_FB31_Pos
DECL|CAN_F13R1_FB31|macro|CAN_F13R1_FB31
DECL|CAN_F13R1_FB3_Msk|macro|CAN_F13R1_FB3_Msk
DECL|CAN_F13R1_FB3_Pos|macro|CAN_F13R1_FB3_Pos
DECL|CAN_F13R1_FB3|macro|CAN_F13R1_FB3
DECL|CAN_F13R1_FB4_Msk|macro|CAN_F13R1_FB4_Msk
DECL|CAN_F13R1_FB4_Pos|macro|CAN_F13R1_FB4_Pos
DECL|CAN_F13R1_FB4|macro|CAN_F13R1_FB4
DECL|CAN_F13R1_FB5_Msk|macro|CAN_F13R1_FB5_Msk
DECL|CAN_F13R1_FB5_Pos|macro|CAN_F13R1_FB5_Pos
DECL|CAN_F13R1_FB5|macro|CAN_F13R1_FB5
DECL|CAN_F13R1_FB6_Msk|macro|CAN_F13R1_FB6_Msk
DECL|CAN_F13R1_FB6_Pos|macro|CAN_F13R1_FB6_Pos
DECL|CAN_F13R1_FB6|macro|CAN_F13R1_FB6
DECL|CAN_F13R1_FB7_Msk|macro|CAN_F13R1_FB7_Msk
DECL|CAN_F13R1_FB7_Pos|macro|CAN_F13R1_FB7_Pos
DECL|CAN_F13R1_FB7|macro|CAN_F13R1_FB7
DECL|CAN_F13R1_FB8_Msk|macro|CAN_F13R1_FB8_Msk
DECL|CAN_F13R1_FB8_Pos|macro|CAN_F13R1_FB8_Pos
DECL|CAN_F13R1_FB8|macro|CAN_F13R1_FB8
DECL|CAN_F13R1_FB9_Msk|macro|CAN_F13R1_FB9_Msk
DECL|CAN_F13R1_FB9_Pos|macro|CAN_F13R1_FB9_Pos
DECL|CAN_F13R1_FB9|macro|CAN_F13R1_FB9
DECL|CAN_F13R2_FB0_Msk|macro|CAN_F13R2_FB0_Msk
DECL|CAN_F13R2_FB0_Pos|macro|CAN_F13R2_FB0_Pos
DECL|CAN_F13R2_FB0|macro|CAN_F13R2_FB0
DECL|CAN_F13R2_FB10_Msk|macro|CAN_F13R2_FB10_Msk
DECL|CAN_F13R2_FB10_Pos|macro|CAN_F13R2_FB10_Pos
DECL|CAN_F13R2_FB10|macro|CAN_F13R2_FB10
DECL|CAN_F13R2_FB11_Msk|macro|CAN_F13R2_FB11_Msk
DECL|CAN_F13R2_FB11_Pos|macro|CAN_F13R2_FB11_Pos
DECL|CAN_F13R2_FB11|macro|CAN_F13R2_FB11
DECL|CAN_F13R2_FB12_Msk|macro|CAN_F13R2_FB12_Msk
DECL|CAN_F13R2_FB12_Pos|macro|CAN_F13R2_FB12_Pos
DECL|CAN_F13R2_FB12|macro|CAN_F13R2_FB12
DECL|CAN_F13R2_FB13_Msk|macro|CAN_F13R2_FB13_Msk
DECL|CAN_F13R2_FB13_Pos|macro|CAN_F13R2_FB13_Pos
DECL|CAN_F13R2_FB13|macro|CAN_F13R2_FB13
DECL|CAN_F13R2_FB14_Msk|macro|CAN_F13R2_FB14_Msk
DECL|CAN_F13R2_FB14_Pos|macro|CAN_F13R2_FB14_Pos
DECL|CAN_F13R2_FB14|macro|CAN_F13R2_FB14
DECL|CAN_F13R2_FB15_Msk|macro|CAN_F13R2_FB15_Msk
DECL|CAN_F13R2_FB15_Pos|macro|CAN_F13R2_FB15_Pos
DECL|CAN_F13R2_FB15|macro|CAN_F13R2_FB15
DECL|CAN_F13R2_FB16_Msk|macro|CAN_F13R2_FB16_Msk
DECL|CAN_F13R2_FB16_Pos|macro|CAN_F13R2_FB16_Pos
DECL|CAN_F13R2_FB16|macro|CAN_F13R2_FB16
DECL|CAN_F13R2_FB17_Msk|macro|CAN_F13R2_FB17_Msk
DECL|CAN_F13R2_FB17_Pos|macro|CAN_F13R2_FB17_Pos
DECL|CAN_F13R2_FB17|macro|CAN_F13R2_FB17
DECL|CAN_F13R2_FB18_Msk|macro|CAN_F13R2_FB18_Msk
DECL|CAN_F13R2_FB18_Pos|macro|CAN_F13R2_FB18_Pos
DECL|CAN_F13R2_FB18|macro|CAN_F13R2_FB18
DECL|CAN_F13R2_FB19_Msk|macro|CAN_F13R2_FB19_Msk
DECL|CAN_F13R2_FB19_Pos|macro|CAN_F13R2_FB19_Pos
DECL|CAN_F13R2_FB19|macro|CAN_F13R2_FB19
DECL|CAN_F13R2_FB1_Msk|macro|CAN_F13R2_FB1_Msk
DECL|CAN_F13R2_FB1_Pos|macro|CAN_F13R2_FB1_Pos
DECL|CAN_F13R2_FB1|macro|CAN_F13R2_FB1
DECL|CAN_F13R2_FB20_Msk|macro|CAN_F13R2_FB20_Msk
DECL|CAN_F13R2_FB20_Pos|macro|CAN_F13R2_FB20_Pos
DECL|CAN_F13R2_FB20|macro|CAN_F13R2_FB20
DECL|CAN_F13R2_FB21_Msk|macro|CAN_F13R2_FB21_Msk
DECL|CAN_F13R2_FB21_Pos|macro|CAN_F13R2_FB21_Pos
DECL|CAN_F13R2_FB21|macro|CAN_F13R2_FB21
DECL|CAN_F13R2_FB22_Msk|macro|CAN_F13R2_FB22_Msk
DECL|CAN_F13R2_FB22_Pos|macro|CAN_F13R2_FB22_Pos
DECL|CAN_F13R2_FB22|macro|CAN_F13R2_FB22
DECL|CAN_F13R2_FB23_Msk|macro|CAN_F13R2_FB23_Msk
DECL|CAN_F13R2_FB23_Pos|macro|CAN_F13R2_FB23_Pos
DECL|CAN_F13R2_FB23|macro|CAN_F13R2_FB23
DECL|CAN_F13R2_FB24_Msk|macro|CAN_F13R2_FB24_Msk
DECL|CAN_F13R2_FB24_Pos|macro|CAN_F13R2_FB24_Pos
DECL|CAN_F13R2_FB24|macro|CAN_F13R2_FB24
DECL|CAN_F13R2_FB25_Msk|macro|CAN_F13R2_FB25_Msk
DECL|CAN_F13R2_FB25_Pos|macro|CAN_F13R2_FB25_Pos
DECL|CAN_F13R2_FB25|macro|CAN_F13R2_FB25
DECL|CAN_F13R2_FB26_Msk|macro|CAN_F13R2_FB26_Msk
DECL|CAN_F13R2_FB26_Pos|macro|CAN_F13R2_FB26_Pos
DECL|CAN_F13R2_FB26|macro|CAN_F13R2_FB26
DECL|CAN_F13R2_FB27_Msk|macro|CAN_F13R2_FB27_Msk
DECL|CAN_F13R2_FB27_Pos|macro|CAN_F13R2_FB27_Pos
DECL|CAN_F13R2_FB27|macro|CAN_F13R2_FB27
DECL|CAN_F13R2_FB28_Msk|macro|CAN_F13R2_FB28_Msk
DECL|CAN_F13R2_FB28_Pos|macro|CAN_F13R2_FB28_Pos
DECL|CAN_F13R2_FB28|macro|CAN_F13R2_FB28
DECL|CAN_F13R2_FB29_Msk|macro|CAN_F13R2_FB29_Msk
DECL|CAN_F13R2_FB29_Pos|macro|CAN_F13R2_FB29_Pos
DECL|CAN_F13R2_FB29|macro|CAN_F13R2_FB29
DECL|CAN_F13R2_FB2_Msk|macro|CAN_F13R2_FB2_Msk
DECL|CAN_F13R2_FB2_Pos|macro|CAN_F13R2_FB2_Pos
DECL|CAN_F13R2_FB2|macro|CAN_F13R2_FB2
DECL|CAN_F13R2_FB30_Msk|macro|CAN_F13R2_FB30_Msk
DECL|CAN_F13R2_FB30_Pos|macro|CAN_F13R2_FB30_Pos
DECL|CAN_F13R2_FB30|macro|CAN_F13R2_FB30
DECL|CAN_F13R2_FB31_Msk|macro|CAN_F13R2_FB31_Msk
DECL|CAN_F13R2_FB31_Pos|macro|CAN_F13R2_FB31_Pos
DECL|CAN_F13R2_FB31|macro|CAN_F13R2_FB31
DECL|CAN_F13R2_FB3_Msk|macro|CAN_F13R2_FB3_Msk
DECL|CAN_F13R2_FB3_Pos|macro|CAN_F13R2_FB3_Pos
DECL|CAN_F13R2_FB3|macro|CAN_F13R2_FB3
DECL|CAN_F13R2_FB4_Msk|macro|CAN_F13R2_FB4_Msk
DECL|CAN_F13R2_FB4_Pos|macro|CAN_F13R2_FB4_Pos
DECL|CAN_F13R2_FB4|macro|CAN_F13R2_FB4
DECL|CAN_F13R2_FB5_Msk|macro|CAN_F13R2_FB5_Msk
DECL|CAN_F13R2_FB5_Pos|macro|CAN_F13R2_FB5_Pos
DECL|CAN_F13R2_FB5|macro|CAN_F13R2_FB5
DECL|CAN_F13R2_FB6_Msk|macro|CAN_F13R2_FB6_Msk
DECL|CAN_F13R2_FB6_Pos|macro|CAN_F13R2_FB6_Pos
DECL|CAN_F13R2_FB6|macro|CAN_F13R2_FB6
DECL|CAN_F13R2_FB7_Msk|macro|CAN_F13R2_FB7_Msk
DECL|CAN_F13R2_FB7_Pos|macro|CAN_F13R2_FB7_Pos
DECL|CAN_F13R2_FB7|macro|CAN_F13R2_FB7
DECL|CAN_F13R2_FB8_Msk|macro|CAN_F13R2_FB8_Msk
DECL|CAN_F13R2_FB8_Pos|macro|CAN_F13R2_FB8_Pos
DECL|CAN_F13R2_FB8|macro|CAN_F13R2_FB8
DECL|CAN_F13R2_FB9_Msk|macro|CAN_F13R2_FB9_Msk
DECL|CAN_F13R2_FB9_Pos|macro|CAN_F13R2_FB9_Pos
DECL|CAN_F13R2_FB9|macro|CAN_F13R2_FB9
DECL|CAN_F1R1_FB0_Msk|macro|CAN_F1R1_FB0_Msk
DECL|CAN_F1R1_FB0_Pos|macro|CAN_F1R1_FB0_Pos
DECL|CAN_F1R1_FB0|macro|CAN_F1R1_FB0
DECL|CAN_F1R1_FB10_Msk|macro|CAN_F1R1_FB10_Msk
DECL|CAN_F1R1_FB10_Pos|macro|CAN_F1R1_FB10_Pos
DECL|CAN_F1R1_FB10|macro|CAN_F1R1_FB10
DECL|CAN_F1R1_FB11_Msk|macro|CAN_F1R1_FB11_Msk
DECL|CAN_F1R1_FB11_Pos|macro|CAN_F1R1_FB11_Pos
DECL|CAN_F1R1_FB11|macro|CAN_F1R1_FB11
DECL|CAN_F1R1_FB12_Msk|macro|CAN_F1R1_FB12_Msk
DECL|CAN_F1R1_FB12_Pos|macro|CAN_F1R1_FB12_Pos
DECL|CAN_F1R1_FB12|macro|CAN_F1R1_FB12
DECL|CAN_F1R1_FB13_Msk|macro|CAN_F1R1_FB13_Msk
DECL|CAN_F1R1_FB13_Pos|macro|CAN_F1R1_FB13_Pos
DECL|CAN_F1R1_FB13|macro|CAN_F1R1_FB13
DECL|CAN_F1R1_FB14_Msk|macro|CAN_F1R1_FB14_Msk
DECL|CAN_F1R1_FB14_Pos|macro|CAN_F1R1_FB14_Pos
DECL|CAN_F1R1_FB14|macro|CAN_F1R1_FB14
DECL|CAN_F1R1_FB15_Msk|macro|CAN_F1R1_FB15_Msk
DECL|CAN_F1R1_FB15_Pos|macro|CAN_F1R1_FB15_Pos
DECL|CAN_F1R1_FB15|macro|CAN_F1R1_FB15
DECL|CAN_F1R1_FB16_Msk|macro|CAN_F1R1_FB16_Msk
DECL|CAN_F1R1_FB16_Pos|macro|CAN_F1R1_FB16_Pos
DECL|CAN_F1R1_FB16|macro|CAN_F1R1_FB16
DECL|CAN_F1R1_FB17_Msk|macro|CAN_F1R1_FB17_Msk
DECL|CAN_F1R1_FB17_Pos|macro|CAN_F1R1_FB17_Pos
DECL|CAN_F1R1_FB17|macro|CAN_F1R1_FB17
DECL|CAN_F1R1_FB18_Msk|macro|CAN_F1R1_FB18_Msk
DECL|CAN_F1R1_FB18_Pos|macro|CAN_F1R1_FB18_Pos
DECL|CAN_F1R1_FB18|macro|CAN_F1R1_FB18
DECL|CAN_F1R1_FB19_Msk|macro|CAN_F1R1_FB19_Msk
DECL|CAN_F1R1_FB19_Pos|macro|CAN_F1R1_FB19_Pos
DECL|CAN_F1R1_FB19|macro|CAN_F1R1_FB19
DECL|CAN_F1R1_FB1_Msk|macro|CAN_F1R1_FB1_Msk
DECL|CAN_F1R1_FB1_Pos|macro|CAN_F1R1_FB1_Pos
DECL|CAN_F1R1_FB1|macro|CAN_F1R1_FB1
DECL|CAN_F1R1_FB20_Msk|macro|CAN_F1R1_FB20_Msk
DECL|CAN_F1R1_FB20_Pos|macro|CAN_F1R1_FB20_Pos
DECL|CAN_F1R1_FB20|macro|CAN_F1R1_FB20
DECL|CAN_F1R1_FB21_Msk|macro|CAN_F1R1_FB21_Msk
DECL|CAN_F1R1_FB21_Pos|macro|CAN_F1R1_FB21_Pos
DECL|CAN_F1R1_FB21|macro|CAN_F1R1_FB21
DECL|CAN_F1R1_FB22_Msk|macro|CAN_F1R1_FB22_Msk
DECL|CAN_F1R1_FB22_Pos|macro|CAN_F1R1_FB22_Pos
DECL|CAN_F1R1_FB22|macro|CAN_F1R1_FB22
DECL|CAN_F1R1_FB23_Msk|macro|CAN_F1R1_FB23_Msk
DECL|CAN_F1R1_FB23_Pos|macro|CAN_F1R1_FB23_Pos
DECL|CAN_F1R1_FB23|macro|CAN_F1R1_FB23
DECL|CAN_F1R1_FB24_Msk|macro|CAN_F1R1_FB24_Msk
DECL|CAN_F1R1_FB24_Pos|macro|CAN_F1R1_FB24_Pos
DECL|CAN_F1R1_FB24|macro|CAN_F1R1_FB24
DECL|CAN_F1R1_FB25_Msk|macro|CAN_F1R1_FB25_Msk
DECL|CAN_F1R1_FB25_Pos|macro|CAN_F1R1_FB25_Pos
DECL|CAN_F1R1_FB25|macro|CAN_F1R1_FB25
DECL|CAN_F1R1_FB26_Msk|macro|CAN_F1R1_FB26_Msk
DECL|CAN_F1R1_FB26_Pos|macro|CAN_F1R1_FB26_Pos
DECL|CAN_F1R1_FB26|macro|CAN_F1R1_FB26
DECL|CAN_F1R1_FB27_Msk|macro|CAN_F1R1_FB27_Msk
DECL|CAN_F1R1_FB27_Pos|macro|CAN_F1R1_FB27_Pos
DECL|CAN_F1R1_FB27|macro|CAN_F1R1_FB27
DECL|CAN_F1R1_FB28_Msk|macro|CAN_F1R1_FB28_Msk
DECL|CAN_F1R1_FB28_Pos|macro|CAN_F1R1_FB28_Pos
DECL|CAN_F1R1_FB28|macro|CAN_F1R1_FB28
DECL|CAN_F1R1_FB29_Msk|macro|CAN_F1R1_FB29_Msk
DECL|CAN_F1R1_FB29_Pos|macro|CAN_F1R1_FB29_Pos
DECL|CAN_F1R1_FB29|macro|CAN_F1R1_FB29
DECL|CAN_F1R1_FB2_Msk|macro|CAN_F1R1_FB2_Msk
DECL|CAN_F1R1_FB2_Pos|macro|CAN_F1R1_FB2_Pos
DECL|CAN_F1R1_FB2|macro|CAN_F1R1_FB2
DECL|CAN_F1R1_FB30_Msk|macro|CAN_F1R1_FB30_Msk
DECL|CAN_F1R1_FB30_Pos|macro|CAN_F1R1_FB30_Pos
DECL|CAN_F1R1_FB30|macro|CAN_F1R1_FB30
DECL|CAN_F1R1_FB31_Msk|macro|CAN_F1R1_FB31_Msk
DECL|CAN_F1R1_FB31_Pos|macro|CAN_F1R1_FB31_Pos
DECL|CAN_F1R1_FB31|macro|CAN_F1R1_FB31
DECL|CAN_F1R1_FB3_Msk|macro|CAN_F1R1_FB3_Msk
DECL|CAN_F1R1_FB3_Pos|macro|CAN_F1R1_FB3_Pos
DECL|CAN_F1R1_FB3|macro|CAN_F1R1_FB3
DECL|CAN_F1R1_FB4_Msk|macro|CAN_F1R1_FB4_Msk
DECL|CAN_F1R1_FB4_Pos|macro|CAN_F1R1_FB4_Pos
DECL|CAN_F1R1_FB4|macro|CAN_F1R1_FB4
DECL|CAN_F1R1_FB5_Msk|macro|CAN_F1R1_FB5_Msk
DECL|CAN_F1R1_FB5_Pos|macro|CAN_F1R1_FB5_Pos
DECL|CAN_F1R1_FB5|macro|CAN_F1R1_FB5
DECL|CAN_F1R1_FB6_Msk|macro|CAN_F1R1_FB6_Msk
DECL|CAN_F1R1_FB6_Pos|macro|CAN_F1R1_FB6_Pos
DECL|CAN_F1R1_FB6|macro|CAN_F1R1_FB6
DECL|CAN_F1R1_FB7_Msk|macro|CAN_F1R1_FB7_Msk
DECL|CAN_F1R1_FB7_Pos|macro|CAN_F1R1_FB7_Pos
DECL|CAN_F1R1_FB7|macro|CAN_F1R1_FB7
DECL|CAN_F1R1_FB8_Msk|macro|CAN_F1R1_FB8_Msk
DECL|CAN_F1R1_FB8_Pos|macro|CAN_F1R1_FB8_Pos
DECL|CAN_F1R1_FB8|macro|CAN_F1R1_FB8
DECL|CAN_F1R1_FB9_Msk|macro|CAN_F1R1_FB9_Msk
DECL|CAN_F1R1_FB9_Pos|macro|CAN_F1R1_FB9_Pos
DECL|CAN_F1R1_FB9|macro|CAN_F1R1_FB9
DECL|CAN_F1R2_FB0_Msk|macro|CAN_F1R2_FB0_Msk
DECL|CAN_F1R2_FB0_Pos|macro|CAN_F1R2_FB0_Pos
DECL|CAN_F1R2_FB0|macro|CAN_F1R2_FB0
DECL|CAN_F1R2_FB10_Msk|macro|CAN_F1R2_FB10_Msk
DECL|CAN_F1R2_FB10_Pos|macro|CAN_F1R2_FB10_Pos
DECL|CAN_F1R2_FB10|macro|CAN_F1R2_FB10
DECL|CAN_F1R2_FB11_Msk|macro|CAN_F1R2_FB11_Msk
DECL|CAN_F1R2_FB11_Pos|macro|CAN_F1R2_FB11_Pos
DECL|CAN_F1R2_FB11|macro|CAN_F1R2_FB11
DECL|CAN_F1R2_FB12_Msk|macro|CAN_F1R2_FB12_Msk
DECL|CAN_F1R2_FB12_Pos|macro|CAN_F1R2_FB12_Pos
DECL|CAN_F1R2_FB12|macro|CAN_F1R2_FB12
DECL|CAN_F1R2_FB13_Msk|macro|CAN_F1R2_FB13_Msk
DECL|CAN_F1R2_FB13_Pos|macro|CAN_F1R2_FB13_Pos
DECL|CAN_F1R2_FB13|macro|CAN_F1R2_FB13
DECL|CAN_F1R2_FB14_Msk|macro|CAN_F1R2_FB14_Msk
DECL|CAN_F1R2_FB14_Pos|macro|CAN_F1R2_FB14_Pos
DECL|CAN_F1R2_FB14|macro|CAN_F1R2_FB14
DECL|CAN_F1R2_FB15_Msk|macro|CAN_F1R2_FB15_Msk
DECL|CAN_F1R2_FB15_Pos|macro|CAN_F1R2_FB15_Pos
DECL|CAN_F1R2_FB15|macro|CAN_F1R2_FB15
DECL|CAN_F1R2_FB16_Msk|macro|CAN_F1R2_FB16_Msk
DECL|CAN_F1R2_FB16_Pos|macro|CAN_F1R2_FB16_Pos
DECL|CAN_F1R2_FB16|macro|CAN_F1R2_FB16
DECL|CAN_F1R2_FB17_Msk|macro|CAN_F1R2_FB17_Msk
DECL|CAN_F1R2_FB17_Pos|macro|CAN_F1R2_FB17_Pos
DECL|CAN_F1R2_FB17|macro|CAN_F1R2_FB17
DECL|CAN_F1R2_FB18_Msk|macro|CAN_F1R2_FB18_Msk
DECL|CAN_F1R2_FB18_Pos|macro|CAN_F1R2_FB18_Pos
DECL|CAN_F1R2_FB18|macro|CAN_F1R2_FB18
DECL|CAN_F1R2_FB19_Msk|macro|CAN_F1R2_FB19_Msk
DECL|CAN_F1R2_FB19_Pos|macro|CAN_F1R2_FB19_Pos
DECL|CAN_F1R2_FB19|macro|CAN_F1R2_FB19
DECL|CAN_F1R2_FB1_Msk|macro|CAN_F1R2_FB1_Msk
DECL|CAN_F1R2_FB1_Pos|macro|CAN_F1R2_FB1_Pos
DECL|CAN_F1R2_FB1|macro|CAN_F1R2_FB1
DECL|CAN_F1R2_FB20_Msk|macro|CAN_F1R2_FB20_Msk
DECL|CAN_F1R2_FB20_Pos|macro|CAN_F1R2_FB20_Pos
DECL|CAN_F1R2_FB20|macro|CAN_F1R2_FB20
DECL|CAN_F1R2_FB21_Msk|macro|CAN_F1R2_FB21_Msk
DECL|CAN_F1R2_FB21_Pos|macro|CAN_F1R2_FB21_Pos
DECL|CAN_F1R2_FB21|macro|CAN_F1R2_FB21
DECL|CAN_F1R2_FB22_Msk|macro|CAN_F1R2_FB22_Msk
DECL|CAN_F1R2_FB22_Pos|macro|CAN_F1R2_FB22_Pos
DECL|CAN_F1R2_FB22|macro|CAN_F1R2_FB22
DECL|CAN_F1R2_FB23_Msk|macro|CAN_F1R2_FB23_Msk
DECL|CAN_F1R2_FB23_Pos|macro|CAN_F1R2_FB23_Pos
DECL|CAN_F1R2_FB23|macro|CAN_F1R2_FB23
DECL|CAN_F1R2_FB24_Msk|macro|CAN_F1R2_FB24_Msk
DECL|CAN_F1R2_FB24_Pos|macro|CAN_F1R2_FB24_Pos
DECL|CAN_F1R2_FB24|macro|CAN_F1R2_FB24
DECL|CAN_F1R2_FB25_Msk|macro|CAN_F1R2_FB25_Msk
DECL|CAN_F1R2_FB25_Pos|macro|CAN_F1R2_FB25_Pos
DECL|CAN_F1R2_FB25|macro|CAN_F1R2_FB25
DECL|CAN_F1R2_FB26_Msk|macro|CAN_F1R2_FB26_Msk
DECL|CAN_F1R2_FB26_Pos|macro|CAN_F1R2_FB26_Pos
DECL|CAN_F1R2_FB26|macro|CAN_F1R2_FB26
DECL|CAN_F1R2_FB27_Msk|macro|CAN_F1R2_FB27_Msk
DECL|CAN_F1R2_FB27_Pos|macro|CAN_F1R2_FB27_Pos
DECL|CAN_F1R2_FB27|macro|CAN_F1R2_FB27
DECL|CAN_F1R2_FB28_Msk|macro|CAN_F1R2_FB28_Msk
DECL|CAN_F1R2_FB28_Pos|macro|CAN_F1R2_FB28_Pos
DECL|CAN_F1R2_FB28|macro|CAN_F1R2_FB28
DECL|CAN_F1R2_FB29_Msk|macro|CAN_F1R2_FB29_Msk
DECL|CAN_F1R2_FB29_Pos|macro|CAN_F1R2_FB29_Pos
DECL|CAN_F1R2_FB29|macro|CAN_F1R2_FB29
DECL|CAN_F1R2_FB2_Msk|macro|CAN_F1R2_FB2_Msk
DECL|CAN_F1R2_FB2_Pos|macro|CAN_F1R2_FB2_Pos
DECL|CAN_F1R2_FB2|macro|CAN_F1R2_FB2
DECL|CAN_F1R2_FB30_Msk|macro|CAN_F1R2_FB30_Msk
DECL|CAN_F1R2_FB30_Pos|macro|CAN_F1R2_FB30_Pos
DECL|CAN_F1R2_FB30|macro|CAN_F1R2_FB30
DECL|CAN_F1R2_FB31_Msk|macro|CAN_F1R2_FB31_Msk
DECL|CAN_F1R2_FB31_Pos|macro|CAN_F1R2_FB31_Pos
DECL|CAN_F1R2_FB31|macro|CAN_F1R2_FB31
DECL|CAN_F1R2_FB3_Msk|macro|CAN_F1R2_FB3_Msk
DECL|CAN_F1R2_FB3_Pos|macro|CAN_F1R2_FB3_Pos
DECL|CAN_F1R2_FB3|macro|CAN_F1R2_FB3
DECL|CAN_F1R2_FB4_Msk|macro|CAN_F1R2_FB4_Msk
DECL|CAN_F1R2_FB4_Pos|macro|CAN_F1R2_FB4_Pos
DECL|CAN_F1R2_FB4|macro|CAN_F1R2_FB4
DECL|CAN_F1R2_FB5_Msk|macro|CAN_F1R2_FB5_Msk
DECL|CAN_F1R2_FB5_Pos|macro|CAN_F1R2_FB5_Pos
DECL|CAN_F1R2_FB5|macro|CAN_F1R2_FB5
DECL|CAN_F1R2_FB6_Msk|macro|CAN_F1R2_FB6_Msk
DECL|CAN_F1R2_FB6_Pos|macro|CAN_F1R2_FB6_Pos
DECL|CAN_F1R2_FB6|macro|CAN_F1R2_FB6
DECL|CAN_F1R2_FB7_Msk|macro|CAN_F1R2_FB7_Msk
DECL|CAN_F1R2_FB7_Pos|macro|CAN_F1R2_FB7_Pos
DECL|CAN_F1R2_FB7|macro|CAN_F1R2_FB7
DECL|CAN_F1R2_FB8_Msk|macro|CAN_F1R2_FB8_Msk
DECL|CAN_F1R2_FB8_Pos|macro|CAN_F1R2_FB8_Pos
DECL|CAN_F1R2_FB8|macro|CAN_F1R2_FB8
DECL|CAN_F1R2_FB9_Msk|macro|CAN_F1R2_FB9_Msk
DECL|CAN_F1R2_FB9_Pos|macro|CAN_F1R2_FB9_Pos
DECL|CAN_F1R2_FB9|macro|CAN_F1R2_FB9
DECL|CAN_F2R1_FB0_Msk|macro|CAN_F2R1_FB0_Msk
DECL|CAN_F2R1_FB0_Pos|macro|CAN_F2R1_FB0_Pos
DECL|CAN_F2R1_FB0|macro|CAN_F2R1_FB0
DECL|CAN_F2R1_FB10_Msk|macro|CAN_F2R1_FB10_Msk
DECL|CAN_F2R1_FB10_Pos|macro|CAN_F2R1_FB10_Pos
DECL|CAN_F2R1_FB10|macro|CAN_F2R1_FB10
DECL|CAN_F2R1_FB11_Msk|macro|CAN_F2R1_FB11_Msk
DECL|CAN_F2R1_FB11_Pos|macro|CAN_F2R1_FB11_Pos
DECL|CAN_F2R1_FB11|macro|CAN_F2R1_FB11
DECL|CAN_F2R1_FB12_Msk|macro|CAN_F2R1_FB12_Msk
DECL|CAN_F2R1_FB12_Pos|macro|CAN_F2R1_FB12_Pos
DECL|CAN_F2R1_FB12|macro|CAN_F2R1_FB12
DECL|CAN_F2R1_FB13_Msk|macro|CAN_F2R1_FB13_Msk
DECL|CAN_F2R1_FB13_Pos|macro|CAN_F2R1_FB13_Pos
DECL|CAN_F2R1_FB13|macro|CAN_F2R1_FB13
DECL|CAN_F2R1_FB14_Msk|macro|CAN_F2R1_FB14_Msk
DECL|CAN_F2R1_FB14_Pos|macro|CAN_F2R1_FB14_Pos
DECL|CAN_F2R1_FB14|macro|CAN_F2R1_FB14
DECL|CAN_F2R1_FB15_Msk|macro|CAN_F2R1_FB15_Msk
DECL|CAN_F2R1_FB15_Pos|macro|CAN_F2R1_FB15_Pos
DECL|CAN_F2R1_FB15|macro|CAN_F2R1_FB15
DECL|CAN_F2R1_FB16_Msk|macro|CAN_F2R1_FB16_Msk
DECL|CAN_F2R1_FB16_Pos|macro|CAN_F2R1_FB16_Pos
DECL|CAN_F2R1_FB16|macro|CAN_F2R1_FB16
DECL|CAN_F2R1_FB17_Msk|macro|CAN_F2R1_FB17_Msk
DECL|CAN_F2R1_FB17_Pos|macro|CAN_F2R1_FB17_Pos
DECL|CAN_F2R1_FB17|macro|CAN_F2R1_FB17
DECL|CAN_F2R1_FB18_Msk|macro|CAN_F2R1_FB18_Msk
DECL|CAN_F2R1_FB18_Pos|macro|CAN_F2R1_FB18_Pos
DECL|CAN_F2R1_FB18|macro|CAN_F2R1_FB18
DECL|CAN_F2R1_FB19_Msk|macro|CAN_F2R1_FB19_Msk
DECL|CAN_F2R1_FB19_Pos|macro|CAN_F2R1_FB19_Pos
DECL|CAN_F2R1_FB19|macro|CAN_F2R1_FB19
DECL|CAN_F2R1_FB1_Msk|macro|CAN_F2R1_FB1_Msk
DECL|CAN_F2R1_FB1_Pos|macro|CAN_F2R1_FB1_Pos
DECL|CAN_F2R1_FB1|macro|CAN_F2R1_FB1
DECL|CAN_F2R1_FB20_Msk|macro|CAN_F2R1_FB20_Msk
DECL|CAN_F2R1_FB20_Pos|macro|CAN_F2R1_FB20_Pos
DECL|CAN_F2R1_FB20|macro|CAN_F2R1_FB20
DECL|CAN_F2R1_FB21_Msk|macro|CAN_F2R1_FB21_Msk
DECL|CAN_F2R1_FB21_Pos|macro|CAN_F2R1_FB21_Pos
DECL|CAN_F2R1_FB21|macro|CAN_F2R1_FB21
DECL|CAN_F2R1_FB22_Msk|macro|CAN_F2R1_FB22_Msk
DECL|CAN_F2R1_FB22_Pos|macro|CAN_F2R1_FB22_Pos
DECL|CAN_F2R1_FB22|macro|CAN_F2R1_FB22
DECL|CAN_F2R1_FB23_Msk|macro|CAN_F2R1_FB23_Msk
DECL|CAN_F2R1_FB23_Pos|macro|CAN_F2R1_FB23_Pos
DECL|CAN_F2R1_FB23|macro|CAN_F2R1_FB23
DECL|CAN_F2R1_FB24_Msk|macro|CAN_F2R1_FB24_Msk
DECL|CAN_F2R1_FB24_Pos|macro|CAN_F2R1_FB24_Pos
DECL|CAN_F2R1_FB24|macro|CAN_F2R1_FB24
DECL|CAN_F2R1_FB25_Msk|macro|CAN_F2R1_FB25_Msk
DECL|CAN_F2R1_FB25_Pos|macro|CAN_F2R1_FB25_Pos
DECL|CAN_F2R1_FB25|macro|CAN_F2R1_FB25
DECL|CAN_F2R1_FB26_Msk|macro|CAN_F2R1_FB26_Msk
DECL|CAN_F2R1_FB26_Pos|macro|CAN_F2R1_FB26_Pos
DECL|CAN_F2R1_FB26|macro|CAN_F2R1_FB26
DECL|CAN_F2R1_FB27_Msk|macro|CAN_F2R1_FB27_Msk
DECL|CAN_F2R1_FB27_Pos|macro|CAN_F2R1_FB27_Pos
DECL|CAN_F2R1_FB27|macro|CAN_F2R1_FB27
DECL|CAN_F2R1_FB28_Msk|macro|CAN_F2R1_FB28_Msk
DECL|CAN_F2R1_FB28_Pos|macro|CAN_F2R1_FB28_Pos
DECL|CAN_F2R1_FB28|macro|CAN_F2R1_FB28
DECL|CAN_F2R1_FB29_Msk|macro|CAN_F2R1_FB29_Msk
DECL|CAN_F2R1_FB29_Pos|macro|CAN_F2R1_FB29_Pos
DECL|CAN_F2R1_FB29|macro|CAN_F2R1_FB29
DECL|CAN_F2R1_FB2_Msk|macro|CAN_F2R1_FB2_Msk
DECL|CAN_F2R1_FB2_Pos|macro|CAN_F2R1_FB2_Pos
DECL|CAN_F2R1_FB2|macro|CAN_F2R1_FB2
DECL|CAN_F2R1_FB30_Msk|macro|CAN_F2R1_FB30_Msk
DECL|CAN_F2R1_FB30_Pos|macro|CAN_F2R1_FB30_Pos
DECL|CAN_F2R1_FB30|macro|CAN_F2R1_FB30
DECL|CAN_F2R1_FB31_Msk|macro|CAN_F2R1_FB31_Msk
DECL|CAN_F2R1_FB31_Pos|macro|CAN_F2R1_FB31_Pos
DECL|CAN_F2R1_FB31|macro|CAN_F2R1_FB31
DECL|CAN_F2R1_FB3_Msk|macro|CAN_F2R1_FB3_Msk
DECL|CAN_F2R1_FB3_Pos|macro|CAN_F2R1_FB3_Pos
DECL|CAN_F2R1_FB3|macro|CAN_F2R1_FB3
DECL|CAN_F2R1_FB4_Msk|macro|CAN_F2R1_FB4_Msk
DECL|CAN_F2R1_FB4_Pos|macro|CAN_F2R1_FB4_Pos
DECL|CAN_F2R1_FB4|macro|CAN_F2R1_FB4
DECL|CAN_F2R1_FB5_Msk|macro|CAN_F2R1_FB5_Msk
DECL|CAN_F2R1_FB5_Pos|macro|CAN_F2R1_FB5_Pos
DECL|CAN_F2R1_FB5|macro|CAN_F2R1_FB5
DECL|CAN_F2R1_FB6_Msk|macro|CAN_F2R1_FB6_Msk
DECL|CAN_F2R1_FB6_Pos|macro|CAN_F2R1_FB6_Pos
DECL|CAN_F2R1_FB6|macro|CAN_F2R1_FB6
DECL|CAN_F2R1_FB7_Msk|macro|CAN_F2R1_FB7_Msk
DECL|CAN_F2R1_FB7_Pos|macro|CAN_F2R1_FB7_Pos
DECL|CAN_F2R1_FB7|macro|CAN_F2R1_FB7
DECL|CAN_F2R1_FB8_Msk|macro|CAN_F2R1_FB8_Msk
DECL|CAN_F2R1_FB8_Pos|macro|CAN_F2R1_FB8_Pos
DECL|CAN_F2R1_FB8|macro|CAN_F2R1_FB8
DECL|CAN_F2R1_FB9_Msk|macro|CAN_F2R1_FB9_Msk
DECL|CAN_F2R1_FB9_Pos|macro|CAN_F2R1_FB9_Pos
DECL|CAN_F2R1_FB9|macro|CAN_F2R1_FB9
DECL|CAN_F2R2_FB0_Msk|macro|CAN_F2R2_FB0_Msk
DECL|CAN_F2R2_FB0_Pos|macro|CAN_F2R2_FB0_Pos
DECL|CAN_F2R2_FB0|macro|CAN_F2R2_FB0
DECL|CAN_F2R2_FB10_Msk|macro|CAN_F2R2_FB10_Msk
DECL|CAN_F2R2_FB10_Pos|macro|CAN_F2R2_FB10_Pos
DECL|CAN_F2R2_FB10|macro|CAN_F2R2_FB10
DECL|CAN_F2R2_FB11_Msk|macro|CAN_F2R2_FB11_Msk
DECL|CAN_F2R2_FB11_Pos|macro|CAN_F2R2_FB11_Pos
DECL|CAN_F2R2_FB11|macro|CAN_F2R2_FB11
DECL|CAN_F2R2_FB12_Msk|macro|CAN_F2R2_FB12_Msk
DECL|CAN_F2R2_FB12_Pos|macro|CAN_F2R2_FB12_Pos
DECL|CAN_F2R2_FB12|macro|CAN_F2R2_FB12
DECL|CAN_F2R2_FB13_Msk|macro|CAN_F2R2_FB13_Msk
DECL|CAN_F2R2_FB13_Pos|macro|CAN_F2R2_FB13_Pos
DECL|CAN_F2R2_FB13|macro|CAN_F2R2_FB13
DECL|CAN_F2R2_FB14_Msk|macro|CAN_F2R2_FB14_Msk
DECL|CAN_F2R2_FB14_Pos|macro|CAN_F2R2_FB14_Pos
DECL|CAN_F2R2_FB14|macro|CAN_F2R2_FB14
DECL|CAN_F2R2_FB15_Msk|macro|CAN_F2R2_FB15_Msk
DECL|CAN_F2R2_FB15_Pos|macro|CAN_F2R2_FB15_Pos
DECL|CAN_F2R2_FB15|macro|CAN_F2R2_FB15
DECL|CAN_F2R2_FB16_Msk|macro|CAN_F2R2_FB16_Msk
DECL|CAN_F2R2_FB16_Pos|macro|CAN_F2R2_FB16_Pos
DECL|CAN_F2R2_FB16|macro|CAN_F2R2_FB16
DECL|CAN_F2R2_FB17_Msk|macro|CAN_F2R2_FB17_Msk
DECL|CAN_F2R2_FB17_Pos|macro|CAN_F2R2_FB17_Pos
DECL|CAN_F2R2_FB17|macro|CAN_F2R2_FB17
DECL|CAN_F2R2_FB18_Msk|macro|CAN_F2R2_FB18_Msk
DECL|CAN_F2R2_FB18_Pos|macro|CAN_F2R2_FB18_Pos
DECL|CAN_F2R2_FB18|macro|CAN_F2R2_FB18
DECL|CAN_F2R2_FB19_Msk|macro|CAN_F2R2_FB19_Msk
DECL|CAN_F2R2_FB19_Pos|macro|CAN_F2R2_FB19_Pos
DECL|CAN_F2R2_FB19|macro|CAN_F2R2_FB19
DECL|CAN_F2R2_FB1_Msk|macro|CAN_F2R2_FB1_Msk
DECL|CAN_F2R2_FB1_Pos|macro|CAN_F2R2_FB1_Pos
DECL|CAN_F2R2_FB1|macro|CAN_F2R2_FB1
DECL|CAN_F2R2_FB20_Msk|macro|CAN_F2R2_FB20_Msk
DECL|CAN_F2R2_FB20_Pos|macro|CAN_F2R2_FB20_Pos
DECL|CAN_F2R2_FB20|macro|CAN_F2R2_FB20
DECL|CAN_F2R2_FB21_Msk|macro|CAN_F2R2_FB21_Msk
DECL|CAN_F2R2_FB21_Pos|macro|CAN_F2R2_FB21_Pos
DECL|CAN_F2R2_FB21|macro|CAN_F2R2_FB21
DECL|CAN_F2R2_FB22_Msk|macro|CAN_F2R2_FB22_Msk
DECL|CAN_F2R2_FB22_Pos|macro|CAN_F2R2_FB22_Pos
DECL|CAN_F2R2_FB22|macro|CAN_F2R2_FB22
DECL|CAN_F2R2_FB23_Msk|macro|CAN_F2R2_FB23_Msk
DECL|CAN_F2R2_FB23_Pos|macro|CAN_F2R2_FB23_Pos
DECL|CAN_F2R2_FB23|macro|CAN_F2R2_FB23
DECL|CAN_F2R2_FB24_Msk|macro|CAN_F2R2_FB24_Msk
DECL|CAN_F2R2_FB24_Pos|macro|CAN_F2R2_FB24_Pos
DECL|CAN_F2R2_FB24|macro|CAN_F2R2_FB24
DECL|CAN_F2R2_FB25_Msk|macro|CAN_F2R2_FB25_Msk
DECL|CAN_F2R2_FB25_Pos|macro|CAN_F2R2_FB25_Pos
DECL|CAN_F2R2_FB25|macro|CAN_F2R2_FB25
DECL|CAN_F2R2_FB26_Msk|macro|CAN_F2R2_FB26_Msk
DECL|CAN_F2R2_FB26_Pos|macro|CAN_F2R2_FB26_Pos
DECL|CAN_F2R2_FB26|macro|CAN_F2R2_FB26
DECL|CAN_F2R2_FB27_Msk|macro|CAN_F2R2_FB27_Msk
DECL|CAN_F2R2_FB27_Pos|macro|CAN_F2R2_FB27_Pos
DECL|CAN_F2R2_FB27|macro|CAN_F2R2_FB27
DECL|CAN_F2R2_FB28_Msk|macro|CAN_F2R2_FB28_Msk
DECL|CAN_F2R2_FB28_Pos|macro|CAN_F2R2_FB28_Pos
DECL|CAN_F2R2_FB28|macro|CAN_F2R2_FB28
DECL|CAN_F2R2_FB29_Msk|macro|CAN_F2R2_FB29_Msk
DECL|CAN_F2R2_FB29_Pos|macro|CAN_F2R2_FB29_Pos
DECL|CAN_F2R2_FB29|macro|CAN_F2R2_FB29
DECL|CAN_F2R2_FB2_Msk|macro|CAN_F2R2_FB2_Msk
DECL|CAN_F2R2_FB2_Pos|macro|CAN_F2R2_FB2_Pos
DECL|CAN_F2R2_FB2|macro|CAN_F2R2_FB2
DECL|CAN_F2R2_FB30_Msk|macro|CAN_F2R2_FB30_Msk
DECL|CAN_F2R2_FB30_Pos|macro|CAN_F2R2_FB30_Pos
DECL|CAN_F2R2_FB30|macro|CAN_F2R2_FB30
DECL|CAN_F2R2_FB31_Msk|macro|CAN_F2R2_FB31_Msk
DECL|CAN_F2R2_FB31_Pos|macro|CAN_F2R2_FB31_Pos
DECL|CAN_F2R2_FB31|macro|CAN_F2R2_FB31
DECL|CAN_F2R2_FB3_Msk|macro|CAN_F2R2_FB3_Msk
DECL|CAN_F2R2_FB3_Pos|macro|CAN_F2R2_FB3_Pos
DECL|CAN_F2R2_FB3|macro|CAN_F2R2_FB3
DECL|CAN_F2R2_FB4_Msk|macro|CAN_F2R2_FB4_Msk
DECL|CAN_F2R2_FB4_Pos|macro|CAN_F2R2_FB4_Pos
DECL|CAN_F2R2_FB4|macro|CAN_F2R2_FB4
DECL|CAN_F2R2_FB5_Msk|macro|CAN_F2R2_FB5_Msk
DECL|CAN_F2R2_FB5_Pos|macro|CAN_F2R2_FB5_Pos
DECL|CAN_F2R2_FB5|macro|CAN_F2R2_FB5
DECL|CAN_F2R2_FB6_Msk|macro|CAN_F2R2_FB6_Msk
DECL|CAN_F2R2_FB6_Pos|macro|CAN_F2R2_FB6_Pos
DECL|CAN_F2R2_FB6|macro|CAN_F2R2_FB6
DECL|CAN_F2R2_FB7_Msk|macro|CAN_F2R2_FB7_Msk
DECL|CAN_F2R2_FB7_Pos|macro|CAN_F2R2_FB7_Pos
DECL|CAN_F2R2_FB7|macro|CAN_F2R2_FB7
DECL|CAN_F2R2_FB8_Msk|macro|CAN_F2R2_FB8_Msk
DECL|CAN_F2R2_FB8_Pos|macro|CAN_F2R2_FB8_Pos
DECL|CAN_F2R2_FB8|macro|CAN_F2R2_FB8
DECL|CAN_F2R2_FB9_Msk|macro|CAN_F2R2_FB9_Msk
DECL|CAN_F2R2_FB9_Pos|macro|CAN_F2R2_FB9_Pos
DECL|CAN_F2R2_FB9|macro|CAN_F2R2_FB9
DECL|CAN_F3R1_FB0_Msk|macro|CAN_F3R1_FB0_Msk
DECL|CAN_F3R1_FB0_Pos|macro|CAN_F3R1_FB0_Pos
DECL|CAN_F3R1_FB0|macro|CAN_F3R1_FB0
DECL|CAN_F3R1_FB10_Msk|macro|CAN_F3R1_FB10_Msk
DECL|CAN_F3R1_FB10_Pos|macro|CAN_F3R1_FB10_Pos
DECL|CAN_F3R1_FB10|macro|CAN_F3R1_FB10
DECL|CAN_F3R1_FB11_Msk|macro|CAN_F3R1_FB11_Msk
DECL|CAN_F3R1_FB11_Pos|macro|CAN_F3R1_FB11_Pos
DECL|CAN_F3R1_FB11|macro|CAN_F3R1_FB11
DECL|CAN_F3R1_FB12_Msk|macro|CAN_F3R1_FB12_Msk
DECL|CAN_F3R1_FB12_Pos|macro|CAN_F3R1_FB12_Pos
DECL|CAN_F3R1_FB12|macro|CAN_F3R1_FB12
DECL|CAN_F3R1_FB13_Msk|macro|CAN_F3R1_FB13_Msk
DECL|CAN_F3R1_FB13_Pos|macro|CAN_F3R1_FB13_Pos
DECL|CAN_F3R1_FB13|macro|CAN_F3R1_FB13
DECL|CAN_F3R1_FB14_Msk|macro|CAN_F3R1_FB14_Msk
DECL|CAN_F3R1_FB14_Pos|macro|CAN_F3R1_FB14_Pos
DECL|CAN_F3R1_FB14|macro|CAN_F3R1_FB14
DECL|CAN_F3R1_FB15_Msk|macro|CAN_F3R1_FB15_Msk
DECL|CAN_F3R1_FB15_Pos|macro|CAN_F3R1_FB15_Pos
DECL|CAN_F3R1_FB15|macro|CAN_F3R1_FB15
DECL|CAN_F3R1_FB16_Msk|macro|CAN_F3R1_FB16_Msk
DECL|CAN_F3R1_FB16_Pos|macro|CAN_F3R1_FB16_Pos
DECL|CAN_F3R1_FB16|macro|CAN_F3R1_FB16
DECL|CAN_F3R1_FB17_Msk|macro|CAN_F3R1_FB17_Msk
DECL|CAN_F3R1_FB17_Pos|macro|CAN_F3R1_FB17_Pos
DECL|CAN_F3R1_FB17|macro|CAN_F3R1_FB17
DECL|CAN_F3R1_FB18_Msk|macro|CAN_F3R1_FB18_Msk
DECL|CAN_F3R1_FB18_Pos|macro|CAN_F3R1_FB18_Pos
DECL|CAN_F3R1_FB18|macro|CAN_F3R1_FB18
DECL|CAN_F3R1_FB19_Msk|macro|CAN_F3R1_FB19_Msk
DECL|CAN_F3R1_FB19_Pos|macro|CAN_F3R1_FB19_Pos
DECL|CAN_F3R1_FB19|macro|CAN_F3R1_FB19
DECL|CAN_F3R1_FB1_Msk|macro|CAN_F3R1_FB1_Msk
DECL|CAN_F3R1_FB1_Pos|macro|CAN_F3R1_FB1_Pos
DECL|CAN_F3R1_FB1|macro|CAN_F3R1_FB1
DECL|CAN_F3R1_FB20_Msk|macro|CAN_F3R1_FB20_Msk
DECL|CAN_F3R1_FB20_Pos|macro|CAN_F3R1_FB20_Pos
DECL|CAN_F3R1_FB20|macro|CAN_F3R1_FB20
DECL|CAN_F3R1_FB21_Msk|macro|CAN_F3R1_FB21_Msk
DECL|CAN_F3R1_FB21_Pos|macro|CAN_F3R1_FB21_Pos
DECL|CAN_F3R1_FB21|macro|CAN_F3R1_FB21
DECL|CAN_F3R1_FB22_Msk|macro|CAN_F3R1_FB22_Msk
DECL|CAN_F3R1_FB22_Pos|macro|CAN_F3R1_FB22_Pos
DECL|CAN_F3R1_FB22|macro|CAN_F3R1_FB22
DECL|CAN_F3R1_FB23_Msk|macro|CAN_F3R1_FB23_Msk
DECL|CAN_F3R1_FB23_Pos|macro|CAN_F3R1_FB23_Pos
DECL|CAN_F3R1_FB23|macro|CAN_F3R1_FB23
DECL|CAN_F3R1_FB24_Msk|macro|CAN_F3R1_FB24_Msk
DECL|CAN_F3R1_FB24_Pos|macro|CAN_F3R1_FB24_Pos
DECL|CAN_F3R1_FB24|macro|CAN_F3R1_FB24
DECL|CAN_F3R1_FB25_Msk|macro|CAN_F3R1_FB25_Msk
DECL|CAN_F3R1_FB25_Pos|macro|CAN_F3R1_FB25_Pos
DECL|CAN_F3R1_FB25|macro|CAN_F3R1_FB25
DECL|CAN_F3R1_FB26_Msk|macro|CAN_F3R1_FB26_Msk
DECL|CAN_F3R1_FB26_Pos|macro|CAN_F3R1_FB26_Pos
DECL|CAN_F3R1_FB26|macro|CAN_F3R1_FB26
DECL|CAN_F3R1_FB27_Msk|macro|CAN_F3R1_FB27_Msk
DECL|CAN_F3R1_FB27_Pos|macro|CAN_F3R1_FB27_Pos
DECL|CAN_F3R1_FB27|macro|CAN_F3R1_FB27
DECL|CAN_F3R1_FB28_Msk|macro|CAN_F3R1_FB28_Msk
DECL|CAN_F3R1_FB28_Pos|macro|CAN_F3R1_FB28_Pos
DECL|CAN_F3R1_FB28|macro|CAN_F3R1_FB28
DECL|CAN_F3R1_FB29_Msk|macro|CAN_F3R1_FB29_Msk
DECL|CAN_F3R1_FB29_Pos|macro|CAN_F3R1_FB29_Pos
DECL|CAN_F3R1_FB29|macro|CAN_F3R1_FB29
DECL|CAN_F3R1_FB2_Msk|macro|CAN_F3R1_FB2_Msk
DECL|CAN_F3R1_FB2_Pos|macro|CAN_F3R1_FB2_Pos
DECL|CAN_F3R1_FB2|macro|CAN_F3R1_FB2
DECL|CAN_F3R1_FB30_Msk|macro|CAN_F3R1_FB30_Msk
DECL|CAN_F3R1_FB30_Pos|macro|CAN_F3R1_FB30_Pos
DECL|CAN_F3R1_FB30|macro|CAN_F3R1_FB30
DECL|CAN_F3R1_FB31_Msk|macro|CAN_F3R1_FB31_Msk
DECL|CAN_F3R1_FB31_Pos|macro|CAN_F3R1_FB31_Pos
DECL|CAN_F3R1_FB31|macro|CAN_F3R1_FB31
DECL|CAN_F3R1_FB3_Msk|macro|CAN_F3R1_FB3_Msk
DECL|CAN_F3R1_FB3_Pos|macro|CAN_F3R1_FB3_Pos
DECL|CAN_F3R1_FB3|macro|CAN_F3R1_FB3
DECL|CAN_F3R1_FB4_Msk|macro|CAN_F3R1_FB4_Msk
DECL|CAN_F3R1_FB4_Pos|macro|CAN_F3R1_FB4_Pos
DECL|CAN_F3R1_FB4|macro|CAN_F3R1_FB4
DECL|CAN_F3R1_FB5_Msk|macro|CAN_F3R1_FB5_Msk
DECL|CAN_F3R1_FB5_Pos|macro|CAN_F3R1_FB5_Pos
DECL|CAN_F3R1_FB5|macro|CAN_F3R1_FB5
DECL|CAN_F3R1_FB6_Msk|macro|CAN_F3R1_FB6_Msk
DECL|CAN_F3R1_FB6_Pos|macro|CAN_F3R1_FB6_Pos
DECL|CAN_F3R1_FB6|macro|CAN_F3R1_FB6
DECL|CAN_F3R1_FB7_Msk|macro|CAN_F3R1_FB7_Msk
DECL|CAN_F3R1_FB7_Pos|macro|CAN_F3R1_FB7_Pos
DECL|CAN_F3R1_FB7|macro|CAN_F3R1_FB7
DECL|CAN_F3R1_FB8_Msk|macro|CAN_F3R1_FB8_Msk
DECL|CAN_F3R1_FB8_Pos|macro|CAN_F3R1_FB8_Pos
DECL|CAN_F3R1_FB8|macro|CAN_F3R1_FB8
DECL|CAN_F3R1_FB9_Msk|macro|CAN_F3R1_FB9_Msk
DECL|CAN_F3R1_FB9_Pos|macro|CAN_F3R1_FB9_Pos
DECL|CAN_F3R1_FB9|macro|CAN_F3R1_FB9
DECL|CAN_F3R2_FB0_Msk|macro|CAN_F3R2_FB0_Msk
DECL|CAN_F3R2_FB0_Pos|macro|CAN_F3R2_FB0_Pos
DECL|CAN_F3R2_FB0|macro|CAN_F3R2_FB0
DECL|CAN_F3R2_FB10_Msk|macro|CAN_F3R2_FB10_Msk
DECL|CAN_F3R2_FB10_Pos|macro|CAN_F3R2_FB10_Pos
DECL|CAN_F3R2_FB10|macro|CAN_F3R2_FB10
DECL|CAN_F3R2_FB11_Msk|macro|CAN_F3R2_FB11_Msk
DECL|CAN_F3R2_FB11_Pos|macro|CAN_F3R2_FB11_Pos
DECL|CAN_F3R2_FB11|macro|CAN_F3R2_FB11
DECL|CAN_F3R2_FB12_Msk|macro|CAN_F3R2_FB12_Msk
DECL|CAN_F3R2_FB12_Pos|macro|CAN_F3R2_FB12_Pos
DECL|CAN_F3R2_FB12|macro|CAN_F3R2_FB12
DECL|CAN_F3R2_FB13_Msk|macro|CAN_F3R2_FB13_Msk
DECL|CAN_F3R2_FB13_Pos|macro|CAN_F3R2_FB13_Pos
DECL|CAN_F3R2_FB13|macro|CAN_F3R2_FB13
DECL|CAN_F3R2_FB14_Msk|macro|CAN_F3R2_FB14_Msk
DECL|CAN_F3R2_FB14_Pos|macro|CAN_F3R2_FB14_Pos
DECL|CAN_F3R2_FB14|macro|CAN_F3R2_FB14
DECL|CAN_F3R2_FB15_Msk|macro|CAN_F3R2_FB15_Msk
DECL|CAN_F3R2_FB15_Pos|macro|CAN_F3R2_FB15_Pos
DECL|CAN_F3R2_FB15|macro|CAN_F3R2_FB15
DECL|CAN_F3R2_FB16_Msk|macro|CAN_F3R2_FB16_Msk
DECL|CAN_F3R2_FB16_Pos|macro|CAN_F3R2_FB16_Pos
DECL|CAN_F3R2_FB16|macro|CAN_F3R2_FB16
DECL|CAN_F3R2_FB17_Msk|macro|CAN_F3R2_FB17_Msk
DECL|CAN_F3R2_FB17_Pos|macro|CAN_F3R2_FB17_Pos
DECL|CAN_F3R2_FB17|macro|CAN_F3R2_FB17
DECL|CAN_F3R2_FB18_Msk|macro|CAN_F3R2_FB18_Msk
DECL|CAN_F3R2_FB18_Pos|macro|CAN_F3R2_FB18_Pos
DECL|CAN_F3R2_FB18|macro|CAN_F3R2_FB18
DECL|CAN_F3R2_FB19_Msk|macro|CAN_F3R2_FB19_Msk
DECL|CAN_F3R2_FB19_Pos|macro|CAN_F3R2_FB19_Pos
DECL|CAN_F3R2_FB19|macro|CAN_F3R2_FB19
DECL|CAN_F3R2_FB1_Msk|macro|CAN_F3R2_FB1_Msk
DECL|CAN_F3R2_FB1_Pos|macro|CAN_F3R2_FB1_Pos
DECL|CAN_F3R2_FB1|macro|CAN_F3R2_FB1
DECL|CAN_F3R2_FB20_Msk|macro|CAN_F3R2_FB20_Msk
DECL|CAN_F3R2_FB20_Pos|macro|CAN_F3R2_FB20_Pos
DECL|CAN_F3R2_FB20|macro|CAN_F3R2_FB20
DECL|CAN_F3R2_FB21_Msk|macro|CAN_F3R2_FB21_Msk
DECL|CAN_F3R2_FB21_Pos|macro|CAN_F3R2_FB21_Pos
DECL|CAN_F3R2_FB21|macro|CAN_F3R2_FB21
DECL|CAN_F3R2_FB22_Msk|macro|CAN_F3R2_FB22_Msk
DECL|CAN_F3R2_FB22_Pos|macro|CAN_F3R2_FB22_Pos
DECL|CAN_F3R2_FB22|macro|CAN_F3R2_FB22
DECL|CAN_F3R2_FB23_Msk|macro|CAN_F3R2_FB23_Msk
DECL|CAN_F3R2_FB23_Pos|macro|CAN_F3R2_FB23_Pos
DECL|CAN_F3R2_FB23|macro|CAN_F3R2_FB23
DECL|CAN_F3R2_FB24_Msk|macro|CAN_F3R2_FB24_Msk
DECL|CAN_F3R2_FB24_Pos|macro|CAN_F3R2_FB24_Pos
DECL|CAN_F3R2_FB24|macro|CAN_F3R2_FB24
DECL|CAN_F3R2_FB25_Msk|macro|CAN_F3R2_FB25_Msk
DECL|CAN_F3R2_FB25_Pos|macro|CAN_F3R2_FB25_Pos
DECL|CAN_F3R2_FB25|macro|CAN_F3R2_FB25
DECL|CAN_F3R2_FB26_Msk|macro|CAN_F3R2_FB26_Msk
DECL|CAN_F3R2_FB26_Pos|macro|CAN_F3R2_FB26_Pos
DECL|CAN_F3R2_FB26|macro|CAN_F3R2_FB26
DECL|CAN_F3R2_FB27_Msk|macro|CAN_F3R2_FB27_Msk
DECL|CAN_F3R2_FB27_Pos|macro|CAN_F3R2_FB27_Pos
DECL|CAN_F3R2_FB27|macro|CAN_F3R2_FB27
DECL|CAN_F3R2_FB28_Msk|macro|CAN_F3R2_FB28_Msk
DECL|CAN_F3R2_FB28_Pos|macro|CAN_F3R2_FB28_Pos
DECL|CAN_F3R2_FB28|macro|CAN_F3R2_FB28
DECL|CAN_F3R2_FB29_Msk|macro|CAN_F3R2_FB29_Msk
DECL|CAN_F3R2_FB29_Pos|macro|CAN_F3R2_FB29_Pos
DECL|CAN_F3R2_FB29|macro|CAN_F3R2_FB29
DECL|CAN_F3R2_FB2_Msk|macro|CAN_F3R2_FB2_Msk
DECL|CAN_F3R2_FB2_Pos|macro|CAN_F3R2_FB2_Pos
DECL|CAN_F3R2_FB2|macro|CAN_F3R2_FB2
DECL|CAN_F3R2_FB30_Msk|macro|CAN_F3R2_FB30_Msk
DECL|CAN_F3R2_FB30_Pos|macro|CAN_F3R2_FB30_Pos
DECL|CAN_F3R2_FB30|macro|CAN_F3R2_FB30
DECL|CAN_F3R2_FB31_Msk|macro|CAN_F3R2_FB31_Msk
DECL|CAN_F3R2_FB31_Pos|macro|CAN_F3R2_FB31_Pos
DECL|CAN_F3R2_FB31|macro|CAN_F3R2_FB31
DECL|CAN_F3R2_FB3_Msk|macro|CAN_F3R2_FB3_Msk
DECL|CAN_F3R2_FB3_Pos|macro|CAN_F3R2_FB3_Pos
DECL|CAN_F3R2_FB3|macro|CAN_F3R2_FB3
DECL|CAN_F3R2_FB4_Msk|macro|CAN_F3R2_FB4_Msk
DECL|CAN_F3R2_FB4_Pos|macro|CAN_F3R2_FB4_Pos
DECL|CAN_F3R2_FB4|macro|CAN_F3R2_FB4
DECL|CAN_F3R2_FB5_Msk|macro|CAN_F3R2_FB5_Msk
DECL|CAN_F3R2_FB5_Pos|macro|CAN_F3R2_FB5_Pos
DECL|CAN_F3R2_FB5|macro|CAN_F3R2_FB5
DECL|CAN_F3R2_FB6_Msk|macro|CAN_F3R2_FB6_Msk
DECL|CAN_F3R2_FB6_Pos|macro|CAN_F3R2_FB6_Pos
DECL|CAN_F3R2_FB6|macro|CAN_F3R2_FB6
DECL|CAN_F3R2_FB7_Msk|macro|CAN_F3R2_FB7_Msk
DECL|CAN_F3R2_FB7_Pos|macro|CAN_F3R2_FB7_Pos
DECL|CAN_F3R2_FB7|macro|CAN_F3R2_FB7
DECL|CAN_F3R2_FB8_Msk|macro|CAN_F3R2_FB8_Msk
DECL|CAN_F3R2_FB8_Pos|macro|CAN_F3R2_FB8_Pos
DECL|CAN_F3R2_FB8|macro|CAN_F3R2_FB8
DECL|CAN_F3R2_FB9_Msk|macro|CAN_F3R2_FB9_Msk
DECL|CAN_F3R2_FB9_Pos|macro|CAN_F3R2_FB9_Pos
DECL|CAN_F3R2_FB9|macro|CAN_F3R2_FB9
DECL|CAN_F4R1_FB0_Msk|macro|CAN_F4R1_FB0_Msk
DECL|CAN_F4R1_FB0_Pos|macro|CAN_F4R1_FB0_Pos
DECL|CAN_F4R1_FB0|macro|CAN_F4R1_FB0
DECL|CAN_F4R1_FB10_Msk|macro|CAN_F4R1_FB10_Msk
DECL|CAN_F4R1_FB10_Pos|macro|CAN_F4R1_FB10_Pos
DECL|CAN_F4R1_FB10|macro|CAN_F4R1_FB10
DECL|CAN_F4R1_FB11_Msk|macro|CAN_F4R1_FB11_Msk
DECL|CAN_F4R1_FB11_Pos|macro|CAN_F4R1_FB11_Pos
DECL|CAN_F4R1_FB11|macro|CAN_F4R1_FB11
DECL|CAN_F4R1_FB12_Msk|macro|CAN_F4R1_FB12_Msk
DECL|CAN_F4R1_FB12_Pos|macro|CAN_F4R1_FB12_Pos
DECL|CAN_F4R1_FB12|macro|CAN_F4R1_FB12
DECL|CAN_F4R1_FB13_Msk|macro|CAN_F4R1_FB13_Msk
DECL|CAN_F4R1_FB13_Pos|macro|CAN_F4R1_FB13_Pos
DECL|CAN_F4R1_FB13|macro|CAN_F4R1_FB13
DECL|CAN_F4R1_FB14_Msk|macro|CAN_F4R1_FB14_Msk
DECL|CAN_F4R1_FB14_Pos|macro|CAN_F4R1_FB14_Pos
DECL|CAN_F4R1_FB14|macro|CAN_F4R1_FB14
DECL|CAN_F4R1_FB15_Msk|macro|CAN_F4R1_FB15_Msk
DECL|CAN_F4R1_FB15_Pos|macro|CAN_F4R1_FB15_Pos
DECL|CAN_F4R1_FB15|macro|CAN_F4R1_FB15
DECL|CAN_F4R1_FB16_Msk|macro|CAN_F4R1_FB16_Msk
DECL|CAN_F4R1_FB16_Pos|macro|CAN_F4R1_FB16_Pos
DECL|CAN_F4R1_FB16|macro|CAN_F4R1_FB16
DECL|CAN_F4R1_FB17_Msk|macro|CAN_F4R1_FB17_Msk
DECL|CAN_F4R1_FB17_Pos|macro|CAN_F4R1_FB17_Pos
DECL|CAN_F4R1_FB17|macro|CAN_F4R1_FB17
DECL|CAN_F4R1_FB18_Msk|macro|CAN_F4R1_FB18_Msk
DECL|CAN_F4R1_FB18_Pos|macro|CAN_F4R1_FB18_Pos
DECL|CAN_F4R1_FB18|macro|CAN_F4R1_FB18
DECL|CAN_F4R1_FB19_Msk|macro|CAN_F4R1_FB19_Msk
DECL|CAN_F4R1_FB19_Pos|macro|CAN_F4R1_FB19_Pos
DECL|CAN_F4R1_FB19|macro|CAN_F4R1_FB19
DECL|CAN_F4R1_FB1_Msk|macro|CAN_F4R1_FB1_Msk
DECL|CAN_F4R1_FB1_Pos|macro|CAN_F4R1_FB1_Pos
DECL|CAN_F4R1_FB1|macro|CAN_F4R1_FB1
DECL|CAN_F4R1_FB20_Msk|macro|CAN_F4R1_FB20_Msk
DECL|CAN_F4R1_FB20_Pos|macro|CAN_F4R1_FB20_Pos
DECL|CAN_F4R1_FB20|macro|CAN_F4R1_FB20
DECL|CAN_F4R1_FB21_Msk|macro|CAN_F4R1_FB21_Msk
DECL|CAN_F4R1_FB21_Pos|macro|CAN_F4R1_FB21_Pos
DECL|CAN_F4R1_FB21|macro|CAN_F4R1_FB21
DECL|CAN_F4R1_FB22_Msk|macro|CAN_F4R1_FB22_Msk
DECL|CAN_F4R1_FB22_Pos|macro|CAN_F4R1_FB22_Pos
DECL|CAN_F4R1_FB22|macro|CAN_F4R1_FB22
DECL|CAN_F4R1_FB23_Msk|macro|CAN_F4R1_FB23_Msk
DECL|CAN_F4R1_FB23_Pos|macro|CAN_F4R1_FB23_Pos
DECL|CAN_F4R1_FB23|macro|CAN_F4R1_FB23
DECL|CAN_F4R1_FB24_Msk|macro|CAN_F4R1_FB24_Msk
DECL|CAN_F4R1_FB24_Pos|macro|CAN_F4R1_FB24_Pos
DECL|CAN_F4R1_FB24|macro|CAN_F4R1_FB24
DECL|CAN_F4R1_FB25_Msk|macro|CAN_F4R1_FB25_Msk
DECL|CAN_F4R1_FB25_Pos|macro|CAN_F4R1_FB25_Pos
DECL|CAN_F4R1_FB25|macro|CAN_F4R1_FB25
DECL|CAN_F4R1_FB26_Msk|macro|CAN_F4R1_FB26_Msk
DECL|CAN_F4R1_FB26_Pos|macro|CAN_F4R1_FB26_Pos
DECL|CAN_F4R1_FB26|macro|CAN_F4R1_FB26
DECL|CAN_F4R1_FB27_Msk|macro|CAN_F4R1_FB27_Msk
DECL|CAN_F4R1_FB27_Pos|macro|CAN_F4R1_FB27_Pos
DECL|CAN_F4R1_FB27|macro|CAN_F4R1_FB27
DECL|CAN_F4R1_FB28_Msk|macro|CAN_F4R1_FB28_Msk
DECL|CAN_F4R1_FB28_Pos|macro|CAN_F4R1_FB28_Pos
DECL|CAN_F4R1_FB28|macro|CAN_F4R1_FB28
DECL|CAN_F4R1_FB29_Msk|macro|CAN_F4R1_FB29_Msk
DECL|CAN_F4R1_FB29_Pos|macro|CAN_F4R1_FB29_Pos
DECL|CAN_F4R1_FB29|macro|CAN_F4R1_FB29
DECL|CAN_F4R1_FB2_Msk|macro|CAN_F4R1_FB2_Msk
DECL|CAN_F4R1_FB2_Pos|macro|CAN_F4R1_FB2_Pos
DECL|CAN_F4R1_FB2|macro|CAN_F4R1_FB2
DECL|CAN_F4R1_FB30_Msk|macro|CAN_F4R1_FB30_Msk
DECL|CAN_F4R1_FB30_Pos|macro|CAN_F4R1_FB30_Pos
DECL|CAN_F4R1_FB30|macro|CAN_F4R1_FB30
DECL|CAN_F4R1_FB31_Msk|macro|CAN_F4R1_FB31_Msk
DECL|CAN_F4R1_FB31_Pos|macro|CAN_F4R1_FB31_Pos
DECL|CAN_F4R1_FB31|macro|CAN_F4R1_FB31
DECL|CAN_F4R1_FB3_Msk|macro|CAN_F4R1_FB3_Msk
DECL|CAN_F4R1_FB3_Pos|macro|CAN_F4R1_FB3_Pos
DECL|CAN_F4R1_FB3|macro|CAN_F4R1_FB3
DECL|CAN_F4R1_FB4_Msk|macro|CAN_F4R1_FB4_Msk
DECL|CAN_F4R1_FB4_Pos|macro|CAN_F4R1_FB4_Pos
DECL|CAN_F4R1_FB4|macro|CAN_F4R1_FB4
DECL|CAN_F4R1_FB5_Msk|macro|CAN_F4R1_FB5_Msk
DECL|CAN_F4R1_FB5_Pos|macro|CAN_F4R1_FB5_Pos
DECL|CAN_F4R1_FB5|macro|CAN_F4R1_FB5
DECL|CAN_F4R1_FB6_Msk|macro|CAN_F4R1_FB6_Msk
DECL|CAN_F4R1_FB6_Pos|macro|CAN_F4R1_FB6_Pos
DECL|CAN_F4R1_FB6|macro|CAN_F4R1_FB6
DECL|CAN_F4R1_FB7_Msk|macro|CAN_F4R1_FB7_Msk
DECL|CAN_F4R1_FB7_Pos|macro|CAN_F4R1_FB7_Pos
DECL|CAN_F4R1_FB7|macro|CAN_F4R1_FB7
DECL|CAN_F4R1_FB8_Msk|macro|CAN_F4R1_FB8_Msk
DECL|CAN_F4R1_FB8_Pos|macro|CAN_F4R1_FB8_Pos
DECL|CAN_F4R1_FB8|macro|CAN_F4R1_FB8
DECL|CAN_F4R1_FB9_Msk|macro|CAN_F4R1_FB9_Msk
DECL|CAN_F4R1_FB9_Pos|macro|CAN_F4R1_FB9_Pos
DECL|CAN_F4R1_FB9|macro|CAN_F4R1_FB9
DECL|CAN_F4R2_FB0_Msk|macro|CAN_F4R2_FB0_Msk
DECL|CAN_F4R2_FB0_Pos|macro|CAN_F4R2_FB0_Pos
DECL|CAN_F4R2_FB0|macro|CAN_F4R2_FB0
DECL|CAN_F4R2_FB10_Msk|macro|CAN_F4R2_FB10_Msk
DECL|CAN_F4R2_FB10_Pos|macro|CAN_F4R2_FB10_Pos
DECL|CAN_F4R2_FB10|macro|CAN_F4R2_FB10
DECL|CAN_F4R2_FB11_Msk|macro|CAN_F4R2_FB11_Msk
DECL|CAN_F4R2_FB11_Pos|macro|CAN_F4R2_FB11_Pos
DECL|CAN_F4R2_FB11|macro|CAN_F4R2_FB11
DECL|CAN_F4R2_FB12_Msk|macro|CAN_F4R2_FB12_Msk
DECL|CAN_F4R2_FB12_Pos|macro|CAN_F4R2_FB12_Pos
DECL|CAN_F4R2_FB12|macro|CAN_F4R2_FB12
DECL|CAN_F4R2_FB13_Msk|macro|CAN_F4R2_FB13_Msk
DECL|CAN_F4R2_FB13_Pos|macro|CAN_F4R2_FB13_Pos
DECL|CAN_F4R2_FB13|macro|CAN_F4R2_FB13
DECL|CAN_F4R2_FB14_Msk|macro|CAN_F4R2_FB14_Msk
DECL|CAN_F4R2_FB14_Pos|macro|CAN_F4R2_FB14_Pos
DECL|CAN_F4R2_FB14|macro|CAN_F4R2_FB14
DECL|CAN_F4R2_FB15_Msk|macro|CAN_F4R2_FB15_Msk
DECL|CAN_F4R2_FB15_Pos|macro|CAN_F4R2_FB15_Pos
DECL|CAN_F4R2_FB15|macro|CAN_F4R2_FB15
DECL|CAN_F4R2_FB16_Msk|macro|CAN_F4R2_FB16_Msk
DECL|CAN_F4R2_FB16_Pos|macro|CAN_F4R2_FB16_Pos
DECL|CAN_F4R2_FB16|macro|CAN_F4R2_FB16
DECL|CAN_F4R2_FB17_Msk|macro|CAN_F4R2_FB17_Msk
DECL|CAN_F4R2_FB17_Pos|macro|CAN_F4R2_FB17_Pos
DECL|CAN_F4R2_FB17|macro|CAN_F4R2_FB17
DECL|CAN_F4R2_FB18_Msk|macro|CAN_F4R2_FB18_Msk
DECL|CAN_F4R2_FB18_Pos|macro|CAN_F4R2_FB18_Pos
DECL|CAN_F4R2_FB18|macro|CAN_F4R2_FB18
DECL|CAN_F4R2_FB19_Msk|macro|CAN_F4R2_FB19_Msk
DECL|CAN_F4R2_FB19_Pos|macro|CAN_F4R2_FB19_Pos
DECL|CAN_F4R2_FB19|macro|CAN_F4R2_FB19
DECL|CAN_F4R2_FB1_Msk|macro|CAN_F4R2_FB1_Msk
DECL|CAN_F4R2_FB1_Pos|macro|CAN_F4R2_FB1_Pos
DECL|CAN_F4R2_FB1|macro|CAN_F4R2_FB1
DECL|CAN_F4R2_FB20_Msk|macro|CAN_F4R2_FB20_Msk
DECL|CAN_F4R2_FB20_Pos|macro|CAN_F4R2_FB20_Pos
DECL|CAN_F4R2_FB20|macro|CAN_F4R2_FB20
DECL|CAN_F4R2_FB21_Msk|macro|CAN_F4R2_FB21_Msk
DECL|CAN_F4R2_FB21_Pos|macro|CAN_F4R2_FB21_Pos
DECL|CAN_F4R2_FB21|macro|CAN_F4R2_FB21
DECL|CAN_F4R2_FB22_Msk|macro|CAN_F4R2_FB22_Msk
DECL|CAN_F4R2_FB22_Pos|macro|CAN_F4R2_FB22_Pos
DECL|CAN_F4R2_FB22|macro|CAN_F4R2_FB22
DECL|CAN_F4R2_FB23_Msk|macro|CAN_F4R2_FB23_Msk
DECL|CAN_F4R2_FB23_Pos|macro|CAN_F4R2_FB23_Pos
DECL|CAN_F4R2_FB23|macro|CAN_F4R2_FB23
DECL|CAN_F4R2_FB24_Msk|macro|CAN_F4R2_FB24_Msk
DECL|CAN_F4R2_FB24_Pos|macro|CAN_F4R2_FB24_Pos
DECL|CAN_F4R2_FB24|macro|CAN_F4R2_FB24
DECL|CAN_F4R2_FB25_Msk|macro|CAN_F4R2_FB25_Msk
DECL|CAN_F4R2_FB25_Pos|macro|CAN_F4R2_FB25_Pos
DECL|CAN_F4R2_FB25|macro|CAN_F4R2_FB25
DECL|CAN_F4R2_FB26_Msk|macro|CAN_F4R2_FB26_Msk
DECL|CAN_F4R2_FB26_Pos|macro|CAN_F4R2_FB26_Pos
DECL|CAN_F4R2_FB26|macro|CAN_F4R2_FB26
DECL|CAN_F4R2_FB27_Msk|macro|CAN_F4R2_FB27_Msk
DECL|CAN_F4R2_FB27_Pos|macro|CAN_F4R2_FB27_Pos
DECL|CAN_F4R2_FB27|macro|CAN_F4R2_FB27
DECL|CAN_F4R2_FB28_Msk|macro|CAN_F4R2_FB28_Msk
DECL|CAN_F4R2_FB28_Pos|macro|CAN_F4R2_FB28_Pos
DECL|CAN_F4R2_FB28|macro|CAN_F4R2_FB28
DECL|CAN_F4R2_FB29_Msk|macro|CAN_F4R2_FB29_Msk
DECL|CAN_F4R2_FB29_Pos|macro|CAN_F4R2_FB29_Pos
DECL|CAN_F4R2_FB29|macro|CAN_F4R2_FB29
DECL|CAN_F4R2_FB2_Msk|macro|CAN_F4R2_FB2_Msk
DECL|CAN_F4R2_FB2_Pos|macro|CAN_F4R2_FB2_Pos
DECL|CAN_F4R2_FB2|macro|CAN_F4R2_FB2
DECL|CAN_F4R2_FB30_Msk|macro|CAN_F4R2_FB30_Msk
DECL|CAN_F4R2_FB30_Pos|macro|CAN_F4R2_FB30_Pos
DECL|CAN_F4R2_FB30|macro|CAN_F4R2_FB30
DECL|CAN_F4R2_FB31_Msk|macro|CAN_F4R2_FB31_Msk
DECL|CAN_F4R2_FB31_Pos|macro|CAN_F4R2_FB31_Pos
DECL|CAN_F4R2_FB31|macro|CAN_F4R2_FB31
DECL|CAN_F4R2_FB3_Msk|macro|CAN_F4R2_FB3_Msk
DECL|CAN_F4R2_FB3_Pos|macro|CAN_F4R2_FB3_Pos
DECL|CAN_F4R2_FB3|macro|CAN_F4R2_FB3
DECL|CAN_F4R2_FB4_Msk|macro|CAN_F4R2_FB4_Msk
DECL|CAN_F4R2_FB4_Pos|macro|CAN_F4R2_FB4_Pos
DECL|CAN_F4R2_FB4|macro|CAN_F4R2_FB4
DECL|CAN_F4R2_FB5_Msk|macro|CAN_F4R2_FB5_Msk
DECL|CAN_F4R2_FB5_Pos|macro|CAN_F4R2_FB5_Pos
DECL|CAN_F4R2_FB5|macro|CAN_F4R2_FB5
DECL|CAN_F4R2_FB6_Msk|macro|CAN_F4R2_FB6_Msk
DECL|CAN_F4R2_FB6_Pos|macro|CAN_F4R2_FB6_Pos
DECL|CAN_F4R2_FB6|macro|CAN_F4R2_FB6
DECL|CAN_F4R2_FB7_Msk|macro|CAN_F4R2_FB7_Msk
DECL|CAN_F4R2_FB7_Pos|macro|CAN_F4R2_FB7_Pos
DECL|CAN_F4R2_FB7|macro|CAN_F4R2_FB7
DECL|CAN_F4R2_FB8_Msk|macro|CAN_F4R2_FB8_Msk
DECL|CAN_F4R2_FB8_Pos|macro|CAN_F4R2_FB8_Pos
DECL|CAN_F4R2_FB8|macro|CAN_F4R2_FB8
DECL|CAN_F4R2_FB9_Msk|macro|CAN_F4R2_FB9_Msk
DECL|CAN_F4R2_FB9_Pos|macro|CAN_F4R2_FB9_Pos
DECL|CAN_F4R2_FB9|macro|CAN_F4R2_FB9
DECL|CAN_F5R1_FB0_Msk|macro|CAN_F5R1_FB0_Msk
DECL|CAN_F5R1_FB0_Pos|macro|CAN_F5R1_FB0_Pos
DECL|CAN_F5R1_FB0|macro|CAN_F5R1_FB0
DECL|CAN_F5R1_FB10_Msk|macro|CAN_F5R1_FB10_Msk
DECL|CAN_F5R1_FB10_Pos|macro|CAN_F5R1_FB10_Pos
DECL|CAN_F5R1_FB10|macro|CAN_F5R1_FB10
DECL|CAN_F5R1_FB11_Msk|macro|CAN_F5R1_FB11_Msk
DECL|CAN_F5R1_FB11_Pos|macro|CAN_F5R1_FB11_Pos
DECL|CAN_F5R1_FB11|macro|CAN_F5R1_FB11
DECL|CAN_F5R1_FB12_Msk|macro|CAN_F5R1_FB12_Msk
DECL|CAN_F5R1_FB12_Pos|macro|CAN_F5R1_FB12_Pos
DECL|CAN_F5R1_FB12|macro|CAN_F5R1_FB12
DECL|CAN_F5R1_FB13_Msk|macro|CAN_F5R1_FB13_Msk
DECL|CAN_F5R1_FB13_Pos|macro|CAN_F5R1_FB13_Pos
DECL|CAN_F5R1_FB13|macro|CAN_F5R1_FB13
DECL|CAN_F5R1_FB14_Msk|macro|CAN_F5R1_FB14_Msk
DECL|CAN_F5R1_FB14_Pos|macro|CAN_F5R1_FB14_Pos
DECL|CAN_F5R1_FB14|macro|CAN_F5R1_FB14
DECL|CAN_F5R1_FB15_Msk|macro|CAN_F5R1_FB15_Msk
DECL|CAN_F5R1_FB15_Pos|macro|CAN_F5R1_FB15_Pos
DECL|CAN_F5R1_FB15|macro|CAN_F5R1_FB15
DECL|CAN_F5R1_FB16_Msk|macro|CAN_F5R1_FB16_Msk
DECL|CAN_F5R1_FB16_Pos|macro|CAN_F5R1_FB16_Pos
DECL|CAN_F5R1_FB16|macro|CAN_F5R1_FB16
DECL|CAN_F5R1_FB17_Msk|macro|CAN_F5R1_FB17_Msk
DECL|CAN_F5R1_FB17_Pos|macro|CAN_F5R1_FB17_Pos
DECL|CAN_F5R1_FB17|macro|CAN_F5R1_FB17
DECL|CAN_F5R1_FB18_Msk|macro|CAN_F5R1_FB18_Msk
DECL|CAN_F5R1_FB18_Pos|macro|CAN_F5R1_FB18_Pos
DECL|CAN_F5R1_FB18|macro|CAN_F5R1_FB18
DECL|CAN_F5R1_FB19_Msk|macro|CAN_F5R1_FB19_Msk
DECL|CAN_F5R1_FB19_Pos|macro|CAN_F5R1_FB19_Pos
DECL|CAN_F5R1_FB19|macro|CAN_F5R1_FB19
DECL|CAN_F5R1_FB1_Msk|macro|CAN_F5R1_FB1_Msk
DECL|CAN_F5R1_FB1_Pos|macro|CAN_F5R1_FB1_Pos
DECL|CAN_F5R1_FB1|macro|CAN_F5R1_FB1
DECL|CAN_F5R1_FB20_Msk|macro|CAN_F5R1_FB20_Msk
DECL|CAN_F5R1_FB20_Pos|macro|CAN_F5R1_FB20_Pos
DECL|CAN_F5R1_FB20|macro|CAN_F5R1_FB20
DECL|CAN_F5R1_FB21_Msk|macro|CAN_F5R1_FB21_Msk
DECL|CAN_F5R1_FB21_Pos|macro|CAN_F5R1_FB21_Pos
DECL|CAN_F5R1_FB21|macro|CAN_F5R1_FB21
DECL|CAN_F5R1_FB22_Msk|macro|CAN_F5R1_FB22_Msk
DECL|CAN_F5R1_FB22_Pos|macro|CAN_F5R1_FB22_Pos
DECL|CAN_F5R1_FB22|macro|CAN_F5R1_FB22
DECL|CAN_F5R1_FB23_Msk|macro|CAN_F5R1_FB23_Msk
DECL|CAN_F5R1_FB23_Pos|macro|CAN_F5R1_FB23_Pos
DECL|CAN_F5R1_FB23|macro|CAN_F5R1_FB23
DECL|CAN_F5R1_FB24_Msk|macro|CAN_F5R1_FB24_Msk
DECL|CAN_F5R1_FB24_Pos|macro|CAN_F5R1_FB24_Pos
DECL|CAN_F5R1_FB24|macro|CAN_F5R1_FB24
DECL|CAN_F5R1_FB25_Msk|macro|CAN_F5R1_FB25_Msk
DECL|CAN_F5R1_FB25_Pos|macro|CAN_F5R1_FB25_Pos
DECL|CAN_F5R1_FB25|macro|CAN_F5R1_FB25
DECL|CAN_F5R1_FB26_Msk|macro|CAN_F5R1_FB26_Msk
DECL|CAN_F5R1_FB26_Pos|macro|CAN_F5R1_FB26_Pos
DECL|CAN_F5R1_FB26|macro|CAN_F5R1_FB26
DECL|CAN_F5R1_FB27_Msk|macro|CAN_F5R1_FB27_Msk
DECL|CAN_F5R1_FB27_Pos|macro|CAN_F5R1_FB27_Pos
DECL|CAN_F5R1_FB27|macro|CAN_F5R1_FB27
DECL|CAN_F5R1_FB28_Msk|macro|CAN_F5R1_FB28_Msk
DECL|CAN_F5R1_FB28_Pos|macro|CAN_F5R1_FB28_Pos
DECL|CAN_F5R1_FB28|macro|CAN_F5R1_FB28
DECL|CAN_F5R1_FB29_Msk|macro|CAN_F5R1_FB29_Msk
DECL|CAN_F5R1_FB29_Pos|macro|CAN_F5R1_FB29_Pos
DECL|CAN_F5R1_FB29|macro|CAN_F5R1_FB29
DECL|CAN_F5R1_FB2_Msk|macro|CAN_F5R1_FB2_Msk
DECL|CAN_F5R1_FB2_Pos|macro|CAN_F5R1_FB2_Pos
DECL|CAN_F5R1_FB2|macro|CAN_F5R1_FB2
DECL|CAN_F5R1_FB30_Msk|macro|CAN_F5R1_FB30_Msk
DECL|CAN_F5R1_FB30_Pos|macro|CAN_F5R1_FB30_Pos
DECL|CAN_F5R1_FB30|macro|CAN_F5R1_FB30
DECL|CAN_F5R1_FB31_Msk|macro|CAN_F5R1_FB31_Msk
DECL|CAN_F5R1_FB31_Pos|macro|CAN_F5R1_FB31_Pos
DECL|CAN_F5R1_FB31|macro|CAN_F5R1_FB31
DECL|CAN_F5R1_FB3_Msk|macro|CAN_F5R1_FB3_Msk
DECL|CAN_F5R1_FB3_Pos|macro|CAN_F5R1_FB3_Pos
DECL|CAN_F5R1_FB3|macro|CAN_F5R1_FB3
DECL|CAN_F5R1_FB4_Msk|macro|CAN_F5R1_FB4_Msk
DECL|CAN_F5R1_FB4_Pos|macro|CAN_F5R1_FB4_Pos
DECL|CAN_F5R1_FB4|macro|CAN_F5R1_FB4
DECL|CAN_F5R1_FB5_Msk|macro|CAN_F5R1_FB5_Msk
DECL|CAN_F5R1_FB5_Pos|macro|CAN_F5R1_FB5_Pos
DECL|CAN_F5R1_FB5|macro|CAN_F5R1_FB5
DECL|CAN_F5R1_FB6_Msk|macro|CAN_F5R1_FB6_Msk
DECL|CAN_F5R1_FB6_Pos|macro|CAN_F5R1_FB6_Pos
DECL|CAN_F5R1_FB6|macro|CAN_F5R1_FB6
DECL|CAN_F5R1_FB7_Msk|macro|CAN_F5R1_FB7_Msk
DECL|CAN_F5R1_FB7_Pos|macro|CAN_F5R1_FB7_Pos
DECL|CAN_F5R1_FB7|macro|CAN_F5R1_FB7
DECL|CAN_F5R1_FB8_Msk|macro|CAN_F5R1_FB8_Msk
DECL|CAN_F5R1_FB8_Pos|macro|CAN_F5R1_FB8_Pos
DECL|CAN_F5R1_FB8|macro|CAN_F5R1_FB8
DECL|CAN_F5R1_FB9_Msk|macro|CAN_F5R1_FB9_Msk
DECL|CAN_F5R1_FB9_Pos|macro|CAN_F5R1_FB9_Pos
DECL|CAN_F5R1_FB9|macro|CAN_F5R1_FB9
DECL|CAN_F5R2_FB0_Msk|macro|CAN_F5R2_FB0_Msk
DECL|CAN_F5R2_FB0_Pos|macro|CAN_F5R2_FB0_Pos
DECL|CAN_F5R2_FB0|macro|CAN_F5R2_FB0
DECL|CAN_F5R2_FB10_Msk|macro|CAN_F5R2_FB10_Msk
DECL|CAN_F5R2_FB10_Pos|macro|CAN_F5R2_FB10_Pos
DECL|CAN_F5R2_FB10|macro|CAN_F5R2_FB10
DECL|CAN_F5R2_FB11_Msk|macro|CAN_F5R2_FB11_Msk
DECL|CAN_F5R2_FB11_Pos|macro|CAN_F5R2_FB11_Pos
DECL|CAN_F5R2_FB11|macro|CAN_F5R2_FB11
DECL|CAN_F5R2_FB12_Msk|macro|CAN_F5R2_FB12_Msk
DECL|CAN_F5R2_FB12_Pos|macro|CAN_F5R2_FB12_Pos
DECL|CAN_F5R2_FB12|macro|CAN_F5R2_FB12
DECL|CAN_F5R2_FB13_Msk|macro|CAN_F5R2_FB13_Msk
DECL|CAN_F5R2_FB13_Pos|macro|CAN_F5R2_FB13_Pos
DECL|CAN_F5R2_FB13|macro|CAN_F5R2_FB13
DECL|CAN_F5R2_FB14_Msk|macro|CAN_F5R2_FB14_Msk
DECL|CAN_F5R2_FB14_Pos|macro|CAN_F5R2_FB14_Pos
DECL|CAN_F5R2_FB14|macro|CAN_F5R2_FB14
DECL|CAN_F5R2_FB15_Msk|macro|CAN_F5R2_FB15_Msk
DECL|CAN_F5R2_FB15_Pos|macro|CAN_F5R2_FB15_Pos
DECL|CAN_F5R2_FB15|macro|CAN_F5R2_FB15
DECL|CAN_F5R2_FB16_Msk|macro|CAN_F5R2_FB16_Msk
DECL|CAN_F5R2_FB16_Pos|macro|CAN_F5R2_FB16_Pos
DECL|CAN_F5R2_FB16|macro|CAN_F5R2_FB16
DECL|CAN_F5R2_FB17_Msk|macro|CAN_F5R2_FB17_Msk
DECL|CAN_F5R2_FB17_Pos|macro|CAN_F5R2_FB17_Pos
DECL|CAN_F5R2_FB17|macro|CAN_F5R2_FB17
DECL|CAN_F5R2_FB18_Msk|macro|CAN_F5R2_FB18_Msk
DECL|CAN_F5R2_FB18_Pos|macro|CAN_F5R2_FB18_Pos
DECL|CAN_F5R2_FB18|macro|CAN_F5R2_FB18
DECL|CAN_F5R2_FB19_Msk|macro|CAN_F5R2_FB19_Msk
DECL|CAN_F5R2_FB19_Pos|macro|CAN_F5R2_FB19_Pos
DECL|CAN_F5R2_FB19|macro|CAN_F5R2_FB19
DECL|CAN_F5R2_FB1_Msk|macro|CAN_F5R2_FB1_Msk
DECL|CAN_F5R2_FB1_Pos|macro|CAN_F5R2_FB1_Pos
DECL|CAN_F5R2_FB1|macro|CAN_F5R2_FB1
DECL|CAN_F5R2_FB20_Msk|macro|CAN_F5R2_FB20_Msk
DECL|CAN_F5R2_FB20_Pos|macro|CAN_F5R2_FB20_Pos
DECL|CAN_F5R2_FB20|macro|CAN_F5R2_FB20
DECL|CAN_F5R2_FB21_Msk|macro|CAN_F5R2_FB21_Msk
DECL|CAN_F5R2_FB21_Pos|macro|CAN_F5R2_FB21_Pos
DECL|CAN_F5R2_FB21|macro|CAN_F5R2_FB21
DECL|CAN_F5R2_FB22_Msk|macro|CAN_F5R2_FB22_Msk
DECL|CAN_F5R2_FB22_Pos|macro|CAN_F5R2_FB22_Pos
DECL|CAN_F5R2_FB22|macro|CAN_F5R2_FB22
DECL|CAN_F5R2_FB23_Msk|macro|CAN_F5R2_FB23_Msk
DECL|CAN_F5R2_FB23_Pos|macro|CAN_F5R2_FB23_Pos
DECL|CAN_F5R2_FB23|macro|CAN_F5R2_FB23
DECL|CAN_F5R2_FB24_Msk|macro|CAN_F5R2_FB24_Msk
DECL|CAN_F5R2_FB24_Pos|macro|CAN_F5R2_FB24_Pos
DECL|CAN_F5R2_FB24|macro|CAN_F5R2_FB24
DECL|CAN_F5R2_FB25_Msk|macro|CAN_F5R2_FB25_Msk
DECL|CAN_F5R2_FB25_Pos|macro|CAN_F5R2_FB25_Pos
DECL|CAN_F5R2_FB25|macro|CAN_F5R2_FB25
DECL|CAN_F5R2_FB26_Msk|macro|CAN_F5R2_FB26_Msk
DECL|CAN_F5R2_FB26_Pos|macro|CAN_F5R2_FB26_Pos
DECL|CAN_F5R2_FB26|macro|CAN_F5R2_FB26
DECL|CAN_F5R2_FB27_Msk|macro|CAN_F5R2_FB27_Msk
DECL|CAN_F5R2_FB27_Pos|macro|CAN_F5R2_FB27_Pos
DECL|CAN_F5R2_FB27|macro|CAN_F5R2_FB27
DECL|CAN_F5R2_FB28_Msk|macro|CAN_F5R2_FB28_Msk
DECL|CAN_F5R2_FB28_Pos|macro|CAN_F5R2_FB28_Pos
DECL|CAN_F5R2_FB28|macro|CAN_F5R2_FB28
DECL|CAN_F5R2_FB29_Msk|macro|CAN_F5R2_FB29_Msk
DECL|CAN_F5R2_FB29_Pos|macro|CAN_F5R2_FB29_Pos
DECL|CAN_F5R2_FB29|macro|CAN_F5R2_FB29
DECL|CAN_F5R2_FB2_Msk|macro|CAN_F5R2_FB2_Msk
DECL|CAN_F5R2_FB2_Pos|macro|CAN_F5R2_FB2_Pos
DECL|CAN_F5R2_FB2|macro|CAN_F5R2_FB2
DECL|CAN_F5R2_FB30_Msk|macro|CAN_F5R2_FB30_Msk
DECL|CAN_F5R2_FB30_Pos|macro|CAN_F5R2_FB30_Pos
DECL|CAN_F5R2_FB30|macro|CAN_F5R2_FB30
DECL|CAN_F5R2_FB31_Msk|macro|CAN_F5R2_FB31_Msk
DECL|CAN_F5R2_FB31_Pos|macro|CAN_F5R2_FB31_Pos
DECL|CAN_F5R2_FB31|macro|CAN_F5R2_FB31
DECL|CAN_F5R2_FB3_Msk|macro|CAN_F5R2_FB3_Msk
DECL|CAN_F5R2_FB3_Pos|macro|CAN_F5R2_FB3_Pos
DECL|CAN_F5R2_FB3|macro|CAN_F5R2_FB3
DECL|CAN_F5R2_FB4_Msk|macro|CAN_F5R2_FB4_Msk
DECL|CAN_F5R2_FB4_Pos|macro|CAN_F5R2_FB4_Pos
DECL|CAN_F5R2_FB4|macro|CAN_F5R2_FB4
DECL|CAN_F5R2_FB5_Msk|macro|CAN_F5R2_FB5_Msk
DECL|CAN_F5R2_FB5_Pos|macro|CAN_F5R2_FB5_Pos
DECL|CAN_F5R2_FB5|macro|CAN_F5R2_FB5
DECL|CAN_F5R2_FB6_Msk|macro|CAN_F5R2_FB6_Msk
DECL|CAN_F5R2_FB6_Pos|macro|CAN_F5R2_FB6_Pos
DECL|CAN_F5R2_FB6|macro|CAN_F5R2_FB6
DECL|CAN_F5R2_FB7_Msk|macro|CAN_F5R2_FB7_Msk
DECL|CAN_F5R2_FB7_Pos|macro|CAN_F5R2_FB7_Pos
DECL|CAN_F5R2_FB7|macro|CAN_F5R2_FB7
DECL|CAN_F5R2_FB8_Msk|macro|CAN_F5R2_FB8_Msk
DECL|CAN_F5R2_FB8_Pos|macro|CAN_F5R2_FB8_Pos
DECL|CAN_F5R2_FB8|macro|CAN_F5R2_FB8
DECL|CAN_F5R2_FB9_Msk|macro|CAN_F5R2_FB9_Msk
DECL|CAN_F5R2_FB9_Pos|macro|CAN_F5R2_FB9_Pos
DECL|CAN_F5R2_FB9|macro|CAN_F5R2_FB9
DECL|CAN_F6R1_FB0_Msk|macro|CAN_F6R1_FB0_Msk
DECL|CAN_F6R1_FB0_Pos|macro|CAN_F6R1_FB0_Pos
DECL|CAN_F6R1_FB0|macro|CAN_F6R1_FB0
DECL|CAN_F6R1_FB10_Msk|macro|CAN_F6R1_FB10_Msk
DECL|CAN_F6R1_FB10_Pos|macro|CAN_F6R1_FB10_Pos
DECL|CAN_F6R1_FB10|macro|CAN_F6R1_FB10
DECL|CAN_F6R1_FB11_Msk|macro|CAN_F6R1_FB11_Msk
DECL|CAN_F6R1_FB11_Pos|macro|CAN_F6R1_FB11_Pos
DECL|CAN_F6R1_FB11|macro|CAN_F6R1_FB11
DECL|CAN_F6R1_FB12_Msk|macro|CAN_F6R1_FB12_Msk
DECL|CAN_F6R1_FB12_Pos|macro|CAN_F6R1_FB12_Pos
DECL|CAN_F6R1_FB12|macro|CAN_F6R1_FB12
DECL|CAN_F6R1_FB13_Msk|macro|CAN_F6R1_FB13_Msk
DECL|CAN_F6R1_FB13_Pos|macro|CAN_F6R1_FB13_Pos
DECL|CAN_F6R1_FB13|macro|CAN_F6R1_FB13
DECL|CAN_F6R1_FB14_Msk|macro|CAN_F6R1_FB14_Msk
DECL|CAN_F6R1_FB14_Pos|macro|CAN_F6R1_FB14_Pos
DECL|CAN_F6R1_FB14|macro|CAN_F6R1_FB14
DECL|CAN_F6R1_FB15_Msk|macro|CAN_F6R1_FB15_Msk
DECL|CAN_F6R1_FB15_Pos|macro|CAN_F6R1_FB15_Pos
DECL|CAN_F6R1_FB15|macro|CAN_F6R1_FB15
DECL|CAN_F6R1_FB16_Msk|macro|CAN_F6R1_FB16_Msk
DECL|CAN_F6R1_FB16_Pos|macro|CAN_F6R1_FB16_Pos
DECL|CAN_F6R1_FB16|macro|CAN_F6R1_FB16
DECL|CAN_F6R1_FB17_Msk|macro|CAN_F6R1_FB17_Msk
DECL|CAN_F6R1_FB17_Pos|macro|CAN_F6R1_FB17_Pos
DECL|CAN_F6R1_FB17|macro|CAN_F6R1_FB17
DECL|CAN_F6R1_FB18_Msk|macro|CAN_F6R1_FB18_Msk
DECL|CAN_F6R1_FB18_Pos|macro|CAN_F6R1_FB18_Pos
DECL|CAN_F6R1_FB18|macro|CAN_F6R1_FB18
DECL|CAN_F6R1_FB19_Msk|macro|CAN_F6R1_FB19_Msk
DECL|CAN_F6R1_FB19_Pos|macro|CAN_F6R1_FB19_Pos
DECL|CAN_F6R1_FB19|macro|CAN_F6R1_FB19
DECL|CAN_F6R1_FB1_Msk|macro|CAN_F6R1_FB1_Msk
DECL|CAN_F6R1_FB1_Pos|macro|CAN_F6R1_FB1_Pos
DECL|CAN_F6R1_FB1|macro|CAN_F6R1_FB1
DECL|CAN_F6R1_FB20_Msk|macro|CAN_F6R1_FB20_Msk
DECL|CAN_F6R1_FB20_Pos|macro|CAN_F6R1_FB20_Pos
DECL|CAN_F6R1_FB20|macro|CAN_F6R1_FB20
DECL|CAN_F6R1_FB21_Msk|macro|CAN_F6R1_FB21_Msk
DECL|CAN_F6R1_FB21_Pos|macro|CAN_F6R1_FB21_Pos
DECL|CAN_F6R1_FB21|macro|CAN_F6R1_FB21
DECL|CAN_F6R1_FB22_Msk|macro|CAN_F6R1_FB22_Msk
DECL|CAN_F6R1_FB22_Pos|macro|CAN_F6R1_FB22_Pos
DECL|CAN_F6R1_FB22|macro|CAN_F6R1_FB22
DECL|CAN_F6R1_FB23_Msk|macro|CAN_F6R1_FB23_Msk
DECL|CAN_F6R1_FB23_Pos|macro|CAN_F6R1_FB23_Pos
DECL|CAN_F6R1_FB23|macro|CAN_F6R1_FB23
DECL|CAN_F6R1_FB24_Msk|macro|CAN_F6R1_FB24_Msk
DECL|CAN_F6R1_FB24_Pos|macro|CAN_F6R1_FB24_Pos
DECL|CAN_F6R1_FB24|macro|CAN_F6R1_FB24
DECL|CAN_F6R1_FB25_Msk|macro|CAN_F6R1_FB25_Msk
DECL|CAN_F6R1_FB25_Pos|macro|CAN_F6R1_FB25_Pos
DECL|CAN_F6R1_FB25|macro|CAN_F6R1_FB25
DECL|CAN_F6R1_FB26_Msk|macro|CAN_F6R1_FB26_Msk
DECL|CAN_F6R1_FB26_Pos|macro|CAN_F6R1_FB26_Pos
DECL|CAN_F6R1_FB26|macro|CAN_F6R1_FB26
DECL|CAN_F6R1_FB27_Msk|macro|CAN_F6R1_FB27_Msk
DECL|CAN_F6R1_FB27_Pos|macro|CAN_F6R1_FB27_Pos
DECL|CAN_F6R1_FB27|macro|CAN_F6R1_FB27
DECL|CAN_F6R1_FB28_Msk|macro|CAN_F6R1_FB28_Msk
DECL|CAN_F6R1_FB28_Pos|macro|CAN_F6R1_FB28_Pos
DECL|CAN_F6R1_FB28|macro|CAN_F6R1_FB28
DECL|CAN_F6R1_FB29_Msk|macro|CAN_F6R1_FB29_Msk
DECL|CAN_F6R1_FB29_Pos|macro|CAN_F6R1_FB29_Pos
DECL|CAN_F6R1_FB29|macro|CAN_F6R1_FB29
DECL|CAN_F6R1_FB2_Msk|macro|CAN_F6R1_FB2_Msk
DECL|CAN_F6R1_FB2_Pos|macro|CAN_F6R1_FB2_Pos
DECL|CAN_F6R1_FB2|macro|CAN_F6R1_FB2
DECL|CAN_F6R1_FB30_Msk|macro|CAN_F6R1_FB30_Msk
DECL|CAN_F6R1_FB30_Pos|macro|CAN_F6R1_FB30_Pos
DECL|CAN_F6R1_FB30|macro|CAN_F6R1_FB30
DECL|CAN_F6R1_FB31_Msk|macro|CAN_F6R1_FB31_Msk
DECL|CAN_F6R1_FB31_Pos|macro|CAN_F6R1_FB31_Pos
DECL|CAN_F6R1_FB31|macro|CAN_F6R1_FB31
DECL|CAN_F6R1_FB3_Msk|macro|CAN_F6R1_FB3_Msk
DECL|CAN_F6R1_FB3_Pos|macro|CAN_F6R1_FB3_Pos
DECL|CAN_F6R1_FB3|macro|CAN_F6R1_FB3
DECL|CAN_F6R1_FB4_Msk|macro|CAN_F6R1_FB4_Msk
DECL|CAN_F6R1_FB4_Pos|macro|CAN_F6R1_FB4_Pos
DECL|CAN_F6R1_FB4|macro|CAN_F6R1_FB4
DECL|CAN_F6R1_FB5_Msk|macro|CAN_F6R1_FB5_Msk
DECL|CAN_F6R1_FB5_Pos|macro|CAN_F6R1_FB5_Pos
DECL|CAN_F6R1_FB5|macro|CAN_F6R1_FB5
DECL|CAN_F6R1_FB6_Msk|macro|CAN_F6R1_FB6_Msk
DECL|CAN_F6R1_FB6_Pos|macro|CAN_F6R1_FB6_Pos
DECL|CAN_F6R1_FB6|macro|CAN_F6R1_FB6
DECL|CAN_F6R1_FB7_Msk|macro|CAN_F6R1_FB7_Msk
DECL|CAN_F6R1_FB7_Pos|macro|CAN_F6R1_FB7_Pos
DECL|CAN_F6R1_FB7|macro|CAN_F6R1_FB7
DECL|CAN_F6R1_FB8_Msk|macro|CAN_F6R1_FB8_Msk
DECL|CAN_F6R1_FB8_Pos|macro|CAN_F6R1_FB8_Pos
DECL|CAN_F6R1_FB8|macro|CAN_F6R1_FB8
DECL|CAN_F6R1_FB9_Msk|macro|CAN_F6R1_FB9_Msk
DECL|CAN_F6R1_FB9_Pos|macro|CAN_F6R1_FB9_Pos
DECL|CAN_F6R1_FB9|macro|CAN_F6R1_FB9
DECL|CAN_F6R2_FB0_Msk|macro|CAN_F6R2_FB0_Msk
DECL|CAN_F6R2_FB0_Pos|macro|CAN_F6R2_FB0_Pos
DECL|CAN_F6R2_FB0|macro|CAN_F6R2_FB0
DECL|CAN_F6R2_FB10_Msk|macro|CAN_F6R2_FB10_Msk
DECL|CAN_F6R2_FB10_Pos|macro|CAN_F6R2_FB10_Pos
DECL|CAN_F6R2_FB10|macro|CAN_F6R2_FB10
DECL|CAN_F6R2_FB11_Msk|macro|CAN_F6R2_FB11_Msk
DECL|CAN_F6R2_FB11_Pos|macro|CAN_F6R2_FB11_Pos
DECL|CAN_F6R2_FB11|macro|CAN_F6R2_FB11
DECL|CAN_F6R2_FB12_Msk|macro|CAN_F6R2_FB12_Msk
DECL|CAN_F6R2_FB12_Pos|macro|CAN_F6R2_FB12_Pos
DECL|CAN_F6R2_FB12|macro|CAN_F6R2_FB12
DECL|CAN_F6R2_FB13_Msk|macro|CAN_F6R2_FB13_Msk
DECL|CAN_F6R2_FB13_Pos|macro|CAN_F6R2_FB13_Pos
DECL|CAN_F6R2_FB13|macro|CAN_F6R2_FB13
DECL|CAN_F6R2_FB14_Msk|macro|CAN_F6R2_FB14_Msk
DECL|CAN_F6R2_FB14_Pos|macro|CAN_F6R2_FB14_Pos
DECL|CAN_F6R2_FB14|macro|CAN_F6R2_FB14
DECL|CAN_F6R2_FB15_Msk|macro|CAN_F6R2_FB15_Msk
DECL|CAN_F6R2_FB15_Pos|macro|CAN_F6R2_FB15_Pos
DECL|CAN_F6R2_FB15|macro|CAN_F6R2_FB15
DECL|CAN_F6R2_FB16_Msk|macro|CAN_F6R2_FB16_Msk
DECL|CAN_F6R2_FB16_Pos|macro|CAN_F6R2_FB16_Pos
DECL|CAN_F6R2_FB16|macro|CAN_F6R2_FB16
DECL|CAN_F6R2_FB17_Msk|macro|CAN_F6R2_FB17_Msk
DECL|CAN_F6R2_FB17_Pos|macro|CAN_F6R2_FB17_Pos
DECL|CAN_F6R2_FB17|macro|CAN_F6R2_FB17
DECL|CAN_F6R2_FB18_Msk|macro|CAN_F6R2_FB18_Msk
DECL|CAN_F6R2_FB18_Pos|macro|CAN_F6R2_FB18_Pos
DECL|CAN_F6R2_FB18|macro|CAN_F6R2_FB18
DECL|CAN_F6R2_FB19_Msk|macro|CAN_F6R2_FB19_Msk
DECL|CAN_F6R2_FB19_Pos|macro|CAN_F6R2_FB19_Pos
DECL|CAN_F6R2_FB19|macro|CAN_F6R2_FB19
DECL|CAN_F6R2_FB1_Msk|macro|CAN_F6R2_FB1_Msk
DECL|CAN_F6R2_FB1_Pos|macro|CAN_F6R2_FB1_Pos
DECL|CAN_F6R2_FB1|macro|CAN_F6R2_FB1
DECL|CAN_F6R2_FB20_Msk|macro|CAN_F6R2_FB20_Msk
DECL|CAN_F6R2_FB20_Pos|macro|CAN_F6R2_FB20_Pos
DECL|CAN_F6R2_FB20|macro|CAN_F6R2_FB20
DECL|CAN_F6R2_FB21_Msk|macro|CAN_F6R2_FB21_Msk
DECL|CAN_F6R2_FB21_Pos|macro|CAN_F6R2_FB21_Pos
DECL|CAN_F6R2_FB21|macro|CAN_F6R2_FB21
DECL|CAN_F6R2_FB22_Msk|macro|CAN_F6R2_FB22_Msk
DECL|CAN_F6R2_FB22_Pos|macro|CAN_F6R2_FB22_Pos
DECL|CAN_F6R2_FB22|macro|CAN_F6R2_FB22
DECL|CAN_F6R2_FB23_Msk|macro|CAN_F6R2_FB23_Msk
DECL|CAN_F6R2_FB23_Pos|macro|CAN_F6R2_FB23_Pos
DECL|CAN_F6R2_FB23|macro|CAN_F6R2_FB23
DECL|CAN_F6R2_FB24_Msk|macro|CAN_F6R2_FB24_Msk
DECL|CAN_F6R2_FB24_Pos|macro|CAN_F6R2_FB24_Pos
DECL|CAN_F6R2_FB24|macro|CAN_F6R2_FB24
DECL|CAN_F6R2_FB25_Msk|macro|CAN_F6R2_FB25_Msk
DECL|CAN_F6R2_FB25_Pos|macro|CAN_F6R2_FB25_Pos
DECL|CAN_F6R2_FB25|macro|CAN_F6R2_FB25
DECL|CAN_F6R2_FB26_Msk|macro|CAN_F6R2_FB26_Msk
DECL|CAN_F6R2_FB26_Pos|macro|CAN_F6R2_FB26_Pos
DECL|CAN_F6R2_FB26|macro|CAN_F6R2_FB26
DECL|CAN_F6R2_FB27_Msk|macro|CAN_F6R2_FB27_Msk
DECL|CAN_F6R2_FB27_Pos|macro|CAN_F6R2_FB27_Pos
DECL|CAN_F6R2_FB27|macro|CAN_F6R2_FB27
DECL|CAN_F6R2_FB28_Msk|macro|CAN_F6R2_FB28_Msk
DECL|CAN_F6R2_FB28_Pos|macro|CAN_F6R2_FB28_Pos
DECL|CAN_F6R2_FB28|macro|CAN_F6R2_FB28
DECL|CAN_F6R2_FB29_Msk|macro|CAN_F6R2_FB29_Msk
DECL|CAN_F6R2_FB29_Pos|macro|CAN_F6R2_FB29_Pos
DECL|CAN_F6R2_FB29|macro|CAN_F6R2_FB29
DECL|CAN_F6R2_FB2_Msk|macro|CAN_F6R2_FB2_Msk
DECL|CAN_F6R2_FB2_Pos|macro|CAN_F6R2_FB2_Pos
DECL|CAN_F6R2_FB2|macro|CAN_F6R2_FB2
DECL|CAN_F6R2_FB30_Msk|macro|CAN_F6R2_FB30_Msk
DECL|CAN_F6R2_FB30_Pos|macro|CAN_F6R2_FB30_Pos
DECL|CAN_F6R2_FB30|macro|CAN_F6R2_FB30
DECL|CAN_F6R2_FB31_Msk|macro|CAN_F6R2_FB31_Msk
DECL|CAN_F6R2_FB31_Pos|macro|CAN_F6R2_FB31_Pos
DECL|CAN_F6R2_FB31|macro|CAN_F6R2_FB31
DECL|CAN_F6R2_FB3_Msk|macro|CAN_F6R2_FB3_Msk
DECL|CAN_F6R2_FB3_Pos|macro|CAN_F6R2_FB3_Pos
DECL|CAN_F6R2_FB3|macro|CAN_F6R2_FB3
DECL|CAN_F6R2_FB4_Msk|macro|CAN_F6R2_FB4_Msk
DECL|CAN_F6R2_FB4_Pos|macro|CAN_F6R2_FB4_Pos
DECL|CAN_F6R2_FB4|macro|CAN_F6R2_FB4
DECL|CAN_F6R2_FB5_Msk|macro|CAN_F6R2_FB5_Msk
DECL|CAN_F6R2_FB5_Pos|macro|CAN_F6R2_FB5_Pos
DECL|CAN_F6R2_FB5|macro|CAN_F6R2_FB5
DECL|CAN_F6R2_FB6_Msk|macro|CAN_F6R2_FB6_Msk
DECL|CAN_F6R2_FB6_Pos|macro|CAN_F6R2_FB6_Pos
DECL|CAN_F6R2_FB6|macro|CAN_F6R2_FB6
DECL|CAN_F6R2_FB7_Msk|macro|CAN_F6R2_FB7_Msk
DECL|CAN_F6R2_FB7_Pos|macro|CAN_F6R2_FB7_Pos
DECL|CAN_F6R2_FB7|macro|CAN_F6R2_FB7
DECL|CAN_F6R2_FB8_Msk|macro|CAN_F6R2_FB8_Msk
DECL|CAN_F6R2_FB8_Pos|macro|CAN_F6R2_FB8_Pos
DECL|CAN_F6R2_FB8|macro|CAN_F6R2_FB8
DECL|CAN_F6R2_FB9_Msk|macro|CAN_F6R2_FB9_Msk
DECL|CAN_F6R2_FB9_Pos|macro|CAN_F6R2_FB9_Pos
DECL|CAN_F6R2_FB9|macro|CAN_F6R2_FB9
DECL|CAN_F7R1_FB0_Msk|macro|CAN_F7R1_FB0_Msk
DECL|CAN_F7R1_FB0_Pos|macro|CAN_F7R1_FB0_Pos
DECL|CAN_F7R1_FB0|macro|CAN_F7R1_FB0
DECL|CAN_F7R1_FB10_Msk|macro|CAN_F7R1_FB10_Msk
DECL|CAN_F7R1_FB10_Pos|macro|CAN_F7R1_FB10_Pos
DECL|CAN_F7R1_FB10|macro|CAN_F7R1_FB10
DECL|CAN_F7R1_FB11_Msk|macro|CAN_F7R1_FB11_Msk
DECL|CAN_F7R1_FB11_Pos|macro|CAN_F7R1_FB11_Pos
DECL|CAN_F7R1_FB11|macro|CAN_F7R1_FB11
DECL|CAN_F7R1_FB12_Msk|macro|CAN_F7R1_FB12_Msk
DECL|CAN_F7R1_FB12_Pos|macro|CAN_F7R1_FB12_Pos
DECL|CAN_F7R1_FB12|macro|CAN_F7R1_FB12
DECL|CAN_F7R1_FB13_Msk|macro|CAN_F7R1_FB13_Msk
DECL|CAN_F7R1_FB13_Pos|macro|CAN_F7R1_FB13_Pos
DECL|CAN_F7R1_FB13|macro|CAN_F7R1_FB13
DECL|CAN_F7R1_FB14_Msk|macro|CAN_F7R1_FB14_Msk
DECL|CAN_F7R1_FB14_Pos|macro|CAN_F7R1_FB14_Pos
DECL|CAN_F7R1_FB14|macro|CAN_F7R1_FB14
DECL|CAN_F7R1_FB15_Msk|macro|CAN_F7R1_FB15_Msk
DECL|CAN_F7R1_FB15_Pos|macro|CAN_F7R1_FB15_Pos
DECL|CAN_F7R1_FB15|macro|CAN_F7R1_FB15
DECL|CAN_F7R1_FB16_Msk|macro|CAN_F7R1_FB16_Msk
DECL|CAN_F7R1_FB16_Pos|macro|CAN_F7R1_FB16_Pos
DECL|CAN_F7R1_FB16|macro|CAN_F7R1_FB16
DECL|CAN_F7R1_FB17_Msk|macro|CAN_F7R1_FB17_Msk
DECL|CAN_F7R1_FB17_Pos|macro|CAN_F7R1_FB17_Pos
DECL|CAN_F7R1_FB17|macro|CAN_F7R1_FB17
DECL|CAN_F7R1_FB18_Msk|macro|CAN_F7R1_FB18_Msk
DECL|CAN_F7R1_FB18_Pos|macro|CAN_F7R1_FB18_Pos
DECL|CAN_F7R1_FB18|macro|CAN_F7R1_FB18
DECL|CAN_F7R1_FB19_Msk|macro|CAN_F7R1_FB19_Msk
DECL|CAN_F7R1_FB19_Pos|macro|CAN_F7R1_FB19_Pos
DECL|CAN_F7R1_FB19|macro|CAN_F7R1_FB19
DECL|CAN_F7R1_FB1_Msk|macro|CAN_F7R1_FB1_Msk
DECL|CAN_F7R1_FB1_Pos|macro|CAN_F7R1_FB1_Pos
DECL|CAN_F7R1_FB1|macro|CAN_F7R1_FB1
DECL|CAN_F7R1_FB20_Msk|macro|CAN_F7R1_FB20_Msk
DECL|CAN_F7R1_FB20_Pos|macro|CAN_F7R1_FB20_Pos
DECL|CAN_F7R1_FB20|macro|CAN_F7R1_FB20
DECL|CAN_F7R1_FB21_Msk|macro|CAN_F7R1_FB21_Msk
DECL|CAN_F7R1_FB21_Pos|macro|CAN_F7R1_FB21_Pos
DECL|CAN_F7R1_FB21|macro|CAN_F7R1_FB21
DECL|CAN_F7R1_FB22_Msk|macro|CAN_F7R1_FB22_Msk
DECL|CAN_F7R1_FB22_Pos|macro|CAN_F7R1_FB22_Pos
DECL|CAN_F7R1_FB22|macro|CAN_F7R1_FB22
DECL|CAN_F7R1_FB23_Msk|macro|CAN_F7R1_FB23_Msk
DECL|CAN_F7R1_FB23_Pos|macro|CAN_F7R1_FB23_Pos
DECL|CAN_F7R1_FB23|macro|CAN_F7R1_FB23
DECL|CAN_F7R1_FB24_Msk|macro|CAN_F7R1_FB24_Msk
DECL|CAN_F7R1_FB24_Pos|macro|CAN_F7R1_FB24_Pos
DECL|CAN_F7R1_FB24|macro|CAN_F7R1_FB24
DECL|CAN_F7R1_FB25_Msk|macro|CAN_F7R1_FB25_Msk
DECL|CAN_F7R1_FB25_Pos|macro|CAN_F7R1_FB25_Pos
DECL|CAN_F7R1_FB25|macro|CAN_F7R1_FB25
DECL|CAN_F7R1_FB26_Msk|macro|CAN_F7R1_FB26_Msk
DECL|CAN_F7R1_FB26_Pos|macro|CAN_F7R1_FB26_Pos
DECL|CAN_F7R1_FB26|macro|CAN_F7R1_FB26
DECL|CAN_F7R1_FB27_Msk|macro|CAN_F7R1_FB27_Msk
DECL|CAN_F7R1_FB27_Pos|macro|CAN_F7R1_FB27_Pos
DECL|CAN_F7R1_FB27|macro|CAN_F7R1_FB27
DECL|CAN_F7R1_FB28_Msk|macro|CAN_F7R1_FB28_Msk
DECL|CAN_F7R1_FB28_Pos|macro|CAN_F7R1_FB28_Pos
DECL|CAN_F7R1_FB28|macro|CAN_F7R1_FB28
DECL|CAN_F7R1_FB29_Msk|macro|CAN_F7R1_FB29_Msk
DECL|CAN_F7R1_FB29_Pos|macro|CAN_F7R1_FB29_Pos
DECL|CAN_F7R1_FB29|macro|CAN_F7R1_FB29
DECL|CAN_F7R1_FB2_Msk|macro|CAN_F7R1_FB2_Msk
DECL|CAN_F7R1_FB2_Pos|macro|CAN_F7R1_FB2_Pos
DECL|CAN_F7R1_FB2|macro|CAN_F7R1_FB2
DECL|CAN_F7R1_FB30_Msk|macro|CAN_F7R1_FB30_Msk
DECL|CAN_F7R1_FB30_Pos|macro|CAN_F7R1_FB30_Pos
DECL|CAN_F7R1_FB30|macro|CAN_F7R1_FB30
DECL|CAN_F7R1_FB31_Msk|macro|CAN_F7R1_FB31_Msk
DECL|CAN_F7R1_FB31_Pos|macro|CAN_F7R1_FB31_Pos
DECL|CAN_F7R1_FB31|macro|CAN_F7R1_FB31
DECL|CAN_F7R1_FB3_Msk|macro|CAN_F7R1_FB3_Msk
DECL|CAN_F7R1_FB3_Pos|macro|CAN_F7R1_FB3_Pos
DECL|CAN_F7R1_FB3|macro|CAN_F7R1_FB3
DECL|CAN_F7R1_FB4_Msk|macro|CAN_F7R1_FB4_Msk
DECL|CAN_F7R1_FB4_Pos|macro|CAN_F7R1_FB4_Pos
DECL|CAN_F7R1_FB4|macro|CAN_F7R1_FB4
DECL|CAN_F7R1_FB5_Msk|macro|CAN_F7R1_FB5_Msk
DECL|CAN_F7R1_FB5_Pos|macro|CAN_F7R1_FB5_Pos
DECL|CAN_F7R1_FB5|macro|CAN_F7R1_FB5
DECL|CAN_F7R1_FB6_Msk|macro|CAN_F7R1_FB6_Msk
DECL|CAN_F7R1_FB6_Pos|macro|CAN_F7R1_FB6_Pos
DECL|CAN_F7R1_FB6|macro|CAN_F7R1_FB6
DECL|CAN_F7R1_FB7_Msk|macro|CAN_F7R1_FB7_Msk
DECL|CAN_F7R1_FB7_Pos|macro|CAN_F7R1_FB7_Pos
DECL|CAN_F7R1_FB7|macro|CAN_F7R1_FB7
DECL|CAN_F7R1_FB8_Msk|macro|CAN_F7R1_FB8_Msk
DECL|CAN_F7R1_FB8_Pos|macro|CAN_F7R1_FB8_Pos
DECL|CAN_F7R1_FB8|macro|CAN_F7R1_FB8
DECL|CAN_F7R1_FB9_Msk|macro|CAN_F7R1_FB9_Msk
DECL|CAN_F7R1_FB9_Pos|macro|CAN_F7R1_FB9_Pos
DECL|CAN_F7R1_FB9|macro|CAN_F7R1_FB9
DECL|CAN_F7R2_FB0_Msk|macro|CAN_F7R2_FB0_Msk
DECL|CAN_F7R2_FB0_Pos|macro|CAN_F7R2_FB0_Pos
DECL|CAN_F7R2_FB0|macro|CAN_F7R2_FB0
DECL|CAN_F7R2_FB10_Msk|macro|CAN_F7R2_FB10_Msk
DECL|CAN_F7R2_FB10_Pos|macro|CAN_F7R2_FB10_Pos
DECL|CAN_F7R2_FB10|macro|CAN_F7R2_FB10
DECL|CAN_F7R2_FB11_Msk|macro|CAN_F7R2_FB11_Msk
DECL|CAN_F7R2_FB11_Pos|macro|CAN_F7R2_FB11_Pos
DECL|CAN_F7R2_FB11|macro|CAN_F7R2_FB11
DECL|CAN_F7R2_FB12_Msk|macro|CAN_F7R2_FB12_Msk
DECL|CAN_F7R2_FB12_Pos|macro|CAN_F7R2_FB12_Pos
DECL|CAN_F7R2_FB12|macro|CAN_F7R2_FB12
DECL|CAN_F7R2_FB13_Msk|macro|CAN_F7R2_FB13_Msk
DECL|CAN_F7R2_FB13_Pos|macro|CAN_F7R2_FB13_Pos
DECL|CAN_F7R2_FB13|macro|CAN_F7R2_FB13
DECL|CAN_F7R2_FB14_Msk|macro|CAN_F7R2_FB14_Msk
DECL|CAN_F7R2_FB14_Pos|macro|CAN_F7R2_FB14_Pos
DECL|CAN_F7R2_FB14|macro|CAN_F7R2_FB14
DECL|CAN_F7R2_FB15_Msk|macro|CAN_F7R2_FB15_Msk
DECL|CAN_F7R2_FB15_Pos|macro|CAN_F7R2_FB15_Pos
DECL|CAN_F7R2_FB15|macro|CAN_F7R2_FB15
DECL|CAN_F7R2_FB16_Msk|macro|CAN_F7R2_FB16_Msk
DECL|CAN_F7R2_FB16_Pos|macro|CAN_F7R2_FB16_Pos
DECL|CAN_F7R2_FB16|macro|CAN_F7R2_FB16
DECL|CAN_F7R2_FB17_Msk|macro|CAN_F7R2_FB17_Msk
DECL|CAN_F7R2_FB17_Pos|macro|CAN_F7R2_FB17_Pos
DECL|CAN_F7R2_FB17|macro|CAN_F7R2_FB17
DECL|CAN_F7R2_FB18_Msk|macro|CAN_F7R2_FB18_Msk
DECL|CAN_F7R2_FB18_Pos|macro|CAN_F7R2_FB18_Pos
DECL|CAN_F7R2_FB18|macro|CAN_F7R2_FB18
DECL|CAN_F7R2_FB19_Msk|macro|CAN_F7R2_FB19_Msk
DECL|CAN_F7R2_FB19_Pos|macro|CAN_F7R2_FB19_Pos
DECL|CAN_F7R2_FB19|macro|CAN_F7R2_FB19
DECL|CAN_F7R2_FB1_Msk|macro|CAN_F7R2_FB1_Msk
DECL|CAN_F7R2_FB1_Pos|macro|CAN_F7R2_FB1_Pos
DECL|CAN_F7R2_FB1|macro|CAN_F7R2_FB1
DECL|CAN_F7R2_FB20_Msk|macro|CAN_F7R2_FB20_Msk
DECL|CAN_F7R2_FB20_Pos|macro|CAN_F7R2_FB20_Pos
DECL|CAN_F7R2_FB20|macro|CAN_F7R2_FB20
DECL|CAN_F7R2_FB21_Msk|macro|CAN_F7R2_FB21_Msk
DECL|CAN_F7R2_FB21_Pos|macro|CAN_F7R2_FB21_Pos
DECL|CAN_F7R2_FB21|macro|CAN_F7R2_FB21
DECL|CAN_F7R2_FB22_Msk|macro|CAN_F7R2_FB22_Msk
DECL|CAN_F7R2_FB22_Pos|macro|CAN_F7R2_FB22_Pos
DECL|CAN_F7R2_FB22|macro|CAN_F7R2_FB22
DECL|CAN_F7R2_FB23_Msk|macro|CAN_F7R2_FB23_Msk
DECL|CAN_F7R2_FB23_Pos|macro|CAN_F7R2_FB23_Pos
DECL|CAN_F7R2_FB23|macro|CAN_F7R2_FB23
DECL|CAN_F7R2_FB24_Msk|macro|CAN_F7R2_FB24_Msk
DECL|CAN_F7R2_FB24_Pos|macro|CAN_F7R2_FB24_Pos
DECL|CAN_F7R2_FB24|macro|CAN_F7R2_FB24
DECL|CAN_F7R2_FB25_Msk|macro|CAN_F7R2_FB25_Msk
DECL|CAN_F7R2_FB25_Pos|macro|CAN_F7R2_FB25_Pos
DECL|CAN_F7R2_FB25|macro|CAN_F7R2_FB25
DECL|CAN_F7R2_FB26_Msk|macro|CAN_F7R2_FB26_Msk
DECL|CAN_F7R2_FB26_Pos|macro|CAN_F7R2_FB26_Pos
DECL|CAN_F7R2_FB26|macro|CAN_F7R2_FB26
DECL|CAN_F7R2_FB27_Msk|macro|CAN_F7R2_FB27_Msk
DECL|CAN_F7R2_FB27_Pos|macro|CAN_F7R2_FB27_Pos
DECL|CAN_F7R2_FB27|macro|CAN_F7R2_FB27
DECL|CAN_F7R2_FB28_Msk|macro|CAN_F7R2_FB28_Msk
DECL|CAN_F7R2_FB28_Pos|macro|CAN_F7R2_FB28_Pos
DECL|CAN_F7R2_FB28|macro|CAN_F7R2_FB28
DECL|CAN_F7R2_FB29_Msk|macro|CAN_F7R2_FB29_Msk
DECL|CAN_F7R2_FB29_Pos|macro|CAN_F7R2_FB29_Pos
DECL|CAN_F7R2_FB29|macro|CAN_F7R2_FB29
DECL|CAN_F7R2_FB2_Msk|macro|CAN_F7R2_FB2_Msk
DECL|CAN_F7R2_FB2_Pos|macro|CAN_F7R2_FB2_Pos
DECL|CAN_F7R2_FB2|macro|CAN_F7R2_FB2
DECL|CAN_F7R2_FB30_Msk|macro|CAN_F7R2_FB30_Msk
DECL|CAN_F7R2_FB30_Pos|macro|CAN_F7R2_FB30_Pos
DECL|CAN_F7R2_FB30|macro|CAN_F7R2_FB30
DECL|CAN_F7R2_FB31_Msk|macro|CAN_F7R2_FB31_Msk
DECL|CAN_F7R2_FB31_Pos|macro|CAN_F7R2_FB31_Pos
DECL|CAN_F7R2_FB31|macro|CAN_F7R2_FB31
DECL|CAN_F7R2_FB3_Msk|macro|CAN_F7R2_FB3_Msk
DECL|CAN_F7R2_FB3_Pos|macro|CAN_F7R2_FB3_Pos
DECL|CAN_F7R2_FB3|macro|CAN_F7R2_FB3
DECL|CAN_F7R2_FB4_Msk|macro|CAN_F7R2_FB4_Msk
DECL|CAN_F7R2_FB4_Pos|macro|CAN_F7R2_FB4_Pos
DECL|CAN_F7R2_FB4|macro|CAN_F7R2_FB4
DECL|CAN_F7R2_FB5_Msk|macro|CAN_F7R2_FB5_Msk
DECL|CAN_F7R2_FB5_Pos|macro|CAN_F7R2_FB5_Pos
DECL|CAN_F7R2_FB5|macro|CAN_F7R2_FB5
DECL|CAN_F7R2_FB6_Msk|macro|CAN_F7R2_FB6_Msk
DECL|CAN_F7R2_FB6_Pos|macro|CAN_F7R2_FB6_Pos
DECL|CAN_F7R2_FB6|macro|CAN_F7R2_FB6
DECL|CAN_F7R2_FB7_Msk|macro|CAN_F7R2_FB7_Msk
DECL|CAN_F7R2_FB7_Pos|macro|CAN_F7R2_FB7_Pos
DECL|CAN_F7R2_FB7|macro|CAN_F7R2_FB7
DECL|CAN_F7R2_FB8_Msk|macro|CAN_F7R2_FB8_Msk
DECL|CAN_F7R2_FB8_Pos|macro|CAN_F7R2_FB8_Pos
DECL|CAN_F7R2_FB8|macro|CAN_F7R2_FB8
DECL|CAN_F7R2_FB9_Msk|macro|CAN_F7R2_FB9_Msk
DECL|CAN_F7R2_FB9_Pos|macro|CAN_F7R2_FB9_Pos
DECL|CAN_F7R2_FB9|macro|CAN_F7R2_FB9
DECL|CAN_F8R1_FB0_Msk|macro|CAN_F8R1_FB0_Msk
DECL|CAN_F8R1_FB0_Pos|macro|CAN_F8R1_FB0_Pos
DECL|CAN_F8R1_FB0|macro|CAN_F8R1_FB0
DECL|CAN_F8R1_FB10_Msk|macro|CAN_F8R1_FB10_Msk
DECL|CAN_F8R1_FB10_Pos|macro|CAN_F8R1_FB10_Pos
DECL|CAN_F8R1_FB10|macro|CAN_F8R1_FB10
DECL|CAN_F8R1_FB11_Msk|macro|CAN_F8R1_FB11_Msk
DECL|CAN_F8R1_FB11_Pos|macro|CAN_F8R1_FB11_Pos
DECL|CAN_F8R1_FB11|macro|CAN_F8R1_FB11
DECL|CAN_F8R1_FB12_Msk|macro|CAN_F8R1_FB12_Msk
DECL|CAN_F8R1_FB12_Pos|macro|CAN_F8R1_FB12_Pos
DECL|CAN_F8R1_FB12|macro|CAN_F8R1_FB12
DECL|CAN_F8R1_FB13_Msk|macro|CAN_F8R1_FB13_Msk
DECL|CAN_F8R1_FB13_Pos|macro|CAN_F8R1_FB13_Pos
DECL|CAN_F8R1_FB13|macro|CAN_F8R1_FB13
DECL|CAN_F8R1_FB14_Msk|macro|CAN_F8R1_FB14_Msk
DECL|CAN_F8R1_FB14_Pos|macro|CAN_F8R1_FB14_Pos
DECL|CAN_F8R1_FB14|macro|CAN_F8R1_FB14
DECL|CAN_F8R1_FB15_Msk|macro|CAN_F8R1_FB15_Msk
DECL|CAN_F8R1_FB15_Pos|macro|CAN_F8R1_FB15_Pos
DECL|CAN_F8R1_FB15|macro|CAN_F8R1_FB15
DECL|CAN_F8R1_FB16_Msk|macro|CAN_F8R1_FB16_Msk
DECL|CAN_F8R1_FB16_Pos|macro|CAN_F8R1_FB16_Pos
DECL|CAN_F8R1_FB16|macro|CAN_F8R1_FB16
DECL|CAN_F8R1_FB17_Msk|macro|CAN_F8R1_FB17_Msk
DECL|CAN_F8R1_FB17_Pos|macro|CAN_F8R1_FB17_Pos
DECL|CAN_F8R1_FB17|macro|CAN_F8R1_FB17
DECL|CAN_F8R1_FB18_Msk|macro|CAN_F8R1_FB18_Msk
DECL|CAN_F8R1_FB18_Pos|macro|CAN_F8R1_FB18_Pos
DECL|CAN_F8R1_FB18|macro|CAN_F8R1_FB18
DECL|CAN_F8R1_FB19_Msk|macro|CAN_F8R1_FB19_Msk
DECL|CAN_F8R1_FB19_Pos|macro|CAN_F8R1_FB19_Pos
DECL|CAN_F8R1_FB19|macro|CAN_F8R1_FB19
DECL|CAN_F8R1_FB1_Msk|macro|CAN_F8R1_FB1_Msk
DECL|CAN_F8R1_FB1_Pos|macro|CAN_F8R1_FB1_Pos
DECL|CAN_F8R1_FB1|macro|CAN_F8R1_FB1
DECL|CAN_F8R1_FB20_Msk|macro|CAN_F8R1_FB20_Msk
DECL|CAN_F8R1_FB20_Pos|macro|CAN_F8R1_FB20_Pos
DECL|CAN_F8R1_FB20|macro|CAN_F8R1_FB20
DECL|CAN_F8R1_FB21_Msk|macro|CAN_F8R1_FB21_Msk
DECL|CAN_F8R1_FB21_Pos|macro|CAN_F8R1_FB21_Pos
DECL|CAN_F8R1_FB21|macro|CAN_F8R1_FB21
DECL|CAN_F8R1_FB22_Msk|macro|CAN_F8R1_FB22_Msk
DECL|CAN_F8R1_FB22_Pos|macro|CAN_F8R1_FB22_Pos
DECL|CAN_F8R1_FB22|macro|CAN_F8R1_FB22
DECL|CAN_F8R1_FB23_Msk|macro|CAN_F8R1_FB23_Msk
DECL|CAN_F8R1_FB23_Pos|macro|CAN_F8R1_FB23_Pos
DECL|CAN_F8R1_FB23|macro|CAN_F8R1_FB23
DECL|CAN_F8R1_FB24_Msk|macro|CAN_F8R1_FB24_Msk
DECL|CAN_F8R1_FB24_Pos|macro|CAN_F8R1_FB24_Pos
DECL|CAN_F8R1_FB24|macro|CAN_F8R1_FB24
DECL|CAN_F8R1_FB25_Msk|macro|CAN_F8R1_FB25_Msk
DECL|CAN_F8R1_FB25_Pos|macro|CAN_F8R1_FB25_Pos
DECL|CAN_F8R1_FB25|macro|CAN_F8R1_FB25
DECL|CAN_F8R1_FB26_Msk|macro|CAN_F8R1_FB26_Msk
DECL|CAN_F8R1_FB26_Pos|macro|CAN_F8R1_FB26_Pos
DECL|CAN_F8R1_FB26|macro|CAN_F8R1_FB26
DECL|CAN_F8R1_FB27_Msk|macro|CAN_F8R1_FB27_Msk
DECL|CAN_F8R1_FB27_Pos|macro|CAN_F8R1_FB27_Pos
DECL|CAN_F8R1_FB27|macro|CAN_F8R1_FB27
DECL|CAN_F8R1_FB28_Msk|macro|CAN_F8R1_FB28_Msk
DECL|CAN_F8R1_FB28_Pos|macro|CAN_F8R1_FB28_Pos
DECL|CAN_F8R1_FB28|macro|CAN_F8R1_FB28
DECL|CAN_F8R1_FB29_Msk|macro|CAN_F8R1_FB29_Msk
DECL|CAN_F8R1_FB29_Pos|macro|CAN_F8R1_FB29_Pos
DECL|CAN_F8R1_FB29|macro|CAN_F8R1_FB29
DECL|CAN_F8R1_FB2_Msk|macro|CAN_F8R1_FB2_Msk
DECL|CAN_F8R1_FB2_Pos|macro|CAN_F8R1_FB2_Pos
DECL|CAN_F8R1_FB2|macro|CAN_F8R1_FB2
DECL|CAN_F8R1_FB30_Msk|macro|CAN_F8R1_FB30_Msk
DECL|CAN_F8R1_FB30_Pos|macro|CAN_F8R1_FB30_Pos
DECL|CAN_F8R1_FB30|macro|CAN_F8R1_FB30
DECL|CAN_F8R1_FB31_Msk|macro|CAN_F8R1_FB31_Msk
DECL|CAN_F8R1_FB31_Pos|macro|CAN_F8R1_FB31_Pos
DECL|CAN_F8R1_FB31|macro|CAN_F8R1_FB31
DECL|CAN_F8R1_FB3_Msk|macro|CAN_F8R1_FB3_Msk
DECL|CAN_F8R1_FB3_Pos|macro|CAN_F8R1_FB3_Pos
DECL|CAN_F8R1_FB3|macro|CAN_F8R1_FB3
DECL|CAN_F8R1_FB4_Msk|macro|CAN_F8R1_FB4_Msk
DECL|CAN_F8R1_FB4_Pos|macro|CAN_F8R1_FB4_Pos
DECL|CAN_F8R1_FB4|macro|CAN_F8R1_FB4
DECL|CAN_F8R1_FB5_Msk|macro|CAN_F8R1_FB5_Msk
DECL|CAN_F8R1_FB5_Pos|macro|CAN_F8R1_FB5_Pos
DECL|CAN_F8R1_FB5|macro|CAN_F8R1_FB5
DECL|CAN_F8R1_FB6_Msk|macro|CAN_F8R1_FB6_Msk
DECL|CAN_F8R1_FB6_Pos|macro|CAN_F8R1_FB6_Pos
DECL|CAN_F8R1_FB6|macro|CAN_F8R1_FB6
DECL|CAN_F8R1_FB7_Msk|macro|CAN_F8R1_FB7_Msk
DECL|CAN_F8R1_FB7_Pos|macro|CAN_F8R1_FB7_Pos
DECL|CAN_F8R1_FB7|macro|CAN_F8R1_FB7
DECL|CAN_F8R1_FB8_Msk|macro|CAN_F8R1_FB8_Msk
DECL|CAN_F8R1_FB8_Pos|macro|CAN_F8R1_FB8_Pos
DECL|CAN_F8R1_FB8|macro|CAN_F8R1_FB8
DECL|CAN_F8R1_FB9_Msk|macro|CAN_F8R1_FB9_Msk
DECL|CAN_F8R1_FB9_Pos|macro|CAN_F8R1_FB9_Pos
DECL|CAN_F8R1_FB9|macro|CAN_F8R1_FB9
DECL|CAN_F8R2_FB0_Msk|macro|CAN_F8R2_FB0_Msk
DECL|CAN_F8R2_FB0_Pos|macro|CAN_F8R2_FB0_Pos
DECL|CAN_F8R2_FB0|macro|CAN_F8R2_FB0
DECL|CAN_F8R2_FB10_Msk|macro|CAN_F8R2_FB10_Msk
DECL|CAN_F8R2_FB10_Pos|macro|CAN_F8R2_FB10_Pos
DECL|CAN_F8R2_FB10|macro|CAN_F8R2_FB10
DECL|CAN_F8R2_FB11_Msk|macro|CAN_F8R2_FB11_Msk
DECL|CAN_F8R2_FB11_Pos|macro|CAN_F8R2_FB11_Pos
DECL|CAN_F8R2_FB11|macro|CAN_F8R2_FB11
DECL|CAN_F8R2_FB12_Msk|macro|CAN_F8R2_FB12_Msk
DECL|CAN_F8R2_FB12_Pos|macro|CAN_F8R2_FB12_Pos
DECL|CAN_F8R2_FB12|macro|CAN_F8R2_FB12
DECL|CAN_F8R2_FB13_Msk|macro|CAN_F8R2_FB13_Msk
DECL|CAN_F8R2_FB13_Pos|macro|CAN_F8R2_FB13_Pos
DECL|CAN_F8R2_FB13|macro|CAN_F8R2_FB13
DECL|CAN_F8R2_FB14_Msk|macro|CAN_F8R2_FB14_Msk
DECL|CAN_F8R2_FB14_Pos|macro|CAN_F8R2_FB14_Pos
DECL|CAN_F8R2_FB14|macro|CAN_F8R2_FB14
DECL|CAN_F8R2_FB15_Msk|macro|CAN_F8R2_FB15_Msk
DECL|CAN_F8R2_FB15_Pos|macro|CAN_F8R2_FB15_Pos
DECL|CAN_F8R2_FB15|macro|CAN_F8R2_FB15
DECL|CAN_F8R2_FB16_Msk|macro|CAN_F8R2_FB16_Msk
DECL|CAN_F8R2_FB16_Pos|macro|CAN_F8R2_FB16_Pos
DECL|CAN_F8R2_FB16|macro|CAN_F8R2_FB16
DECL|CAN_F8R2_FB17_Msk|macro|CAN_F8R2_FB17_Msk
DECL|CAN_F8R2_FB17_Pos|macro|CAN_F8R2_FB17_Pos
DECL|CAN_F8R2_FB17|macro|CAN_F8R2_FB17
DECL|CAN_F8R2_FB18_Msk|macro|CAN_F8R2_FB18_Msk
DECL|CAN_F8R2_FB18_Pos|macro|CAN_F8R2_FB18_Pos
DECL|CAN_F8R2_FB18|macro|CAN_F8R2_FB18
DECL|CAN_F8R2_FB19_Msk|macro|CAN_F8R2_FB19_Msk
DECL|CAN_F8R2_FB19_Pos|macro|CAN_F8R2_FB19_Pos
DECL|CAN_F8R2_FB19|macro|CAN_F8R2_FB19
DECL|CAN_F8R2_FB1_Msk|macro|CAN_F8R2_FB1_Msk
DECL|CAN_F8R2_FB1_Pos|macro|CAN_F8R2_FB1_Pos
DECL|CAN_F8R2_FB1|macro|CAN_F8R2_FB1
DECL|CAN_F8R2_FB20_Msk|macro|CAN_F8R2_FB20_Msk
DECL|CAN_F8R2_FB20_Pos|macro|CAN_F8R2_FB20_Pos
DECL|CAN_F8R2_FB20|macro|CAN_F8R2_FB20
DECL|CAN_F8R2_FB21_Msk|macro|CAN_F8R2_FB21_Msk
DECL|CAN_F8R2_FB21_Pos|macro|CAN_F8R2_FB21_Pos
DECL|CAN_F8R2_FB21|macro|CAN_F8R2_FB21
DECL|CAN_F8R2_FB22_Msk|macro|CAN_F8R2_FB22_Msk
DECL|CAN_F8R2_FB22_Pos|macro|CAN_F8R2_FB22_Pos
DECL|CAN_F8R2_FB22|macro|CAN_F8R2_FB22
DECL|CAN_F8R2_FB23_Msk|macro|CAN_F8R2_FB23_Msk
DECL|CAN_F8R2_FB23_Pos|macro|CAN_F8R2_FB23_Pos
DECL|CAN_F8R2_FB23|macro|CAN_F8R2_FB23
DECL|CAN_F8R2_FB24_Msk|macro|CAN_F8R2_FB24_Msk
DECL|CAN_F8R2_FB24_Pos|macro|CAN_F8R2_FB24_Pos
DECL|CAN_F8R2_FB24|macro|CAN_F8R2_FB24
DECL|CAN_F8R2_FB25_Msk|macro|CAN_F8R2_FB25_Msk
DECL|CAN_F8R2_FB25_Pos|macro|CAN_F8R2_FB25_Pos
DECL|CAN_F8R2_FB25|macro|CAN_F8R2_FB25
DECL|CAN_F8R2_FB26_Msk|macro|CAN_F8R2_FB26_Msk
DECL|CAN_F8R2_FB26_Pos|macro|CAN_F8R2_FB26_Pos
DECL|CAN_F8R2_FB26|macro|CAN_F8R2_FB26
DECL|CAN_F8R2_FB27_Msk|macro|CAN_F8R2_FB27_Msk
DECL|CAN_F8R2_FB27_Pos|macro|CAN_F8R2_FB27_Pos
DECL|CAN_F8R2_FB27|macro|CAN_F8R2_FB27
DECL|CAN_F8R2_FB28_Msk|macro|CAN_F8R2_FB28_Msk
DECL|CAN_F8R2_FB28_Pos|macro|CAN_F8R2_FB28_Pos
DECL|CAN_F8R2_FB28|macro|CAN_F8R2_FB28
DECL|CAN_F8R2_FB29_Msk|macro|CAN_F8R2_FB29_Msk
DECL|CAN_F8R2_FB29_Pos|macro|CAN_F8R2_FB29_Pos
DECL|CAN_F8R2_FB29|macro|CAN_F8R2_FB29
DECL|CAN_F8R2_FB2_Msk|macro|CAN_F8R2_FB2_Msk
DECL|CAN_F8R2_FB2_Pos|macro|CAN_F8R2_FB2_Pos
DECL|CAN_F8R2_FB2|macro|CAN_F8R2_FB2
DECL|CAN_F8R2_FB30_Msk|macro|CAN_F8R2_FB30_Msk
DECL|CAN_F8R2_FB30_Pos|macro|CAN_F8R2_FB30_Pos
DECL|CAN_F8R2_FB30|macro|CAN_F8R2_FB30
DECL|CAN_F8R2_FB31_Msk|macro|CAN_F8R2_FB31_Msk
DECL|CAN_F8R2_FB31_Pos|macro|CAN_F8R2_FB31_Pos
DECL|CAN_F8R2_FB31|macro|CAN_F8R2_FB31
DECL|CAN_F8R2_FB3_Msk|macro|CAN_F8R2_FB3_Msk
DECL|CAN_F8R2_FB3_Pos|macro|CAN_F8R2_FB3_Pos
DECL|CAN_F8R2_FB3|macro|CAN_F8R2_FB3
DECL|CAN_F8R2_FB4_Msk|macro|CAN_F8R2_FB4_Msk
DECL|CAN_F8R2_FB4_Pos|macro|CAN_F8R2_FB4_Pos
DECL|CAN_F8R2_FB4|macro|CAN_F8R2_FB4
DECL|CAN_F8R2_FB5_Msk|macro|CAN_F8R2_FB5_Msk
DECL|CAN_F8R2_FB5_Pos|macro|CAN_F8R2_FB5_Pos
DECL|CAN_F8R2_FB5|macro|CAN_F8R2_FB5
DECL|CAN_F8R2_FB6_Msk|macro|CAN_F8R2_FB6_Msk
DECL|CAN_F8R2_FB6_Pos|macro|CAN_F8R2_FB6_Pos
DECL|CAN_F8R2_FB6|macro|CAN_F8R2_FB6
DECL|CAN_F8R2_FB7_Msk|macro|CAN_F8R2_FB7_Msk
DECL|CAN_F8R2_FB7_Pos|macro|CAN_F8R2_FB7_Pos
DECL|CAN_F8R2_FB7|macro|CAN_F8R2_FB7
DECL|CAN_F8R2_FB8_Msk|macro|CAN_F8R2_FB8_Msk
DECL|CAN_F8R2_FB8_Pos|macro|CAN_F8R2_FB8_Pos
DECL|CAN_F8R2_FB8|macro|CAN_F8R2_FB8
DECL|CAN_F8R2_FB9_Msk|macro|CAN_F8R2_FB9_Msk
DECL|CAN_F8R2_FB9_Pos|macro|CAN_F8R2_FB9_Pos
DECL|CAN_F8R2_FB9|macro|CAN_F8R2_FB9
DECL|CAN_F9R1_FB0_Msk|macro|CAN_F9R1_FB0_Msk
DECL|CAN_F9R1_FB0_Pos|macro|CAN_F9R1_FB0_Pos
DECL|CAN_F9R1_FB0|macro|CAN_F9R1_FB0
DECL|CAN_F9R1_FB10_Msk|macro|CAN_F9R1_FB10_Msk
DECL|CAN_F9R1_FB10_Pos|macro|CAN_F9R1_FB10_Pos
DECL|CAN_F9R1_FB10|macro|CAN_F9R1_FB10
DECL|CAN_F9R1_FB11_Msk|macro|CAN_F9R1_FB11_Msk
DECL|CAN_F9R1_FB11_Pos|macro|CAN_F9R1_FB11_Pos
DECL|CAN_F9R1_FB11|macro|CAN_F9R1_FB11
DECL|CAN_F9R1_FB12_Msk|macro|CAN_F9R1_FB12_Msk
DECL|CAN_F9R1_FB12_Pos|macro|CAN_F9R1_FB12_Pos
DECL|CAN_F9R1_FB12|macro|CAN_F9R1_FB12
DECL|CAN_F9R1_FB13_Msk|macro|CAN_F9R1_FB13_Msk
DECL|CAN_F9R1_FB13_Pos|macro|CAN_F9R1_FB13_Pos
DECL|CAN_F9R1_FB13|macro|CAN_F9R1_FB13
DECL|CAN_F9R1_FB14_Msk|macro|CAN_F9R1_FB14_Msk
DECL|CAN_F9R1_FB14_Pos|macro|CAN_F9R1_FB14_Pos
DECL|CAN_F9R1_FB14|macro|CAN_F9R1_FB14
DECL|CAN_F9R1_FB15_Msk|macro|CAN_F9R1_FB15_Msk
DECL|CAN_F9R1_FB15_Pos|macro|CAN_F9R1_FB15_Pos
DECL|CAN_F9R1_FB15|macro|CAN_F9R1_FB15
DECL|CAN_F9R1_FB16_Msk|macro|CAN_F9R1_FB16_Msk
DECL|CAN_F9R1_FB16_Pos|macro|CAN_F9R1_FB16_Pos
DECL|CAN_F9R1_FB16|macro|CAN_F9R1_FB16
DECL|CAN_F9R1_FB17_Msk|macro|CAN_F9R1_FB17_Msk
DECL|CAN_F9R1_FB17_Pos|macro|CAN_F9R1_FB17_Pos
DECL|CAN_F9R1_FB17|macro|CAN_F9R1_FB17
DECL|CAN_F9R1_FB18_Msk|macro|CAN_F9R1_FB18_Msk
DECL|CAN_F9R1_FB18_Pos|macro|CAN_F9R1_FB18_Pos
DECL|CAN_F9R1_FB18|macro|CAN_F9R1_FB18
DECL|CAN_F9R1_FB19_Msk|macro|CAN_F9R1_FB19_Msk
DECL|CAN_F9R1_FB19_Pos|macro|CAN_F9R1_FB19_Pos
DECL|CAN_F9R1_FB19|macro|CAN_F9R1_FB19
DECL|CAN_F9R1_FB1_Msk|macro|CAN_F9R1_FB1_Msk
DECL|CAN_F9R1_FB1_Pos|macro|CAN_F9R1_FB1_Pos
DECL|CAN_F9R1_FB1|macro|CAN_F9R1_FB1
DECL|CAN_F9R1_FB20_Msk|macro|CAN_F9R1_FB20_Msk
DECL|CAN_F9R1_FB20_Pos|macro|CAN_F9R1_FB20_Pos
DECL|CAN_F9R1_FB20|macro|CAN_F9R1_FB20
DECL|CAN_F9R1_FB21_Msk|macro|CAN_F9R1_FB21_Msk
DECL|CAN_F9R1_FB21_Pos|macro|CAN_F9R1_FB21_Pos
DECL|CAN_F9R1_FB21|macro|CAN_F9R1_FB21
DECL|CAN_F9R1_FB22_Msk|macro|CAN_F9R1_FB22_Msk
DECL|CAN_F9R1_FB22_Pos|macro|CAN_F9R1_FB22_Pos
DECL|CAN_F9R1_FB22|macro|CAN_F9R1_FB22
DECL|CAN_F9R1_FB23_Msk|macro|CAN_F9R1_FB23_Msk
DECL|CAN_F9R1_FB23_Pos|macro|CAN_F9R1_FB23_Pos
DECL|CAN_F9R1_FB23|macro|CAN_F9R1_FB23
DECL|CAN_F9R1_FB24_Msk|macro|CAN_F9R1_FB24_Msk
DECL|CAN_F9R1_FB24_Pos|macro|CAN_F9R1_FB24_Pos
DECL|CAN_F9R1_FB24|macro|CAN_F9R1_FB24
DECL|CAN_F9R1_FB25_Msk|macro|CAN_F9R1_FB25_Msk
DECL|CAN_F9R1_FB25_Pos|macro|CAN_F9R1_FB25_Pos
DECL|CAN_F9R1_FB25|macro|CAN_F9R1_FB25
DECL|CAN_F9R1_FB26_Msk|macro|CAN_F9R1_FB26_Msk
DECL|CAN_F9R1_FB26_Pos|macro|CAN_F9R1_FB26_Pos
DECL|CAN_F9R1_FB26|macro|CAN_F9R1_FB26
DECL|CAN_F9R1_FB27_Msk|macro|CAN_F9R1_FB27_Msk
DECL|CAN_F9R1_FB27_Pos|macro|CAN_F9R1_FB27_Pos
DECL|CAN_F9R1_FB27|macro|CAN_F9R1_FB27
DECL|CAN_F9R1_FB28_Msk|macro|CAN_F9R1_FB28_Msk
DECL|CAN_F9R1_FB28_Pos|macro|CAN_F9R1_FB28_Pos
DECL|CAN_F9R1_FB28|macro|CAN_F9R1_FB28
DECL|CAN_F9R1_FB29_Msk|macro|CAN_F9R1_FB29_Msk
DECL|CAN_F9R1_FB29_Pos|macro|CAN_F9R1_FB29_Pos
DECL|CAN_F9R1_FB29|macro|CAN_F9R1_FB29
DECL|CAN_F9R1_FB2_Msk|macro|CAN_F9R1_FB2_Msk
DECL|CAN_F9R1_FB2_Pos|macro|CAN_F9R1_FB2_Pos
DECL|CAN_F9R1_FB2|macro|CAN_F9R1_FB2
DECL|CAN_F9R1_FB30_Msk|macro|CAN_F9R1_FB30_Msk
DECL|CAN_F9R1_FB30_Pos|macro|CAN_F9R1_FB30_Pos
DECL|CAN_F9R1_FB30|macro|CAN_F9R1_FB30
DECL|CAN_F9R1_FB31_Msk|macro|CAN_F9R1_FB31_Msk
DECL|CAN_F9R1_FB31_Pos|macro|CAN_F9R1_FB31_Pos
DECL|CAN_F9R1_FB31|macro|CAN_F9R1_FB31
DECL|CAN_F9R1_FB3_Msk|macro|CAN_F9R1_FB3_Msk
DECL|CAN_F9R1_FB3_Pos|macro|CAN_F9R1_FB3_Pos
DECL|CAN_F9R1_FB3|macro|CAN_F9R1_FB3
DECL|CAN_F9R1_FB4_Msk|macro|CAN_F9R1_FB4_Msk
DECL|CAN_F9R1_FB4_Pos|macro|CAN_F9R1_FB4_Pos
DECL|CAN_F9R1_FB4|macro|CAN_F9R1_FB4
DECL|CAN_F9R1_FB5_Msk|macro|CAN_F9R1_FB5_Msk
DECL|CAN_F9R1_FB5_Pos|macro|CAN_F9R1_FB5_Pos
DECL|CAN_F9R1_FB5|macro|CAN_F9R1_FB5
DECL|CAN_F9R1_FB6_Msk|macro|CAN_F9R1_FB6_Msk
DECL|CAN_F9R1_FB6_Pos|macro|CAN_F9R1_FB6_Pos
DECL|CAN_F9R1_FB6|macro|CAN_F9R1_FB6
DECL|CAN_F9R1_FB7_Msk|macro|CAN_F9R1_FB7_Msk
DECL|CAN_F9R1_FB7_Pos|macro|CAN_F9R1_FB7_Pos
DECL|CAN_F9R1_FB7|macro|CAN_F9R1_FB7
DECL|CAN_F9R1_FB8_Msk|macro|CAN_F9R1_FB8_Msk
DECL|CAN_F9R1_FB8_Pos|macro|CAN_F9R1_FB8_Pos
DECL|CAN_F9R1_FB8|macro|CAN_F9R1_FB8
DECL|CAN_F9R1_FB9_Msk|macro|CAN_F9R1_FB9_Msk
DECL|CAN_F9R1_FB9_Pos|macro|CAN_F9R1_FB9_Pos
DECL|CAN_F9R1_FB9|macro|CAN_F9R1_FB9
DECL|CAN_F9R2_FB0_Msk|macro|CAN_F9R2_FB0_Msk
DECL|CAN_F9R2_FB0_Pos|macro|CAN_F9R2_FB0_Pos
DECL|CAN_F9R2_FB0|macro|CAN_F9R2_FB0
DECL|CAN_F9R2_FB10_Msk|macro|CAN_F9R2_FB10_Msk
DECL|CAN_F9R2_FB10_Pos|macro|CAN_F9R2_FB10_Pos
DECL|CAN_F9R2_FB10|macro|CAN_F9R2_FB10
DECL|CAN_F9R2_FB11_Msk|macro|CAN_F9R2_FB11_Msk
DECL|CAN_F9R2_FB11_Pos|macro|CAN_F9R2_FB11_Pos
DECL|CAN_F9R2_FB11|macro|CAN_F9R2_FB11
DECL|CAN_F9R2_FB12_Msk|macro|CAN_F9R2_FB12_Msk
DECL|CAN_F9R2_FB12_Pos|macro|CAN_F9R2_FB12_Pos
DECL|CAN_F9R2_FB12|macro|CAN_F9R2_FB12
DECL|CAN_F9R2_FB13_Msk|macro|CAN_F9R2_FB13_Msk
DECL|CAN_F9R2_FB13_Pos|macro|CAN_F9R2_FB13_Pos
DECL|CAN_F9R2_FB13|macro|CAN_F9R2_FB13
DECL|CAN_F9R2_FB14_Msk|macro|CAN_F9R2_FB14_Msk
DECL|CAN_F9R2_FB14_Pos|macro|CAN_F9R2_FB14_Pos
DECL|CAN_F9R2_FB14|macro|CAN_F9R2_FB14
DECL|CAN_F9R2_FB15_Msk|macro|CAN_F9R2_FB15_Msk
DECL|CAN_F9R2_FB15_Pos|macro|CAN_F9R2_FB15_Pos
DECL|CAN_F9R2_FB15|macro|CAN_F9R2_FB15
DECL|CAN_F9R2_FB16_Msk|macro|CAN_F9R2_FB16_Msk
DECL|CAN_F9R2_FB16_Pos|macro|CAN_F9R2_FB16_Pos
DECL|CAN_F9R2_FB16|macro|CAN_F9R2_FB16
DECL|CAN_F9R2_FB17_Msk|macro|CAN_F9R2_FB17_Msk
DECL|CAN_F9R2_FB17_Pos|macro|CAN_F9R2_FB17_Pos
DECL|CAN_F9R2_FB17|macro|CAN_F9R2_FB17
DECL|CAN_F9R2_FB18_Msk|macro|CAN_F9R2_FB18_Msk
DECL|CAN_F9R2_FB18_Pos|macro|CAN_F9R2_FB18_Pos
DECL|CAN_F9R2_FB18|macro|CAN_F9R2_FB18
DECL|CAN_F9R2_FB19_Msk|macro|CAN_F9R2_FB19_Msk
DECL|CAN_F9R2_FB19_Pos|macro|CAN_F9R2_FB19_Pos
DECL|CAN_F9R2_FB19|macro|CAN_F9R2_FB19
DECL|CAN_F9R2_FB1_Msk|macro|CAN_F9R2_FB1_Msk
DECL|CAN_F9R2_FB1_Pos|macro|CAN_F9R2_FB1_Pos
DECL|CAN_F9R2_FB1|macro|CAN_F9R2_FB1
DECL|CAN_F9R2_FB20_Msk|macro|CAN_F9R2_FB20_Msk
DECL|CAN_F9R2_FB20_Pos|macro|CAN_F9R2_FB20_Pos
DECL|CAN_F9R2_FB20|macro|CAN_F9R2_FB20
DECL|CAN_F9R2_FB21_Msk|macro|CAN_F9R2_FB21_Msk
DECL|CAN_F9R2_FB21_Pos|macro|CAN_F9R2_FB21_Pos
DECL|CAN_F9R2_FB21|macro|CAN_F9R2_FB21
DECL|CAN_F9R2_FB22_Msk|macro|CAN_F9R2_FB22_Msk
DECL|CAN_F9R2_FB22_Pos|macro|CAN_F9R2_FB22_Pos
DECL|CAN_F9R2_FB22|macro|CAN_F9R2_FB22
DECL|CAN_F9R2_FB23_Msk|macro|CAN_F9R2_FB23_Msk
DECL|CAN_F9R2_FB23_Pos|macro|CAN_F9R2_FB23_Pos
DECL|CAN_F9R2_FB23|macro|CAN_F9R2_FB23
DECL|CAN_F9R2_FB24_Msk|macro|CAN_F9R2_FB24_Msk
DECL|CAN_F9R2_FB24_Pos|macro|CAN_F9R2_FB24_Pos
DECL|CAN_F9R2_FB24|macro|CAN_F9R2_FB24
DECL|CAN_F9R2_FB25_Msk|macro|CAN_F9R2_FB25_Msk
DECL|CAN_F9R2_FB25_Pos|macro|CAN_F9R2_FB25_Pos
DECL|CAN_F9R2_FB25|macro|CAN_F9R2_FB25
DECL|CAN_F9R2_FB26_Msk|macro|CAN_F9R2_FB26_Msk
DECL|CAN_F9R2_FB26_Pos|macro|CAN_F9R2_FB26_Pos
DECL|CAN_F9R2_FB26|macro|CAN_F9R2_FB26
DECL|CAN_F9R2_FB27_Msk|macro|CAN_F9R2_FB27_Msk
DECL|CAN_F9R2_FB27_Pos|macro|CAN_F9R2_FB27_Pos
DECL|CAN_F9R2_FB27|macro|CAN_F9R2_FB27
DECL|CAN_F9R2_FB28_Msk|macro|CAN_F9R2_FB28_Msk
DECL|CAN_F9R2_FB28_Pos|macro|CAN_F9R2_FB28_Pos
DECL|CAN_F9R2_FB28|macro|CAN_F9R2_FB28
DECL|CAN_F9R2_FB29_Msk|macro|CAN_F9R2_FB29_Msk
DECL|CAN_F9R2_FB29_Pos|macro|CAN_F9R2_FB29_Pos
DECL|CAN_F9R2_FB29|macro|CAN_F9R2_FB29
DECL|CAN_F9R2_FB2_Msk|macro|CAN_F9R2_FB2_Msk
DECL|CAN_F9R2_FB2_Pos|macro|CAN_F9R2_FB2_Pos
DECL|CAN_F9R2_FB2|macro|CAN_F9R2_FB2
DECL|CAN_F9R2_FB30_Msk|macro|CAN_F9R2_FB30_Msk
DECL|CAN_F9R2_FB30_Pos|macro|CAN_F9R2_FB30_Pos
DECL|CAN_F9R2_FB30|macro|CAN_F9R2_FB30
DECL|CAN_F9R2_FB31_Msk|macro|CAN_F9R2_FB31_Msk
DECL|CAN_F9R2_FB31_Pos|macro|CAN_F9R2_FB31_Pos
DECL|CAN_F9R2_FB31|macro|CAN_F9R2_FB31
DECL|CAN_F9R2_FB3_Msk|macro|CAN_F9R2_FB3_Msk
DECL|CAN_F9R2_FB3_Pos|macro|CAN_F9R2_FB3_Pos
DECL|CAN_F9R2_FB3|macro|CAN_F9R2_FB3
DECL|CAN_F9R2_FB4_Msk|macro|CAN_F9R2_FB4_Msk
DECL|CAN_F9R2_FB4_Pos|macro|CAN_F9R2_FB4_Pos
DECL|CAN_F9R2_FB4|macro|CAN_F9R2_FB4
DECL|CAN_F9R2_FB5_Msk|macro|CAN_F9R2_FB5_Msk
DECL|CAN_F9R2_FB5_Pos|macro|CAN_F9R2_FB5_Pos
DECL|CAN_F9R2_FB5|macro|CAN_F9R2_FB5
DECL|CAN_F9R2_FB6_Msk|macro|CAN_F9R2_FB6_Msk
DECL|CAN_F9R2_FB6_Pos|macro|CAN_F9R2_FB6_Pos
DECL|CAN_F9R2_FB6|macro|CAN_F9R2_FB6
DECL|CAN_F9R2_FB7_Msk|macro|CAN_F9R2_FB7_Msk
DECL|CAN_F9R2_FB7_Pos|macro|CAN_F9R2_FB7_Pos
DECL|CAN_F9R2_FB7|macro|CAN_F9R2_FB7
DECL|CAN_F9R2_FB8_Msk|macro|CAN_F9R2_FB8_Msk
DECL|CAN_F9R2_FB8_Pos|macro|CAN_F9R2_FB8_Pos
DECL|CAN_F9R2_FB8|macro|CAN_F9R2_FB8
DECL|CAN_F9R2_FB9_Msk|macro|CAN_F9R2_FB9_Msk
DECL|CAN_F9R2_FB9_Pos|macro|CAN_F9R2_FB9_Pos
DECL|CAN_F9R2_FB9|macro|CAN_F9R2_FB9
DECL|CAN_FA1R_FACT0_Msk|macro|CAN_FA1R_FACT0_Msk
DECL|CAN_FA1R_FACT0_Pos|macro|CAN_FA1R_FACT0_Pos
DECL|CAN_FA1R_FACT0|macro|CAN_FA1R_FACT0
DECL|CAN_FA1R_FACT10_Msk|macro|CAN_FA1R_FACT10_Msk
DECL|CAN_FA1R_FACT10_Pos|macro|CAN_FA1R_FACT10_Pos
DECL|CAN_FA1R_FACT10|macro|CAN_FA1R_FACT10
DECL|CAN_FA1R_FACT11_Msk|macro|CAN_FA1R_FACT11_Msk
DECL|CAN_FA1R_FACT11_Pos|macro|CAN_FA1R_FACT11_Pos
DECL|CAN_FA1R_FACT11|macro|CAN_FA1R_FACT11
DECL|CAN_FA1R_FACT12_Msk|macro|CAN_FA1R_FACT12_Msk
DECL|CAN_FA1R_FACT12_Pos|macro|CAN_FA1R_FACT12_Pos
DECL|CAN_FA1R_FACT12|macro|CAN_FA1R_FACT12
DECL|CAN_FA1R_FACT13_Msk|macro|CAN_FA1R_FACT13_Msk
DECL|CAN_FA1R_FACT13_Pos|macro|CAN_FA1R_FACT13_Pos
DECL|CAN_FA1R_FACT13|macro|CAN_FA1R_FACT13
DECL|CAN_FA1R_FACT14_Msk|macro|CAN_FA1R_FACT14_Msk
DECL|CAN_FA1R_FACT14_Pos|macro|CAN_FA1R_FACT14_Pos
DECL|CAN_FA1R_FACT14|macro|CAN_FA1R_FACT14
DECL|CAN_FA1R_FACT15_Msk|macro|CAN_FA1R_FACT15_Msk
DECL|CAN_FA1R_FACT15_Pos|macro|CAN_FA1R_FACT15_Pos
DECL|CAN_FA1R_FACT15|macro|CAN_FA1R_FACT15
DECL|CAN_FA1R_FACT16_Msk|macro|CAN_FA1R_FACT16_Msk
DECL|CAN_FA1R_FACT16_Pos|macro|CAN_FA1R_FACT16_Pos
DECL|CAN_FA1R_FACT16|macro|CAN_FA1R_FACT16
DECL|CAN_FA1R_FACT17_Msk|macro|CAN_FA1R_FACT17_Msk
DECL|CAN_FA1R_FACT17_Pos|macro|CAN_FA1R_FACT17_Pos
DECL|CAN_FA1R_FACT17|macro|CAN_FA1R_FACT17
DECL|CAN_FA1R_FACT18_Msk|macro|CAN_FA1R_FACT18_Msk
DECL|CAN_FA1R_FACT18_Pos|macro|CAN_FA1R_FACT18_Pos
DECL|CAN_FA1R_FACT18|macro|CAN_FA1R_FACT18
DECL|CAN_FA1R_FACT19_Msk|macro|CAN_FA1R_FACT19_Msk
DECL|CAN_FA1R_FACT19_Pos|macro|CAN_FA1R_FACT19_Pos
DECL|CAN_FA1R_FACT19|macro|CAN_FA1R_FACT19
DECL|CAN_FA1R_FACT1_Msk|macro|CAN_FA1R_FACT1_Msk
DECL|CAN_FA1R_FACT1_Pos|macro|CAN_FA1R_FACT1_Pos
DECL|CAN_FA1R_FACT1|macro|CAN_FA1R_FACT1
DECL|CAN_FA1R_FACT20_Msk|macro|CAN_FA1R_FACT20_Msk
DECL|CAN_FA1R_FACT20_Pos|macro|CAN_FA1R_FACT20_Pos
DECL|CAN_FA1R_FACT20|macro|CAN_FA1R_FACT20
DECL|CAN_FA1R_FACT21_Msk|macro|CAN_FA1R_FACT21_Msk
DECL|CAN_FA1R_FACT21_Pos|macro|CAN_FA1R_FACT21_Pos
DECL|CAN_FA1R_FACT21|macro|CAN_FA1R_FACT21
DECL|CAN_FA1R_FACT22_Msk|macro|CAN_FA1R_FACT22_Msk
DECL|CAN_FA1R_FACT22_Pos|macro|CAN_FA1R_FACT22_Pos
DECL|CAN_FA1R_FACT22|macro|CAN_FA1R_FACT22
DECL|CAN_FA1R_FACT23_Msk|macro|CAN_FA1R_FACT23_Msk
DECL|CAN_FA1R_FACT23_Pos|macro|CAN_FA1R_FACT23_Pos
DECL|CAN_FA1R_FACT23|macro|CAN_FA1R_FACT23
DECL|CAN_FA1R_FACT24_Msk|macro|CAN_FA1R_FACT24_Msk
DECL|CAN_FA1R_FACT24_Pos|macro|CAN_FA1R_FACT24_Pos
DECL|CAN_FA1R_FACT24|macro|CAN_FA1R_FACT24
DECL|CAN_FA1R_FACT25_Msk|macro|CAN_FA1R_FACT25_Msk
DECL|CAN_FA1R_FACT25_Pos|macro|CAN_FA1R_FACT25_Pos
DECL|CAN_FA1R_FACT25|macro|CAN_FA1R_FACT25
DECL|CAN_FA1R_FACT26_Msk|macro|CAN_FA1R_FACT26_Msk
DECL|CAN_FA1R_FACT26_Pos|macro|CAN_FA1R_FACT26_Pos
DECL|CAN_FA1R_FACT26|macro|CAN_FA1R_FACT26
DECL|CAN_FA1R_FACT27_Msk|macro|CAN_FA1R_FACT27_Msk
DECL|CAN_FA1R_FACT27_Pos|macro|CAN_FA1R_FACT27_Pos
DECL|CAN_FA1R_FACT27|macro|CAN_FA1R_FACT27
DECL|CAN_FA1R_FACT2_Msk|macro|CAN_FA1R_FACT2_Msk
DECL|CAN_FA1R_FACT2_Pos|macro|CAN_FA1R_FACT2_Pos
DECL|CAN_FA1R_FACT2|macro|CAN_FA1R_FACT2
DECL|CAN_FA1R_FACT3_Msk|macro|CAN_FA1R_FACT3_Msk
DECL|CAN_FA1R_FACT3_Pos|macro|CAN_FA1R_FACT3_Pos
DECL|CAN_FA1R_FACT3|macro|CAN_FA1R_FACT3
DECL|CAN_FA1R_FACT4_Msk|macro|CAN_FA1R_FACT4_Msk
DECL|CAN_FA1R_FACT4_Pos|macro|CAN_FA1R_FACT4_Pos
DECL|CAN_FA1R_FACT4|macro|CAN_FA1R_FACT4
DECL|CAN_FA1R_FACT5_Msk|macro|CAN_FA1R_FACT5_Msk
DECL|CAN_FA1R_FACT5_Pos|macro|CAN_FA1R_FACT5_Pos
DECL|CAN_FA1R_FACT5|macro|CAN_FA1R_FACT5
DECL|CAN_FA1R_FACT6_Msk|macro|CAN_FA1R_FACT6_Msk
DECL|CAN_FA1R_FACT6_Pos|macro|CAN_FA1R_FACT6_Pos
DECL|CAN_FA1R_FACT6|macro|CAN_FA1R_FACT6
DECL|CAN_FA1R_FACT7_Msk|macro|CAN_FA1R_FACT7_Msk
DECL|CAN_FA1R_FACT7_Pos|macro|CAN_FA1R_FACT7_Pos
DECL|CAN_FA1R_FACT7|macro|CAN_FA1R_FACT7
DECL|CAN_FA1R_FACT8_Msk|macro|CAN_FA1R_FACT8_Msk
DECL|CAN_FA1R_FACT8_Pos|macro|CAN_FA1R_FACT8_Pos
DECL|CAN_FA1R_FACT8|macro|CAN_FA1R_FACT8
DECL|CAN_FA1R_FACT9_Msk|macro|CAN_FA1R_FACT9_Msk
DECL|CAN_FA1R_FACT9_Pos|macro|CAN_FA1R_FACT9_Pos
DECL|CAN_FA1R_FACT9|macro|CAN_FA1R_FACT9
DECL|CAN_FA1R_FACT_Msk|macro|CAN_FA1R_FACT_Msk
DECL|CAN_FA1R_FACT_Pos|macro|CAN_FA1R_FACT_Pos
DECL|CAN_FA1R_FACT|macro|CAN_FA1R_FACT
DECL|CAN_FFA1R_FFA0_Msk|macro|CAN_FFA1R_FFA0_Msk
DECL|CAN_FFA1R_FFA0_Pos|macro|CAN_FFA1R_FFA0_Pos
DECL|CAN_FFA1R_FFA0|macro|CAN_FFA1R_FFA0
DECL|CAN_FFA1R_FFA10_Msk|macro|CAN_FFA1R_FFA10_Msk
DECL|CAN_FFA1R_FFA10_Pos|macro|CAN_FFA1R_FFA10_Pos
DECL|CAN_FFA1R_FFA10|macro|CAN_FFA1R_FFA10
DECL|CAN_FFA1R_FFA11_Msk|macro|CAN_FFA1R_FFA11_Msk
DECL|CAN_FFA1R_FFA11_Pos|macro|CAN_FFA1R_FFA11_Pos
DECL|CAN_FFA1R_FFA11|macro|CAN_FFA1R_FFA11
DECL|CAN_FFA1R_FFA12_Msk|macro|CAN_FFA1R_FFA12_Msk
DECL|CAN_FFA1R_FFA12_Pos|macro|CAN_FFA1R_FFA12_Pos
DECL|CAN_FFA1R_FFA12|macro|CAN_FFA1R_FFA12
DECL|CAN_FFA1R_FFA13_Msk|macro|CAN_FFA1R_FFA13_Msk
DECL|CAN_FFA1R_FFA13_Pos|macro|CAN_FFA1R_FFA13_Pos
DECL|CAN_FFA1R_FFA13|macro|CAN_FFA1R_FFA13
DECL|CAN_FFA1R_FFA14_Msk|macro|CAN_FFA1R_FFA14_Msk
DECL|CAN_FFA1R_FFA14_Pos|macro|CAN_FFA1R_FFA14_Pos
DECL|CAN_FFA1R_FFA14|macro|CAN_FFA1R_FFA14
DECL|CAN_FFA1R_FFA15_Msk|macro|CAN_FFA1R_FFA15_Msk
DECL|CAN_FFA1R_FFA15_Pos|macro|CAN_FFA1R_FFA15_Pos
DECL|CAN_FFA1R_FFA15|macro|CAN_FFA1R_FFA15
DECL|CAN_FFA1R_FFA16_Msk|macro|CAN_FFA1R_FFA16_Msk
DECL|CAN_FFA1R_FFA16_Pos|macro|CAN_FFA1R_FFA16_Pos
DECL|CAN_FFA1R_FFA16|macro|CAN_FFA1R_FFA16
DECL|CAN_FFA1R_FFA17_Msk|macro|CAN_FFA1R_FFA17_Msk
DECL|CAN_FFA1R_FFA17_Pos|macro|CAN_FFA1R_FFA17_Pos
DECL|CAN_FFA1R_FFA17|macro|CAN_FFA1R_FFA17
DECL|CAN_FFA1R_FFA18_Msk|macro|CAN_FFA1R_FFA18_Msk
DECL|CAN_FFA1R_FFA18_Pos|macro|CAN_FFA1R_FFA18_Pos
DECL|CAN_FFA1R_FFA18|macro|CAN_FFA1R_FFA18
DECL|CAN_FFA1R_FFA19_Msk|macro|CAN_FFA1R_FFA19_Msk
DECL|CAN_FFA1R_FFA19_Pos|macro|CAN_FFA1R_FFA19_Pos
DECL|CAN_FFA1R_FFA19|macro|CAN_FFA1R_FFA19
DECL|CAN_FFA1R_FFA1_Msk|macro|CAN_FFA1R_FFA1_Msk
DECL|CAN_FFA1R_FFA1_Pos|macro|CAN_FFA1R_FFA1_Pos
DECL|CAN_FFA1R_FFA1|macro|CAN_FFA1R_FFA1
DECL|CAN_FFA1R_FFA20_Msk|macro|CAN_FFA1R_FFA20_Msk
DECL|CAN_FFA1R_FFA20_Pos|macro|CAN_FFA1R_FFA20_Pos
DECL|CAN_FFA1R_FFA20|macro|CAN_FFA1R_FFA20
DECL|CAN_FFA1R_FFA21_Msk|macro|CAN_FFA1R_FFA21_Msk
DECL|CAN_FFA1R_FFA21_Pos|macro|CAN_FFA1R_FFA21_Pos
DECL|CAN_FFA1R_FFA21|macro|CAN_FFA1R_FFA21
DECL|CAN_FFA1R_FFA22_Msk|macro|CAN_FFA1R_FFA22_Msk
DECL|CAN_FFA1R_FFA22_Pos|macro|CAN_FFA1R_FFA22_Pos
DECL|CAN_FFA1R_FFA22|macro|CAN_FFA1R_FFA22
DECL|CAN_FFA1R_FFA23_Msk|macro|CAN_FFA1R_FFA23_Msk
DECL|CAN_FFA1R_FFA23_Pos|macro|CAN_FFA1R_FFA23_Pos
DECL|CAN_FFA1R_FFA23|macro|CAN_FFA1R_FFA23
DECL|CAN_FFA1R_FFA24_Msk|macro|CAN_FFA1R_FFA24_Msk
DECL|CAN_FFA1R_FFA24_Pos|macro|CAN_FFA1R_FFA24_Pos
DECL|CAN_FFA1R_FFA24|macro|CAN_FFA1R_FFA24
DECL|CAN_FFA1R_FFA25_Msk|macro|CAN_FFA1R_FFA25_Msk
DECL|CAN_FFA1R_FFA25_Pos|macro|CAN_FFA1R_FFA25_Pos
DECL|CAN_FFA1R_FFA25|macro|CAN_FFA1R_FFA25
DECL|CAN_FFA1R_FFA26_Msk|macro|CAN_FFA1R_FFA26_Msk
DECL|CAN_FFA1R_FFA26_Pos|macro|CAN_FFA1R_FFA26_Pos
DECL|CAN_FFA1R_FFA26|macro|CAN_FFA1R_FFA26
DECL|CAN_FFA1R_FFA27_Msk|macro|CAN_FFA1R_FFA27_Msk
DECL|CAN_FFA1R_FFA27_Pos|macro|CAN_FFA1R_FFA27_Pos
DECL|CAN_FFA1R_FFA27|macro|CAN_FFA1R_FFA27
DECL|CAN_FFA1R_FFA2_Msk|macro|CAN_FFA1R_FFA2_Msk
DECL|CAN_FFA1R_FFA2_Pos|macro|CAN_FFA1R_FFA2_Pos
DECL|CAN_FFA1R_FFA2|macro|CAN_FFA1R_FFA2
DECL|CAN_FFA1R_FFA3_Msk|macro|CAN_FFA1R_FFA3_Msk
DECL|CAN_FFA1R_FFA3_Pos|macro|CAN_FFA1R_FFA3_Pos
DECL|CAN_FFA1R_FFA3|macro|CAN_FFA1R_FFA3
DECL|CAN_FFA1R_FFA4_Msk|macro|CAN_FFA1R_FFA4_Msk
DECL|CAN_FFA1R_FFA4_Pos|macro|CAN_FFA1R_FFA4_Pos
DECL|CAN_FFA1R_FFA4|macro|CAN_FFA1R_FFA4
DECL|CAN_FFA1R_FFA5_Msk|macro|CAN_FFA1R_FFA5_Msk
DECL|CAN_FFA1R_FFA5_Pos|macro|CAN_FFA1R_FFA5_Pos
DECL|CAN_FFA1R_FFA5|macro|CAN_FFA1R_FFA5
DECL|CAN_FFA1R_FFA6_Msk|macro|CAN_FFA1R_FFA6_Msk
DECL|CAN_FFA1R_FFA6_Pos|macro|CAN_FFA1R_FFA6_Pos
DECL|CAN_FFA1R_FFA6|macro|CAN_FFA1R_FFA6
DECL|CAN_FFA1R_FFA7_Msk|macro|CAN_FFA1R_FFA7_Msk
DECL|CAN_FFA1R_FFA7_Pos|macro|CAN_FFA1R_FFA7_Pos
DECL|CAN_FFA1R_FFA7|macro|CAN_FFA1R_FFA7
DECL|CAN_FFA1R_FFA8_Msk|macro|CAN_FFA1R_FFA8_Msk
DECL|CAN_FFA1R_FFA8_Pos|macro|CAN_FFA1R_FFA8_Pos
DECL|CAN_FFA1R_FFA8|macro|CAN_FFA1R_FFA8
DECL|CAN_FFA1R_FFA9_Msk|macro|CAN_FFA1R_FFA9_Msk
DECL|CAN_FFA1R_FFA9_Pos|macro|CAN_FFA1R_FFA9_Pos
DECL|CAN_FFA1R_FFA9|macro|CAN_FFA1R_FFA9
DECL|CAN_FFA1R_FFA_Msk|macro|CAN_FFA1R_FFA_Msk
DECL|CAN_FFA1R_FFA_Pos|macro|CAN_FFA1R_FFA_Pos
DECL|CAN_FFA1R_FFA|macro|CAN_FFA1R_FFA
DECL|CAN_FIFOMailBox_TypeDef|typedef|} CAN_FIFOMailBox_TypeDef;
DECL|CAN_FM1R_FBM0_Msk|macro|CAN_FM1R_FBM0_Msk
DECL|CAN_FM1R_FBM0_Pos|macro|CAN_FM1R_FBM0_Pos
DECL|CAN_FM1R_FBM0|macro|CAN_FM1R_FBM0
DECL|CAN_FM1R_FBM10_Msk|macro|CAN_FM1R_FBM10_Msk
DECL|CAN_FM1R_FBM10_Pos|macro|CAN_FM1R_FBM10_Pos
DECL|CAN_FM1R_FBM10|macro|CAN_FM1R_FBM10
DECL|CAN_FM1R_FBM11_Msk|macro|CAN_FM1R_FBM11_Msk
DECL|CAN_FM1R_FBM11_Pos|macro|CAN_FM1R_FBM11_Pos
DECL|CAN_FM1R_FBM11|macro|CAN_FM1R_FBM11
DECL|CAN_FM1R_FBM12_Msk|macro|CAN_FM1R_FBM12_Msk
DECL|CAN_FM1R_FBM12_Pos|macro|CAN_FM1R_FBM12_Pos
DECL|CAN_FM1R_FBM12|macro|CAN_FM1R_FBM12
DECL|CAN_FM1R_FBM13_Msk|macro|CAN_FM1R_FBM13_Msk
DECL|CAN_FM1R_FBM13_Pos|macro|CAN_FM1R_FBM13_Pos
DECL|CAN_FM1R_FBM13|macro|CAN_FM1R_FBM13
DECL|CAN_FM1R_FBM14_Msk|macro|CAN_FM1R_FBM14_Msk
DECL|CAN_FM1R_FBM14_Pos|macro|CAN_FM1R_FBM14_Pos
DECL|CAN_FM1R_FBM14|macro|CAN_FM1R_FBM14
DECL|CAN_FM1R_FBM15_Msk|macro|CAN_FM1R_FBM15_Msk
DECL|CAN_FM1R_FBM15_Pos|macro|CAN_FM1R_FBM15_Pos
DECL|CAN_FM1R_FBM15|macro|CAN_FM1R_FBM15
DECL|CAN_FM1R_FBM16_Msk|macro|CAN_FM1R_FBM16_Msk
DECL|CAN_FM1R_FBM16_Pos|macro|CAN_FM1R_FBM16_Pos
DECL|CAN_FM1R_FBM16|macro|CAN_FM1R_FBM16
DECL|CAN_FM1R_FBM17_Msk|macro|CAN_FM1R_FBM17_Msk
DECL|CAN_FM1R_FBM17_Pos|macro|CAN_FM1R_FBM17_Pos
DECL|CAN_FM1R_FBM17|macro|CAN_FM1R_FBM17
DECL|CAN_FM1R_FBM18_Msk|macro|CAN_FM1R_FBM18_Msk
DECL|CAN_FM1R_FBM18_Pos|macro|CAN_FM1R_FBM18_Pos
DECL|CAN_FM1R_FBM18|macro|CAN_FM1R_FBM18
DECL|CAN_FM1R_FBM19_Msk|macro|CAN_FM1R_FBM19_Msk
DECL|CAN_FM1R_FBM19_Pos|macro|CAN_FM1R_FBM19_Pos
DECL|CAN_FM1R_FBM19|macro|CAN_FM1R_FBM19
DECL|CAN_FM1R_FBM1_Msk|macro|CAN_FM1R_FBM1_Msk
DECL|CAN_FM1R_FBM1_Pos|macro|CAN_FM1R_FBM1_Pos
DECL|CAN_FM1R_FBM1|macro|CAN_FM1R_FBM1
DECL|CAN_FM1R_FBM20_Msk|macro|CAN_FM1R_FBM20_Msk
DECL|CAN_FM1R_FBM20_Pos|macro|CAN_FM1R_FBM20_Pos
DECL|CAN_FM1R_FBM20|macro|CAN_FM1R_FBM20
DECL|CAN_FM1R_FBM21_Msk|macro|CAN_FM1R_FBM21_Msk
DECL|CAN_FM1R_FBM21_Pos|macro|CAN_FM1R_FBM21_Pos
DECL|CAN_FM1R_FBM21|macro|CAN_FM1R_FBM21
DECL|CAN_FM1R_FBM22_Msk|macro|CAN_FM1R_FBM22_Msk
DECL|CAN_FM1R_FBM22_Pos|macro|CAN_FM1R_FBM22_Pos
DECL|CAN_FM1R_FBM22|macro|CAN_FM1R_FBM22
DECL|CAN_FM1R_FBM23_Msk|macro|CAN_FM1R_FBM23_Msk
DECL|CAN_FM1R_FBM23_Pos|macro|CAN_FM1R_FBM23_Pos
DECL|CAN_FM1R_FBM23|macro|CAN_FM1R_FBM23
DECL|CAN_FM1R_FBM24_Msk|macro|CAN_FM1R_FBM24_Msk
DECL|CAN_FM1R_FBM24_Pos|macro|CAN_FM1R_FBM24_Pos
DECL|CAN_FM1R_FBM24|macro|CAN_FM1R_FBM24
DECL|CAN_FM1R_FBM25_Msk|macro|CAN_FM1R_FBM25_Msk
DECL|CAN_FM1R_FBM25_Pos|macro|CAN_FM1R_FBM25_Pos
DECL|CAN_FM1R_FBM25|macro|CAN_FM1R_FBM25
DECL|CAN_FM1R_FBM26_Msk|macro|CAN_FM1R_FBM26_Msk
DECL|CAN_FM1R_FBM26_Pos|macro|CAN_FM1R_FBM26_Pos
DECL|CAN_FM1R_FBM26|macro|CAN_FM1R_FBM26
DECL|CAN_FM1R_FBM27_Msk|macro|CAN_FM1R_FBM27_Msk
DECL|CAN_FM1R_FBM27_Pos|macro|CAN_FM1R_FBM27_Pos
DECL|CAN_FM1R_FBM27|macro|CAN_FM1R_FBM27
DECL|CAN_FM1R_FBM2_Msk|macro|CAN_FM1R_FBM2_Msk
DECL|CAN_FM1R_FBM2_Pos|macro|CAN_FM1R_FBM2_Pos
DECL|CAN_FM1R_FBM2|macro|CAN_FM1R_FBM2
DECL|CAN_FM1R_FBM3_Msk|macro|CAN_FM1R_FBM3_Msk
DECL|CAN_FM1R_FBM3_Pos|macro|CAN_FM1R_FBM3_Pos
DECL|CAN_FM1R_FBM3|macro|CAN_FM1R_FBM3
DECL|CAN_FM1R_FBM4_Msk|macro|CAN_FM1R_FBM4_Msk
DECL|CAN_FM1R_FBM4_Pos|macro|CAN_FM1R_FBM4_Pos
DECL|CAN_FM1R_FBM4|macro|CAN_FM1R_FBM4
DECL|CAN_FM1R_FBM5_Msk|macro|CAN_FM1R_FBM5_Msk
DECL|CAN_FM1R_FBM5_Pos|macro|CAN_FM1R_FBM5_Pos
DECL|CAN_FM1R_FBM5|macro|CAN_FM1R_FBM5
DECL|CAN_FM1R_FBM6_Msk|macro|CAN_FM1R_FBM6_Msk
DECL|CAN_FM1R_FBM6_Pos|macro|CAN_FM1R_FBM6_Pos
DECL|CAN_FM1R_FBM6|macro|CAN_FM1R_FBM6
DECL|CAN_FM1R_FBM7_Msk|macro|CAN_FM1R_FBM7_Msk
DECL|CAN_FM1R_FBM7_Pos|macro|CAN_FM1R_FBM7_Pos
DECL|CAN_FM1R_FBM7|macro|CAN_FM1R_FBM7
DECL|CAN_FM1R_FBM8_Msk|macro|CAN_FM1R_FBM8_Msk
DECL|CAN_FM1R_FBM8_Pos|macro|CAN_FM1R_FBM8_Pos
DECL|CAN_FM1R_FBM8|macro|CAN_FM1R_FBM8
DECL|CAN_FM1R_FBM9_Msk|macro|CAN_FM1R_FBM9_Msk
DECL|CAN_FM1R_FBM9_Pos|macro|CAN_FM1R_FBM9_Pos
DECL|CAN_FM1R_FBM9|macro|CAN_FM1R_FBM9
DECL|CAN_FM1R_FBM_Msk|macro|CAN_FM1R_FBM_Msk
DECL|CAN_FM1R_FBM_Pos|macro|CAN_FM1R_FBM_Pos
DECL|CAN_FM1R_FBM|macro|CAN_FM1R_FBM
DECL|CAN_FMR_CAN2SB_Msk|macro|CAN_FMR_CAN2SB_Msk
DECL|CAN_FMR_CAN2SB_Pos|macro|CAN_FMR_CAN2SB_Pos
DECL|CAN_FMR_CAN2SB|macro|CAN_FMR_CAN2SB
DECL|CAN_FMR_FINIT_Msk|macro|CAN_FMR_FINIT_Msk
DECL|CAN_FMR_FINIT_Pos|macro|CAN_FMR_FINIT_Pos
DECL|CAN_FMR_FINIT|macro|CAN_FMR_FINIT
DECL|CAN_FS1R_FSC0_Msk|macro|CAN_FS1R_FSC0_Msk
DECL|CAN_FS1R_FSC0_Pos|macro|CAN_FS1R_FSC0_Pos
DECL|CAN_FS1R_FSC0|macro|CAN_FS1R_FSC0
DECL|CAN_FS1R_FSC10_Msk|macro|CAN_FS1R_FSC10_Msk
DECL|CAN_FS1R_FSC10_Pos|macro|CAN_FS1R_FSC10_Pos
DECL|CAN_FS1R_FSC10|macro|CAN_FS1R_FSC10
DECL|CAN_FS1R_FSC11_Msk|macro|CAN_FS1R_FSC11_Msk
DECL|CAN_FS1R_FSC11_Pos|macro|CAN_FS1R_FSC11_Pos
DECL|CAN_FS1R_FSC11|macro|CAN_FS1R_FSC11
DECL|CAN_FS1R_FSC12_Msk|macro|CAN_FS1R_FSC12_Msk
DECL|CAN_FS1R_FSC12_Pos|macro|CAN_FS1R_FSC12_Pos
DECL|CAN_FS1R_FSC12|macro|CAN_FS1R_FSC12
DECL|CAN_FS1R_FSC13_Msk|macro|CAN_FS1R_FSC13_Msk
DECL|CAN_FS1R_FSC13_Pos|macro|CAN_FS1R_FSC13_Pos
DECL|CAN_FS1R_FSC13|macro|CAN_FS1R_FSC13
DECL|CAN_FS1R_FSC14_Msk|macro|CAN_FS1R_FSC14_Msk
DECL|CAN_FS1R_FSC14_Pos|macro|CAN_FS1R_FSC14_Pos
DECL|CAN_FS1R_FSC14|macro|CAN_FS1R_FSC14
DECL|CAN_FS1R_FSC15_Msk|macro|CAN_FS1R_FSC15_Msk
DECL|CAN_FS1R_FSC15_Pos|macro|CAN_FS1R_FSC15_Pos
DECL|CAN_FS1R_FSC15|macro|CAN_FS1R_FSC15
DECL|CAN_FS1R_FSC16_Msk|macro|CAN_FS1R_FSC16_Msk
DECL|CAN_FS1R_FSC16_Pos|macro|CAN_FS1R_FSC16_Pos
DECL|CAN_FS1R_FSC16|macro|CAN_FS1R_FSC16
DECL|CAN_FS1R_FSC17_Msk|macro|CAN_FS1R_FSC17_Msk
DECL|CAN_FS1R_FSC17_Pos|macro|CAN_FS1R_FSC17_Pos
DECL|CAN_FS1R_FSC17|macro|CAN_FS1R_FSC17
DECL|CAN_FS1R_FSC18_Msk|macro|CAN_FS1R_FSC18_Msk
DECL|CAN_FS1R_FSC18_Pos|macro|CAN_FS1R_FSC18_Pos
DECL|CAN_FS1R_FSC18|macro|CAN_FS1R_FSC18
DECL|CAN_FS1R_FSC19_Msk|macro|CAN_FS1R_FSC19_Msk
DECL|CAN_FS1R_FSC19_Pos|macro|CAN_FS1R_FSC19_Pos
DECL|CAN_FS1R_FSC19|macro|CAN_FS1R_FSC19
DECL|CAN_FS1R_FSC1_Msk|macro|CAN_FS1R_FSC1_Msk
DECL|CAN_FS1R_FSC1_Pos|macro|CAN_FS1R_FSC1_Pos
DECL|CAN_FS1R_FSC1|macro|CAN_FS1R_FSC1
DECL|CAN_FS1R_FSC20_Msk|macro|CAN_FS1R_FSC20_Msk
DECL|CAN_FS1R_FSC20_Pos|macro|CAN_FS1R_FSC20_Pos
DECL|CAN_FS1R_FSC20|macro|CAN_FS1R_FSC20
DECL|CAN_FS1R_FSC21_Msk|macro|CAN_FS1R_FSC21_Msk
DECL|CAN_FS1R_FSC21_Pos|macro|CAN_FS1R_FSC21_Pos
DECL|CAN_FS1R_FSC21|macro|CAN_FS1R_FSC21
DECL|CAN_FS1R_FSC22_Msk|macro|CAN_FS1R_FSC22_Msk
DECL|CAN_FS1R_FSC22_Pos|macro|CAN_FS1R_FSC22_Pos
DECL|CAN_FS1R_FSC22|macro|CAN_FS1R_FSC22
DECL|CAN_FS1R_FSC23_Msk|macro|CAN_FS1R_FSC23_Msk
DECL|CAN_FS1R_FSC23_Pos|macro|CAN_FS1R_FSC23_Pos
DECL|CAN_FS1R_FSC23|macro|CAN_FS1R_FSC23
DECL|CAN_FS1R_FSC24_Msk|macro|CAN_FS1R_FSC24_Msk
DECL|CAN_FS1R_FSC24_Pos|macro|CAN_FS1R_FSC24_Pos
DECL|CAN_FS1R_FSC24|macro|CAN_FS1R_FSC24
DECL|CAN_FS1R_FSC25_Msk|macro|CAN_FS1R_FSC25_Msk
DECL|CAN_FS1R_FSC25_Pos|macro|CAN_FS1R_FSC25_Pos
DECL|CAN_FS1R_FSC25|macro|CAN_FS1R_FSC25
DECL|CAN_FS1R_FSC26_Msk|macro|CAN_FS1R_FSC26_Msk
DECL|CAN_FS1R_FSC26_Pos|macro|CAN_FS1R_FSC26_Pos
DECL|CAN_FS1R_FSC26|macro|CAN_FS1R_FSC26
DECL|CAN_FS1R_FSC27_Msk|macro|CAN_FS1R_FSC27_Msk
DECL|CAN_FS1R_FSC27_Pos|macro|CAN_FS1R_FSC27_Pos
DECL|CAN_FS1R_FSC27|macro|CAN_FS1R_FSC27
DECL|CAN_FS1R_FSC2_Msk|macro|CAN_FS1R_FSC2_Msk
DECL|CAN_FS1R_FSC2_Pos|macro|CAN_FS1R_FSC2_Pos
DECL|CAN_FS1R_FSC2|macro|CAN_FS1R_FSC2
DECL|CAN_FS1R_FSC3_Msk|macro|CAN_FS1R_FSC3_Msk
DECL|CAN_FS1R_FSC3_Pos|macro|CAN_FS1R_FSC3_Pos
DECL|CAN_FS1R_FSC3|macro|CAN_FS1R_FSC3
DECL|CAN_FS1R_FSC4_Msk|macro|CAN_FS1R_FSC4_Msk
DECL|CAN_FS1R_FSC4_Pos|macro|CAN_FS1R_FSC4_Pos
DECL|CAN_FS1R_FSC4|macro|CAN_FS1R_FSC4
DECL|CAN_FS1R_FSC5_Msk|macro|CAN_FS1R_FSC5_Msk
DECL|CAN_FS1R_FSC5_Pos|macro|CAN_FS1R_FSC5_Pos
DECL|CAN_FS1R_FSC5|macro|CAN_FS1R_FSC5
DECL|CAN_FS1R_FSC6_Msk|macro|CAN_FS1R_FSC6_Msk
DECL|CAN_FS1R_FSC6_Pos|macro|CAN_FS1R_FSC6_Pos
DECL|CAN_FS1R_FSC6|macro|CAN_FS1R_FSC6
DECL|CAN_FS1R_FSC7_Msk|macro|CAN_FS1R_FSC7_Msk
DECL|CAN_FS1R_FSC7_Pos|macro|CAN_FS1R_FSC7_Pos
DECL|CAN_FS1R_FSC7|macro|CAN_FS1R_FSC7
DECL|CAN_FS1R_FSC8_Msk|macro|CAN_FS1R_FSC8_Msk
DECL|CAN_FS1R_FSC8_Pos|macro|CAN_FS1R_FSC8_Pos
DECL|CAN_FS1R_FSC8|macro|CAN_FS1R_FSC8
DECL|CAN_FS1R_FSC9_Msk|macro|CAN_FS1R_FSC9_Msk
DECL|CAN_FS1R_FSC9_Pos|macro|CAN_FS1R_FSC9_Pos
DECL|CAN_FS1R_FSC9|macro|CAN_FS1R_FSC9
DECL|CAN_FS1R_FSC_Msk|macro|CAN_FS1R_FSC_Msk
DECL|CAN_FS1R_FSC_Pos|macro|CAN_FS1R_FSC_Pos
DECL|CAN_FS1R_FSC|macro|CAN_FS1R_FSC
DECL|CAN_FilterRegister_TypeDef|typedef|} CAN_FilterRegister_TypeDef;
DECL|CAN_IER_BOFIE_Msk|macro|CAN_IER_BOFIE_Msk
DECL|CAN_IER_BOFIE_Pos|macro|CAN_IER_BOFIE_Pos
DECL|CAN_IER_BOFIE|macro|CAN_IER_BOFIE
DECL|CAN_IER_EPVIE_Msk|macro|CAN_IER_EPVIE_Msk
DECL|CAN_IER_EPVIE_Pos|macro|CAN_IER_EPVIE_Pos
DECL|CAN_IER_EPVIE|macro|CAN_IER_EPVIE
DECL|CAN_IER_ERRIE_Msk|macro|CAN_IER_ERRIE_Msk
DECL|CAN_IER_ERRIE_Pos|macro|CAN_IER_ERRIE_Pos
DECL|CAN_IER_ERRIE|macro|CAN_IER_ERRIE
DECL|CAN_IER_EWGIE_Msk|macro|CAN_IER_EWGIE_Msk
DECL|CAN_IER_EWGIE_Pos|macro|CAN_IER_EWGIE_Pos
DECL|CAN_IER_EWGIE_Pos|macro|CAN_IER_EWGIE_Pos
DECL|CAN_IER_EWGIE|macro|CAN_IER_EWGIE
DECL|CAN_IER_FFIE0_Msk|macro|CAN_IER_FFIE0_Msk
DECL|CAN_IER_FFIE0_Pos|macro|CAN_IER_FFIE0_Pos
DECL|CAN_IER_FFIE0|macro|CAN_IER_FFIE0
DECL|CAN_IER_FFIE1_Msk|macro|CAN_IER_FFIE1_Msk
DECL|CAN_IER_FFIE1_Pos|macro|CAN_IER_FFIE1_Pos
DECL|CAN_IER_FFIE1|macro|CAN_IER_FFIE1
DECL|CAN_IER_FMPIE0_Msk|macro|CAN_IER_FMPIE0_Msk
DECL|CAN_IER_FMPIE0_Pos|macro|CAN_IER_FMPIE0_Pos
DECL|CAN_IER_FMPIE0|macro|CAN_IER_FMPIE0
DECL|CAN_IER_FMPIE1_Msk|macro|CAN_IER_FMPIE1_Msk
DECL|CAN_IER_FMPIE1_Pos|macro|CAN_IER_FMPIE1_Pos
DECL|CAN_IER_FMPIE1|macro|CAN_IER_FMPIE1
DECL|CAN_IER_FOVIE0_Msk|macro|CAN_IER_FOVIE0_Msk
DECL|CAN_IER_FOVIE0_Pos|macro|CAN_IER_FOVIE0_Pos
DECL|CAN_IER_FOVIE0|macro|CAN_IER_FOVIE0
DECL|CAN_IER_FOVIE1_Msk|macro|CAN_IER_FOVIE1_Msk
DECL|CAN_IER_FOVIE1_Pos|macro|CAN_IER_FOVIE1_Pos
DECL|CAN_IER_FOVIE1|macro|CAN_IER_FOVIE1
DECL|CAN_IER_LECIE_Msk|macro|CAN_IER_LECIE_Msk
DECL|CAN_IER_LECIE_Pos|macro|CAN_IER_LECIE_Pos
DECL|CAN_IER_LECIE|macro|CAN_IER_LECIE
DECL|CAN_IER_SLKIE_Msk|macro|CAN_IER_SLKIE_Msk
DECL|CAN_IER_SLKIE_Pos|macro|CAN_IER_SLKIE_Pos
DECL|CAN_IER_SLKIE|macro|CAN_IER_SLKIE
DECL|CAN_IER_TMEIE_Msk|macro|CAN_IER_TMEIE_Msk
DECL|CAN_IER_TMEIE_Pos|macro|CAN_IER_TMEIE_Pos
DECL|CAN_IER_TMEIE|macro|CAN_IER_TMEIE
DECL|CAN_IER_WKUIE_Msk|macro|CAN_IER_WKUIE_Msk
DECL|CAN_IER_WKUIE_Pos|macro|CAN_IER_WKUIE_Pos
DECL|CAN_IER_WKUIE|macro|CAN_IER_WKUIE
DECL|CAN_MCR_ABOM_Msk|macro|CAN_MCR_ABOM_Msk
DECL|CAN_MCR_ABOM_Pos|macro|CAN_MCR_ABOM_Pos
DECL|CAN_MCR_ABOM|macro|CAN_MCR_ABOM
DECL|CAN_MCR_AWUM_Msk|macro|CAN_MCR_AWUM_Msk
DECL|CAN_MCR_AWUM_Pos|macro|CAN_MCR_AWUM_Pos
DECL|CAN_MCR_AWUM|macro|CAN_MCR_AWUM
DECL|CAN_MCR_DBF_Msk|macro|CAN_MCR_DBF_Msk
DECL|CAN_MCR_DBF_Pos|macro|CAN_MCR_DBF_Pos
DECL|CAN_MCR_DBF|macro|CAN_MCR_DBF
DECL|CAN_MCR_INRQ_Msk|macro|CAN_MCR_INRQ_Msk
DECL|CAN_MCR_INRQ_Pos|macro|CAN_MCR_INRQ_Pos
DECL|CAN_MCR_INRQ|macro|CAN_MCR_INRQ
DECL|CAN_MCR_NART_Msk|macro|CAN_MCR_NART_Msk
DECL|CAN_MCR_NART_Pos|macro|CAN_MCR_NART_Pos
DECL|CAN_MCR_NART|macro|CAN_MCR_NART
DECL|CAN_MCR_RESET_Msk|macro|CAN_MCR_RESET_Msk
DECL|CAN_MCR_RESET_Pos|macro|CAN_MCR_RESET_Pos
DECL|CAN_MCR_RESET|macro|CAN_MCR_RESET
DECL|CAN_MCR_RFLM_Msk|macro|CAN_MCR_RFLM_Msk
DECL|CAN_MCR_RFLM_Pos|macro|CAN_MCR_RFLM_Pos
DECL|CAN_MCR_RFLM|macro|CAN_MCR_RFLM
DECL|CAN_MCR_SLEEP_Msk|macro|CAN_MCR_SLEEP_Msk
DECL|CAN_MCR_SLEEP_Pos|macro|CAN_MCR_SLEEP_Pos
DECL|CAN_MCR_SLEEP|macro|CAN_MCR_SLEEP
DECL|CAN_MCR_TTCM_Msk|macro|CAN_MCR_TTCM_Msk
DECL|CAN_MCR_TTCM_Pos|macro|CAN_MCR_TTCM_Pos
DECL|CAN_MCR_TTCM|macro|CAN_MCR_TTCM
DECL|CAN_MCR_TXFP_Msk|macro|CAN_MCR_TXFP_Msk
DECL|CAN_MCR_TXFP_Pos|macro|CAN_MCR_TXFP_Pos
DECL|CAN_MCR_TXFP|macro|CAN_MCR_TXFP
DECL|CAN_MSR_ERRI_Msk|macro|CAN_MSR_ERRI_Msk
DECL|CAN_MSR_ERRI_Pos|macro|CAN_MSR_ERRI_Pos
DECL|CAN_MSR_ERRI|macro|CAN_MSR_ERRI
DECL|CAN_MSR_INAK_Msk|macro|CAN_MSR_INAK_Msk
DECL|CAN_MSR_INAK_Pos|macro|CAN_MSR_INAK_Pos
DECL|CAN_MSR_INAK|macro|CAN_MSR_INAK
DECL|CAN_MSR_RXM_Msk|macro|CAN_MSR_RXM_Msk
DECL|CAN_MSR_RXM_Pos|macro|CAN_MSR_RXM_Pos
DECL|CAN_MSR_RXM|macro|CAN_MSR_RXM
DECL|CAN_MSR_RX_Msk|macro|CAN_MSR_RX_Msk
DECL|CAN_MSR_RX_Pos|macro|CAN_MSR_RX_Pos
DECL|CAN_MSR_RX|macro|CAN_MSR_RX
DECL|CAN_MSR_SAMP_Msk|macro|CAN_MSR_SAMP_Msk
DECL|CAN_MSR_SAMP_Pos|macro|CAN_MSR_SAMP_Pos
DECL|CAN_MSR_SAMP|macro|CAN_MSR_SAMP
DECL|CAN_MSR_SLAKI_Msk|macro|CAN_MSR_SLAKI_Msk
DECL|CAN_MSR_SLAKI_Pos|macro|CAN_MSR_SLAKI_Pos
DECL|CAN_MSR_SLAKI|macro|CAN_MSR_SLAKI
DECL|CAN_MSR_SLAK_Msk|macro|CAN_MSR_SLAK_Msk
DECL|CAN_MSR_SLAK_Pos|macro|CAN_MSR_SLAK_Pos
DECL|CAN_MSR_SLAK|macro|CAN_MSR_SLAK
DECL|CAN_MSR_TXM_Msk|macro|CAN_MSR_TXM_Msk
DECL|CAN_MSR_TXM_Pos|macro|CAN_MSR_TXM_Pos
DECL|CAN_MSR_TXM|macro|CAN_MSR_TXM
DECL|CAN_MSR_WKUI_Msk|macro|CAN_MSR_WKUI_Msk
DECL|CAN_MSR_WKUI_Pos|macro|CAN_MSR_WKUI_Pos
DECL|CAN_MSR_WKUI|macro|CAN_MSR_WKUI
DECL|CAN_RDH0R_DATA4_Msk|macro|CAN_RDH0R_DATA4_Msk
DECL|CAN_RDH0R_DATA4_Pos|macro|CAN_RDH0R_DATA4_Pos
DECL|CAN_RDH0R_DATA4|macro|CAN_RDH0R_DATA4
DECL|CAN_RDH0R_DATA5_Msk|macro|CAN_RDH0R_DATA5_Msk
DECL|CAN_RDH0R_DATA5_Pos|macro|CAN_RDH0R_DATA5_Pos
DECL|CAN_RDH0R_DATA5|macro|CAN_RDH0R_DATA5
DECL|CAN_RDH0R_DATA6_Msk|macro|CAN_RDH0R_DATA6_Msk
DECL|CAN_RDH0R_DATA6_Pos|macro|CAN_RDH0R_DATA6_Pos
DECL|CAN_RDH0R_DATA6|macro|CAN_RDH0R_DATA6
DECL|CAN_RDH0R_DATA7_Msk|macro|CAN_RDH0R_DATA7_Msk
DECL|CAN_RDH0R_DATA7_Pos|macro|CAN_RDH0R_DATA7_Pos
DECL|CAN_RDH0R_DATA7|macro|CAN_RDH0R_DATA7
DECL|CAN_RDH1R_DATA4_Msk|macro|CAN_RDH1R_DATA4_Msk
DECL|CAN_RDH1R_DATA4_Pos|macro|CAN_RDH1R_DATA4_Pos
DECL|CAN_RDH1R_DATA4|macro|CAN_RDH1R_DATA4
DECL|CAN_RDH1R_DATA5_Msk|macro|CAN_RDH1R_DATA5_Msk
DECL|CAN_RDH1R_DATA5_Pos|macro|CAN_RDH1R_DATA5_Pos
DECL|CAN_RDH1R_DATA5|macro|CAN_RDH1R_DATA5
DECL|CAN_RDH1R_DATA6_Msk|macro|CAN_RDH1R_DATA6_Msk
DECL|CAN_RDH1R_DATA6_Pos|macro|CAN_RDH1R_DATA6_Pos
DECL|CAN_RDH1R_DATA6|macro|CAN_RDH1R_DATA6
DECL|CAN_RDH1R_DATA7_Msk|macro|CAN_RDH1R_DATA7_Msk
DECL|CAN_RDH1R_DATA7_Pos|macro|CAN_RDH1R_DATA7_Pos
DECL|CAN_RDH1R_DATA7|macro|CAN_RDH1R_DATA7
DECL|CAN_RDL0R_DATA0_Msk|macro|CAN_RDL0R_DATA0_Msk
DECL|CAN_RDL0R_DATA0_Pos|macro|CAN_RDL0R_DATA0_Pos
DECL|CAN_RDL0R_DATA0|macro|CAN_RDL0R_DATA0
DECL|CAN_RDL0R_DATA1_Msk|macro|CAN_RDL0R_DATA1_Msk
DECL|CAN_RDL0R_DATA1_Pos|macro|CAN_RDL0R_DATA1_Pos
DECL|CAN_RDL0R_DATA1|macro|CAN_RDL0R_DATA1
DECL|CAN_RDL0R_DATA2_Msk|macro|CAN_RDL0R_DATA2_Msk
DECL|CAN_RDL0R_DATA2_Pos|macro|CAN_RDL0R_DATA2_Pos
DECL|CAN_RDL0R_DATA2|macro|CAN_RDL0R_DATA2
DECL|CAN_RDL0R_DATA3_Msk|macro|CAN_RDL0R_DATA3_Msk
DECL|CAN_RDL0R_DATA3_Pos|macro|CAN_RDL0R_DATA3_Pos
DECL|CAN_RDL0R_DATA3|macro|CAN_RDL0R_DATA3
DECL|CAN_RDL1R_DATA0_Msk|macro|CAN_RDL1R_DATA0_Msk
DECL|CAN_RDL1R_DATA0_Pos|macro|CAN_RDL1R_DATA0_Pos
DECL|CAN_RDL1R_DATA0|macro|CAN_RDL1R_DATA0
DECL|CAN_RDL1R_DATA1_Msk|macro|CAN_RDL1R_DATA1_Msk
DECL|CAN_RDL1R_DATA1_Pos|macro|CAN_RDL1R_DATA1_Pos
DECL|CAN_RDL1R_DATA1|macro|CAN_RDL1R_DATA1
DECL|CAN_RDL1R_DATA2_Msk|macro|CAN_RDL1R_DATA2_Msk
DECL|CAN_RDL1R_DATA2_Pos|macro|CAN_RDL1R_DATA2_Pos
DECL|CAN_RDL1R_DATA2|macro|CAN_RDL1R_DATA2
DECL|CAN_RDL1R_DATA3_Msk|macro|CAN_RDL1R_DATA3_Msk
DECL|CAN_RDL1R_DATA3_Pos|macro|CAN_RDL1R_DATA3_Pos
DECL|CAN_RDL1R_DATA3|macro|CAN_RDL1R_DATA3
DECL|CAN_RDT0R_DLC_Msk|macro|CAN_RDT0R_DLC_Msk
DECL|CAN_RDT0R_DLC_Pos|macro|CAN_RDT0R_DLC_Pos
DECL|CAN_RDT0R_DLC|macro|CAN_RDT0R_DLC
DECL|CAN_RDT0R_FMI_Msk|macro|CAN_RDT0R_FMI_Msk
DECL|CAN_RDT0R_FMI_Pos|macro|CAN_RDT0R_FMI_Pos
DECL|CAN_RDT0R_FMI|macro|CAN_RDT0R_FMI
DECL|CAN_RDT0R_TIME_Msk|macro|CAN_RDT0R_TIME_Msk
DECL|CAN_RDT0R_TIME_Pos|macro|CAN_RDT0R_TIME_Pos
DECL|CAN_RDT0R_TIME|macro|CAN_RDT0R_TIME
DECL|CAN_RDT1R_DLC_Msk|macro|CAN_RDT1R_DLC_Msk
DECL|CAN_RDT1R_DLC_Pos|macro|CAN_RDT1R_DLC_Pos
DECL|CAN_RDT1R_DLC|macro|CAN_RDT1R_DLC
DECL|CAN_RDT1R_FMI_Msk|macro|CAN_RDT1R_FMI_Msk
DECL|CAN_RDT1R_FMI_Pos|macro|CAN_RDT1R_FMI_Pos
DECL|CAN_RDT1R_FMI|macro|CAN_RDT1R_FMI
DECL|CAN_RDT1R_TIME_Msk|macro|CAN_RDT1R_TIME_Msk
DECL|CAN_RDT1R_TIME_Pos|macro|CAN_RDT1R_TIME_Pos
DECL|CAN_RDT1R_TIME|macro|CAN_RDT1R_TIME
DECL|CAN_RF0R_FMP0_Msk|macro|CAN_RF0R_FMP0_Msk
DECL|CAN_RF0R_FMP0_Pos|macro|CAN_RF0R_FMP0_Pos
DECL|CAN_RF0R_FMP0|macro|CAN_RF0R_FMP0
DECL|CAN_RF0R_FOVR0_Msk|macro|CAN_RF0R_FOVR0_Msk
DECL|CAN_RF0R_FOVR0_Pos|macro|CAN_RF0R_FOVR0_Pos
DECL|CAN_RF0R_FOVR0|macro|CAN_RF0R_FOVR0
DECL|CAN_RF0R_FULL0_Msk|macro|CAN_RF0R_FULL0_Msk
DECL|CAN_RF0R_FULL0_Pos|macro|CAN_RF0R_FULL0_Pos
DECL|CAN_RF0R_FULL0|macro|CAN_RF0R_FULL0
DECL|CAN_RF0R_RFOM0_Msk|macro|CAN_RF0R_RFOM0_Msk
DECL|CAN_RF0R_RFOM0_Pos|macro|CAN_RF0R_RFOM0_Pos
DECL|CAN_RF0R_RFOM0|macro|CAN_RF0R_RFOM0
DECL|CAN_RF1R_FMP1_Msk|macro|CAN_RF1R_FMP1_Msk
DECL|CAN_RF1R_FMP1_Pos|macro|CAN_RF1R_FMP1_Pos
DECL|CAN_RF1R_FMP1|macro|CAN_RF1R_FMP1
DECL|CAN_RF1R_FOVR1_Msk|macro|CAN_RF1R_FOVR1_Msk
DECL|CAN_RF1R_FOVR1_Pos|macro|CAN_RF1R_FOVR1_Pos
DECL|CAN_RF1R_FOVR1|macro|CAN_RF1R_FOVR1
DECL|CAN_RF1R_FULL1_Msk|macro|CAN_RF1R_FULL1_Msk
DECL|CAN_RF1R_FULL1_Pos|macro|CAN_RF1R_FULL1_Pos
DECL|CAN_RF1R_FULL1|macro|CAN_RF1R_FULL1
DECL|CAN_RF1R_RFOM1_Msk|macro|CAN_RF1R_RFOM1_Msk
DECL|CAN_RF1R_RFOM1_Pos|macro|CAN_RF1R_RFOM1_Pos
DECL|CAN_RF1R_RFOM1|macro|CAN_RF1R_RFOM1
DECL|CAN_RI0R_EXID_Msk|macro|CAN_RI0R_EXID_Msk
DECL|CAN_RI0R_EXID_Pos|macro|CAN_RI0R_EXID_Pos
DECL|CAN_RI0R_EXID|macro|CAN_RI0R_EXID
DECL|CAN_RI0R_IDE_Msk|macro|CAN_RI0R_IDE_Msk
DECL|CAN_RI0R_IDE_Pos|macro|CAN_RI0R_IDE_Pos
DECL|CAN_RI0R_IDE|macro|CAN_RI0R_IDE
DECL|CAN_RI0R_RTR_Msk|macro|CAN_RI0R_RTR_Msk
DECL|CAN_RI0R_RTR_Pos|macro|CAN_RI0R_RTR_Pos
DECL|CAN_RI0R_RTR|macro|CAN_RI0R_RTR
DECL|CAN_RI0R_STID_Msk|macro|CAN_RI0R_STID_Msk
DECL|CAN_RI0R_STID_Pos|macro|CAN_RI0R_STID_Pos
DECL|CAN_RI0R_STID|macro|CAN_RI0R_STID
DECL|CAN_RI1R_EXID_Msk|macro|CAN_RI1R_EXID_Msk
DECL|CAN_RI1R_EXID_Pos|macro|CAN_RI1R_EXID_Pos
DECL|CAN_RI1R_EXID|macro|CAN_RI1R_EXID
DECL|CAN_RI1R_IDE_Msk|macro|CAN_RI1R_IDE_Msk
DECL|CAN_RI1R_IDE_Pos|macro|CAN_RI1R_IDE_Pos
DECL|CAN_RI1R_IDE|macro|CAN_RI1R_IDE
DECL|CAN_RI1R_RTR_Msk|macro|CAN_RI1R_RTR_Msk
DECL|CAN_RI1R_RTR_Pos|macro|CAN_RI1R_RTR_Pos
DECL|CAN_RI1R_RTR|macro|CAN_RI1R_RTR
DECL|CAN_RI1R_STID_Msk|macro|CAN_RI1R_STID_Msk
DECL|CAN_RI1R_STID_Pos|macro|CAN_RI1R_STID_Pos
DECL|CAN_RI1R_STID|macro|CAN_RI1R_STID
DECL|CAN_TDH0R_DATA4_Msk|macro|CAN_TDH0R_DATA4_Msk
DECL|CAN_TDH0R_DATA4_Pos|macro|CAN_TDH0R_DATA4_Pos
DECL|CAN_TDH0R_DATA4|macro|CAN_TDH0R_DATA4
DECL|CAN_TDH0R_DATA5_Msk|macro|CAN_TDH0R_DATA5_Msk
DECL|CAN_TDH0R_DATA5_Pos|macro|CAN_TDH0R_DATA5_Pos
DECL|CAN_TDH0R_DATA5|macro|CAN_TDH0R_DATA5
DECL|CAN_TDH0R_DATA6_Msk|macro|CAN_TDH0R_DATA6_Msk
DECL|CAN_TDH0R_DATA6_Pos|macro|CAN_TDH0R_DATA6_Pos
DECL|CAN_TDH0R_DATA6|macro|CAN_TDH0R_DATA6
DECL|CAN_TDH0R_DATA7_Msk|macro|CAN_TDH0R_DATA7_Msk
DECL|CAN_TDH0R_DATA7_Pos|macro|CAN_TDH0R_DATA7_Pos
DECL|CAN_TDH0R_DATA7|macro|CAN_TDH0R_DATA7
DECL|CAN_TDH1R_DATA4_Msk|macro|CAN_TDH1R_DATA4_Msk
DECL|CAN_TDH1R_DATA4_Pos|macro|CAN_TDH1R_DATA4_Pos
DECL|CAN_TDH1R_DATA4|macro|CAN_TDH1R_DATA4
DECL|CAN_TDH1R_DATA5_Msk|macro|CAN_TDH1R_DATA5_Msk
DECL|CAN_TDH1R_DATA5_Pos|macro|CAN_TDH1R_DATA5_Pos
DECL|CAN_TDH1R_DATA5|macro|CAN_TDH1R_DATA5
DECL|CAN_TDH1R_DATA6_Msk|macro|CAN_TDH1R_DATA6_Msk
DECL|CAN_TDH1R_DATA6_Pos|macro|CAN_TDH1R_DATA6_Pos
DECL|CAN_TDH1R_DATA6|macro|CAN_TDH1R_DATA6
DECL|CAN_TDH1R_DATA7_Msk|macro|CAN_TDH1R_DATA7_Msk
DECL|CAN_TDH1R_DATA7_Pos|macro|CAN_TDH1R_DATA7_Pos
DECL|CAN_TDH1R_DATA7|macro|CAN_TDH1R_DATA7
DECL|CAN_TDH2R_DATA4_Msk|macro|CAN_TDH2R_DATA4_Msk
DECL|CAN_TDH2R_DATA4_Pos|macro|CAN_TDH2R_DATA4_Pos
DECL|CAN_TDH2R_DATA4|macro|CAN_TDH2R_DATA4
DECL|CAN_TDH2R_DATA5_Msk|macro|CAN_TDH2R_DATA5_Msk
DECL|CAN_TDH2R_DATA5_Pos|macro|CAN_TDH2R_DATA5_Pos
DECL|CAN_TDH2R_DATA5|macro|CAN_TDH2R_DATA5
DECL|CAN_TDH2R_DATA6_Msk|macro|CAN_TDH2R_DATA6_Msk
DECL|CAN_TDH2R_DATA6_Pos|macro|CAN_TDH2R_DATA6_Pos
DECL|CAN_TDH2R_DATA6|macro|CAN_TDH2R_DATA6
DECL|CAN_TDH2R_DATA7_Msk|macro|CAN_TDH2R_DATA7_Msk
DECL|CAN_TDH2R_DATA7_Pos|macro|CAN_TDH2R_DATA7_Pos
DECL|CAN_TDH2R_DATA7|macro|CAN_TDH2R_DATA7
DECL|CAN_TDL0R_DATA0_Msk|macro|CAN_TDL0R_DATA0_Msk
DECL|CAN_TDL0R_DATA0_Pos|macro|CAN_TDL0R_DATA0_Pos
DECL|CAN_TDL0R_DATA0|macro|CAN_TDL0R_DATA0
DECL|CAN_TDL0R_DATA1_Msk|macro|CAN_TDL0R_DATA1_Msk
DECL|CAN_TDL0R_DATA1_Pos|macro|CAN_TDL0R_DATA1_Pos
DECL|CAN_TDL0R_DATA1|macro|CAN_TDL0R_DATA1
DECL|CAN_TDL0R_DATA2_Msk|macro|CAN_TDL0R_DATA2_Msk
DECL|CAN_TDL0R_DATA2_Pos|macro|CAN_TDL0R_DATA2_Pos
DECL|CAN_TDL0R_DATA2|macro|CAN_TDL0R_DATA2
DECL|CAN_TDL0R_DATA3_Msk|macro|CAN_TDL0R_DATA3_Msk
DECL|CAN_TDL0R_DATA3_Pos|macro|CAN_TDL0R_DATA3_Pos
DECL|CAN_TDL0R_DATA3|macro|CAN_TDL0R_DATA3
DECL|CAN_TDL1R_DATA0_Msk|macro|CAN_TDL1R_DATA0_Msk
DECL|CAN_TDL1R_DATA0_Pos|macro|CAN_TDL1R_DATA0_Pos
DECL|CAN_TDL1R_DATA0|macro|CAN_TDL1R_DATA0
DECL|CAN_TDL1R_DATA1_Msk|macro|CAN_TDL1R_DATA1_Msk
DECL|CAN_TDL1R_DATA1_Pos|macro|CAN_TDL1R_DATA1_Pos
DECL|CAN_TDL1R_DATA1|macro|CAN_TDL1R_DATA1
DECL|CAN_TDL1R_DATA2_Msk|macro|CAN_TDL1R_DATA2_Msk
DECL|CAN_TDL1R_DATA2_Pos|macro|CAN_TDL1R_DATA2_Pos
DECL|CAN_TDL1R_DATA2|macro|CAN_TDL1R_DATA2
DECL|CAN_TDL1R_DATA3_Msk|macro|CAN_TDL1R_DATA3_Msk
DECL|CAN_TDL1R_DATA3_Pos|macro|CAN_TDL1R_DATA3_Pos
DECL|CAN_TDL1R_DATA3|macro|CAN_TDL1R_DATA3
DECL|CAN_TDL2R_DATA0_Msk|macro|CAN_TDL2R_DATA0_Msk
DECL|CAN_TDL2R_DATA0_Pos|macro|CAN_TDL2R_DATA0_Pos
DECL|CAN_TDL2R_DATA0|macro|CAN_TDL2R_DATA0
DECL|CAN_TDL2R_DATA1_Msk|macro|CAN_TDL2R_DATA1_Msk
DECL|CAN_TDL2R_DATA1_Pos|macro|CAN_TDL2R_DATA1_Pos
DECL|CAN_TDL2R_DATA1|macro|CAN_TDL2R_DATA1
DECL|CAN_TDL2R_DATA2_Msk|macro|CAN_TDL2R_DATA2_Msk
DECL|CAN_TDL2R_DATA2_Pos|macro|CAN_TDL2R_DATA2_Pos
DECL|CAN_TDL2R_DATA2|macro|CAN_TDL2R_DATA2
DECL|CAN_TDL2R_DATA3_Msk|macro|CAN_TDL2R_DATA3_Msk
DECL|CAN_TDL2R_DATA3_Pos|macro|CAN_TDL2R_DATA3_Pos
DECL|CAN_TDL2R_DATA3|macro|CAN_TDL2R_DATA3
DECL|CAN_TDT0R_DLC_Msk|macro|CAN_TDT0R_DLC_Msk
DECL|CAN_TDT0R_DLC_Pos|macro|CAN_TDT0R_DLC_Pos
DECL|CAN_TDT0R_DLC|macro|CAN_TDT0R_DLC
DECL|CAN_TDT0R_TGT_Msk|macro|CAN_TDT0R_TGT_Msk
DECL|CAN_TDT0R_TGT_Pos|macro|CAN_TDT0R_TGT_Pos
DECL|CAN_TDT0R_TGT|macro|CAN_TDT0R_TGT
DECL|CAN_TDT0R_TIME_Msk|macro|CAN_TDT0R_TIME_Msk
DECL|CAN_TDT0R_TIME_Pos|macro|CAN_TDT0R_TIME_Pos
DECL|CAN_TDT0R_TIME|macro|CAN_TDT0R_TIME
DECL|CAN_TDT1R_DLC_Msk|macro|CAN_TDT1R_DLC_Msk
DECL|CAN_TDT1R_DLC_Pos|macro|CAN_TDT1R_DLC_Pos
DECL|CAN_TDT1R_DLC|macro|CAN_TDT1R_DLC
DECL|CAN_TDT1R_TGT_Msk|macro|CAN_TDT1R_TGT_Msk
DECL|CAN_TDT1R_TGT_Pos|macro|CAN_TDT1R_TGT_Pos
DECL|CAN_TDT1R_TGT|macro|CAN_TDT1R_TGT
DECL|CAN_TDT1R_TIME_Msk|macro|CAN_TDT1R_TIME_Msk
DECL|CAN_TDT1R_TIME_Pos|macro|CAN_TDT1R_TIME_Pos
DECL|CAN_TDT1R_TIME|macro|CAN_TDT1R_TIME
DECL|CAN_TDT2R_DLC_Msk|macro|CAN_TDT2R_DLC_Msk
DECL|CAN_TDT2R_DLC_Pos|macro|CAN_TDT2R_DLC_Pos
DECL|CAN_TDT2R_DLC|macro|CAN_TDT2R_DLC
DECL|CAN_TDT2R_TGT_Msk|macro|CAN_TDT2R_TGT_Msk
DECL|CAN_TDT2R_TGT_Pos|macro|CAN_TDT2R_TGT_Pos
DECL|CAN_TDT2R_TGT|macro|CAN_TDT2R_TGT
DECL|CAN_TDT2R_TIME_Msk|macro|CAN_TDT2R_TIME_Msk
DECL|CAN_TDT2R_TIME_Pos|macro|CAN_TDT2R_TIME_Pos
DECL|CAN_TDT2R_TIME|macro|CAN_TDT2R_TIME
DECL|CAN_TI0R_EXID_Msk|macro|CAN_TI0R_EXID_Msk
DECL|CAN_TI0R_EXID_Pos|macro|CAN_TI0R_EXID_Pos
DECL|CAN_TI0R_EXID|macro|CAN_TI0R_EXID
DECL|CAN_TI0R_IDE_Msk|macro|CAN_TI0R_IDE_Msk
DECL|CAN_TI0R_IDE_Pos|macro|CAN_TI0R_IDE_Pos
DECL|CAN_TI0R_IDE|macro|CAN_TI0R_IDE
DECL|CAN_TI0R_RTR_Msk|macro|CAN_TI0R_RTR_Msk
DECL|CAN_TI0R_RTR_Pos|macro|CAN_TI0R_RTR_Pos
DECL|CAN_TI0R_RTR|macro|CAN_TI0R_RTR
DECL|CAN_TI0R_STID_Msk|macro|CAN_TI0R_STID_Msk
DECL|CAN_TI0R_STID_Pos|macro|CAN_TI0R_STID_Pos
DECL|CAN_TI0R_STID|macro|CAN_TI0R_STID
DECL|CAN_TI0R_TXRQ_Msk|macro|CAN_TI0R_TXRQ_Msk
DECL|CAN_TI0R_TXRQ_Pos|macro|CAN_TI0R_TXRQ_Pos
DECL|CAN_TI0R_TXRQ|macro|CAN_TI0R_TXRQ
DECL|CAN_TI1R_EXID_Msk|macro|CAN_TI1R_EXID_Msk
DECL|CAN_TI1R_EXID_Pos|macro|CAN_TI1R_EXID_Pos
DECL|CAN_TI1R_EXID|macro|CAN_TI1R_EXID
DECL|CAN_TI1R_IDE_Msk|macro|CAN_TI1R_IDE_Msk
DECL|CAN_TI1R_IDE_Pos|macro|CAN_TI1R_IDE_Pos
DECL|CAN_TI1R_IDE|macro|CAN_TI1R_IDE
DECL|CAN_TI1R_RTR_Msk|macro|CAN_TI1R_RTR_Msk
DECL|CAN_TI1R_RTR_Pos|macro|CAN_TI1R_RTR_Pos
DECL|CAN_TI1R_RTR|macro|CAN_TI1R_RTR
DECL|CAN_TI1R_STID_Msk|macro|CAN_TI1R_STID_Msk
DECL|CAN_TI1R_STID_Pos|macro|CAN_TI1R_STID_Pos
DECL|CAN_TI1R_STID|macro|CAN_TI1R_STID
DECL|CAN_TI1R_TXRQ_Msk|macro|CAN_TI1R_TXRQ_Msk
DECL|CAN_TI1R_TXRQ_Pos|macro|CAN_TI1R_TXRQ_Pos
DECL|CAN_TI1R_TXRQ|macro|CAN_TI1R_TXRQ
DECL|CAN_TI2R_EXID_Msk|macro|CAN_TI2R_EXID_Msk
DECL|CAN_TI2R_EXID_Pos|macro|CAN_TI2R_EXID_Pos
DECL|CAN_TI2R_EXID|macro|CAN_TI2R_EXID
DECL|CAN_TI2R_IDE_Msk|macro|CAN_TI2R_IDE_Msk
DECL|CAN_TI2R_IDE_Pos|macro|CAN_TI2R_IDE_Pos
DECL|CAN_TI2R_IDE|macro|CAN_TI2R_IDE
DECL|CAN_TI2R_RTR_Msk|macro|CAN_TI2R_RTR_Msk
DECL|CAN_TI2R_RTR_Pos|macro|CAN_TI2R_RTR_Pos
DECL|CAN_TI2R_RTR|macro|CAN_TI2R_RTR
DECL|CAN_TI2R_STID_Msk|macro|CAN_TI2R_STID_Msk
DECL|CAN_TI2R_STID_Pos|macro|CAN_TI2R_STID_Pos
DECL|CAN_TI2R_STID|macro|CAN_TI2R_STID
DECL|CAN_TI2R_TXRQ_Msk|macro|CAN_TI2R_TXRQ_Msk
DECL|CAN_TI2R_TXRQ_Pos|macro|CAN_TI2R_TXRQ_Pos
DECL|CAN_TI2R_TXRQ|macro|CAN_TI2R_TXRQ
DECL|CAN_TSR_ABRQ0_Msk|macro|CAN_TSR_ABRQ0_Msk
DECL|CAN_TSR_ABRQ0_Pos|macro|CAN_TSR_ABRQ0_Pos
DECL|CAN_TSR_ABRQ0|macro|CAN_TSR_ABRQ0
DECL|CAN_TSR_ABRQ1_Msk|macro|CAN_TSR_ABRQ1_Msk
DECL|CAN_TSR_ABRQ1_Pos|macro|CAN_TSR_ABRQ1_Pos
DECL|CAN_TSR_ABRQ1|macro|CAN_TSR_ABRQ1
DECL|CAN_TSR_ABRQ2_Msk|macro|CAN_TSR_ABRQ2_Msk
DECL|CAN_TSR_ABRQ2_Pos|macro|CAN_TSR_ABRQ2_Pos
DECL|CAN_TSR_ABRQ2|macro|CAN_TSR_ABRQ2
DECL|CAN_TSR_ALST0_Msk|macro|CAN_TSR_ALST0_Msk
DECL|CAN_TSR_ALST0_Pos|macro|CAN_TSR_ALST0_Pos
DECL|CAN_TSR_ALST0|macro|CAN_TSR_ALST0
DECL|CAN_TSR_ALST1_Msk|macro|CAN_TSR_ALST1_Msk
DECL|CAN_TSR_ALST1_Pos|macro|CAN_TSR_ALST1_Pos
DECL|CAN_TSR_ALST1|macro|CAN_TSR_ALST1
DECL|CAN_TSR_ALST2_Msk|macro|CAN_TSR_ALST2_Msk
DECL|CAN_TSR_ALST2_Pos|macro|CAN_TSR_ALST2_Pos
DECL|CAN_TSR_ALST2|macro|CAN_TSR_ALST2
DECL|CAN_TSR_CODE_Msk|macro|CAN_TSR_CODE_Msk
DECL|CAN_TSR_CODE_Pos|macro|CAN_TSR_CODE_Pos
DECL|CAN_TSR_CODE|macro|CAN_TSR_CODE
DECL|CAN_TSR_LOW0_Msk|macro|CAN_TSR_LOW0_Msk
DECL|CAN_TSR_LOW0_Pos|macro|CAN_TSR_LOW0_Pos
DECL|CAN_TSR_LOW0|macro|CAN_TSR_LOW0
DECL|CAN_TSR_LOW1_Msk|macro|CAN_TSR_LOW1_Msk
DECL|CAN_TSR_LOW1_Pos|macro|CAN_TSR_LOW1_Pos
DECL|CAN_TSR_LOW1|macro|CAN_TSR_LOW1
DECL|CAN_TSR_LOW2_Msk|macro|CAN_TSR_LOW2_Msk
DECL|CAN_TSR_LOW2_Pos|macro|CAN_TSR_LOW2_Pos
DECL|CAN_TSR_LOW2|macro|CAN_TSR_LOW2
DECL|CAN_TSR_LOW_Msk|macro|CAN_TSR_LOW_Msk
DECL|CAN_TSR_LOW_Pos|macro|CAN_TSR_LOW_Pos
DECL|CAN_TSR_LOW|macro|CAN_TSR_LOW
DECL|CAN_TSR_RQCP0_Msk|macro|CAN_TSR_RQCP0_Msk
DECL|CAN_TSR_RQCP0_Pos|macro|CAN_TSR_RQCP0_Pos
DECL|CAN_TSR_RQCP0|macro|CAN_TSR_RQCP0
DECL|CAN_TSR_RQCP1_Msk|macro|CAN_TSR_RQCP1_Msk
DECL|CAN_TSR_RQCP1_Pos|macro|CAN_TSR_RQCP1_Pos
DECL|CAN_TSR_RQCP1|macro|CAN_TSR_RQCP1
DECL|CAN_TSR_RQCP2_Msk|macro|CAN_TSR_RQCP2_Msk
DECL|CAN_TSR_RQCP2_Pos|macro|CAN_TSR_RQCP2_Pos
DECL|CAN_TSR_RQCP2|macro|CAN_TSR_RQCP2
DECL|CAN_TSR_TERR0_Msk|macro|CAN_TSR_TERR0_Msk
DECL|CAN_TSR_TERR0_Pos|macro|CAN_TSR_TERR0_Pos
DECL|CAN_TSR_TERR0|macro|CAN_TSR_TERR0
DECL|CAN_TSR_TERR1_Msk|macro|CAN_TSR_TERR1_Msk
DECL|CAN_TSR_TERR1_Pos|macro|CAN_TSR_TERR1_Pos
DECL|CAN_TSR_TERR1|macro|CAN_TSR_TERR1
DECL|CAN_TSR_TERR2_Msk|macro|CAN_TSR_TERR2_Msk
DECL|CAN_TSR_TERR2_Pos|macro|CAN_TSR_TERR2_Pos
DECL|CAN_TSR_TERR2|macro|CAN_TSR_TERR2
DECL|CAN_TSR_TME0_Msk|macro|CAN_TSR_TME0_Msk
DECL|CAN_TSR_TME0_Pos|macro|CAN_TSR_TME0_Pos
DECL|CAN_TSR_TME0|macro|CAN_TSR_TME0
DECL|CAN_TSR_TME1_Msk|macro|CAN_TSR_TME1_Msk
DECL|CAN_TSR_TME1_Pos|macro|CAN_TSR_TME1_Pos
DECL|CAN_TSR_TME1|macro|CAN_TSR_TME1
DECL|CAN_TSR_TME2_Msk|macro|CAN_TSR_TME2_Msk
DECL|CAN_TSR_TME2_Pos|macro|CAN_TSR_TME2_Pos
DECL|CAN_TSR_TME2|macro|CAN_TSR_TME2
DECL|CAN_TSR_TME_Msk|macro|CAN_TSR_TME_Msk
DECL|CAN_TSR_TME_Pos|macro|CAN_TSR_TME_Pos
DECL|CAN_TSR_TME|macro|CAN_TSR_TME
DECL|CAN_TSR_TXOK0_Msk|macro|CAN_TSR_TXOK0_Msk
DECL|CAN_TSR_TXOK0_Pos|macro|CAN_TSR_TXOK0_Pos
DECL|CAN_TSR_TXOK0|macro|CAN_TSR_TXOK0
DECL|CAN_TSR_TXOK1_Msk|macro|CAN_TSR_TXOK1_Msk
DECL|CAN_TSR_TXOK1_Pos|macro|CAN_TSR_TXOK1_Pos
DECL|CAN_TSR_TXOK1|macro|CAN_TSR_TXOK1
DECL|CAN_TSR_TXOK2_Msk|macro|CAN_TSR_TXOK2_Msk
DECL|CAN_TSR_TXOK2_Pos|macro|CAN_TSR_TXOK2_Pos
DECL|CAN_TSR_TXOK2|macro|CAN_TSR_TXOK2
DECL|CAN_TxMailBox_TypeDef|typedef|} CAN_TxMailBox_TypeDef;
DECL|CAN_TypeDef|typedef|} CAN_TypeDef;
DECL|CCER|member|__IO uint32_t CCER; /*!< TIM capture/compare enable register, Address offset: 0x20 */
DECL|CCMDATARAM_BASE|macro|CCMDATARAM_BASE
DECL|CCMDATARAM_END|macro|CCMDATARAM_END
DECL|CCMR1|member|__IO uint32_t CCMR1; /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
DECL|CCMR2|member|__IO uint32_t CCMR2; /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
DECL|CCR1|member|__IO uint32_t CCR1; /*!< TIM capture/compare register 1, Address offset: 0x34 */
DECL|CCR2|member|__IO uint32_t CCR2; /*!< TIM capture/compare register 2, Address offset: 0x38 */
DECL|CCR3|member|__IO uint32_t CCR3; /*!< TIM capture/compare register 3, Address offset: 0x3C */
DECL|CCR4|member|__IO uint32_t CCR4; /*!< TIM capture/compare register 4, Address offset: 0x40 */
DECL|CCR|member|__IO uint32_t CCR; /*!< ADC common control register, Address offset: ADC1 base address + 0x304 */
DECL|CCR|member|__IO uint32_t CCR; /*!< DSI HOST Clock Control Register, Address offset: 0x08 */
DECL|CCR|member|__IO uint32_t CCR; /*!< I2C Clock control register, Address offset: 0x1C */
DECL|CCR|member|__IO uint32_t CCR; /*!< QUADSPI Communication Configuration register, Address offset: 0x14 */
DECL|CDR|member|__IO uint32_t CDR; /*!< ADC common regular data register for dual
DECL|CDSR|member|__IO uint32_t CDSR; /*!< LTDC Current Display Status Register, Address offset: 0x48 */
DECL|CFBAR|member|__IO uint32_t CFBAR; /*!< LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC */
DECL|CFBLNR|member|__IO uint32_t CFBLNR; /*!< LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 */
DECL|CFBLR|member|__IO uint32_t CFBLR; /*!< LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 */
DECL|CFGR|member|__IO uint32_t CFGR; /*!< RCC clock configuration register, Address offset: 0x08 */
DECL|CFR|member|__IO uint32_t CFR; /*!< WWDG Configuration register, Address offset: 0x04 */
DECL|CID|member|__IO uint32_t CID; /*!< User ID Register 03Ch */
DECL|CIR|member|__IO uint32_t CIR; /*!< RCC clock interrupt register, Address offset: 0x0C */
DECL|CKCR|member|__IO uint32_t CKCR; /*!< LTDC Layerx Color Keying Configuration Register Address offset: 0x90 */
DECL|CLCR|member|__IO uint32_t CLCR; /*!< DSI Host Clock Lane Configuration Register, Address offset: 0x94 */
DECL|CLKCR|member|__IO uint32_t CLKCR; /*!< SDI clock control register, Address offset: 0x04 */
DECL|CLRFR|member|__IO uint32_t CLRFR; /*!< SAI block x clear flag register, Address offset: 0x1C */
DECL|CLTCR|member|__IO uint32_t CLTCR; /*!< DSI Host Clock Lane Timer Configuration Register, Address offset: 0x98 */
DECL|CLUTWR|member|__IO uint32_t CLUTWR; /*!< LTDC Layerx CLUT Write Register Address offset: 0x144*/
DECL|CMCR|member|__IO uint32_t CMCR; /*!< DSI Host Command Mode Configuration Register, Address offset: 0x68 */
DECL|CMD|member|__IO uint32_t CMD; /*!< SDIO command register, Address offset: 0x0C */
DECL|CMPCR|member|__IO uint32_t CMPCR; /*!< SYSCFG Compensation cell control register, Address offset: 0x20 */
DECL|CNT|member|__IO uint32_t CNT; /*!< TIM counter register, Address offset: 0x24 */
DECL|CPSR|member|__IO uint32_t CPSR; /*!< LTDC Current Position Status Register, Address offset: 0x44 */
DECL|CR1|member|__IO uint32_t CR1; /*!< ADC control register 1, Address offset: 0x04 */
DECL|CR1|member|__IO uint32_t CR1; /*!< I2C Control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< SAI block x configuration register 1, Address offset: 0x04 */
DECL|CR1|member|__IO uint32_t CR1; /*!< SPI control register 1 (not used in I2S mode), Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< TIM control register 1, Address offset: 0x00 */
DECL|CR1|member|__IO uint32_t CR1; /*!< USART Control register 1, Address offset: 0x0C */
DECL|CR2|member|__IO uint32_t CR2; /*!< ADC control register 2, Address offset: 0x08 */
DECL|CR2|member|__IO uint32_t CR2; /*!< I2C Control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< SAI block x configuration register 2, Address offset: 0x08 */
DECL|CR2|member|__IO uint32_t CR2; /*!< SPI control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< TIM control register 2, Address offset: 0x04 */
DECL|CR2|member|__IO uint32_t CR2; /*!< USART Control register 2, Address offset: 0x10 */
DECL|CR3|member|__IO uint32_t CR3; /*!< USART Control register 3, Address offset: 0x14 */
DECL|CRCPR|member|__IO uint32_t CRCPR; /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
DECL|CRC_BASE|macro|CRC_BASE
DECL|CRC_CR_RESET_Msk|macro|CRC_CR_RESET_Msk
DECL|CRC_CR_RESET_Pos|macro|CRC_CR_RESET_Pos
DECL|CRC_CR_RESET|macro|CRC_CR_RESET
DECL|CRC_DR_DR_Msk|macro|CRC_DR_DR_Msk
DECL|CRC_DR_DR_Pos|macro|CRC_DR_DR_Pos
DECL|CRC_DR_DR|macro|CRC_DR_DR
DECL|CRC_IDR_IDR_Msk|macro|CRC_IDR_IDR_Msk
DECL|CRC_IDR_IDR_Pos|macro|CRC_IDR_IDR_Pos
DECL|CRC_IDR_IDR|macro|CRC_IDR_IDR
DECL|CRC_TypeDef|typedef|} CRC_TypeDef;
DECL|CRC|macro|CRC
DECL|CRYP_BASE|macro|CRYP_BASE
DECL|CRYP_CR_ALGODIR_Msk|macro|CRYP_CR_ALGODIR_Msk
DECL|CRYP_CR_ALGODIR_Pos|macro|CRYP_CR_ALGODIR_Pos
DECL|CRYP_CR_ALGODIR|macro|CRYP_CR_ALGODIR
DECL|CRYP_CR_ALGOMODE_0|macro|CRYP_CR_ALGOMODE_0
DECL|CRYP_CR_ALGOMODE_1|macro|CRYP_CR_ALGOMODE_1
DECL|CRYP_CR_ALGOMODE_2|macro|CRYP_CR_ALGOMODE_2
DECL|CRYP_CR_ALGOMODE_3|macro|CRYP_CR_ALGOMODE_3
DECL|CRYP_CR_ALGOMODE_AES_CBC_Msk|macro|CRYP_CR_ALGOMODE_AES_CBC_Msk
DECL|CRYP_CR_ALGOMODE_AES_CBC_Pos|macro|CRYP_CR_ALGOMODE_AES_CBC_Pos
DECL|CRYP_CR_ALGOMODE_AES_CBC|macro|CRYP_CR_ALGOMODE_AES_CBC
DECL|CRYP_CR_ALGOMODE_AES_CTR_Msk|macro|CRYP_CR_ALGOMODE_AES_CTR_Msk
DECL|CRYP_CR_ALGOMODE_AES_CTR_Pos|macro|CRYP_CR_ALGOMODE_AES_CTR_Pos
DECL|CRYP_CR_ALGOMODE_AES_CTR|macro|CRYP_CR_ALGOMODE_AES_CTR
DECL|CRYP_CR_ALGOMODE_AES_ECB_Msk|macro|CRYP_CR_ALGOMODE_AES_ECB_Msk
DECL|CRYP_CR_ALGOMODE_AES_ECB_Pos|macro|CRYP_CR_ALGOMODE_AES_ECB_Pos
DECL|CRYP_CR_ALGOMODE_AES_ECB|macro|CRYP_CR_ALGOMODE_AES_ECB
DECL|CRYP_CR_ALGOMODE_AES_KEY_Msk|macro|CRYP_CR_ALGOMODE_AES_KEY_Msk
DECL|CRYP_CR_ALGOMODE_AES_KEY_Pos|macro|CRYP_CR_ALGOMODE_AES_KEY_Pos
DECL|CRYP_CR_ALGOMODE_AES_KEY|macro|CRYP_CR_ALGOMODE_AES_KEY
DECL|CRYP_CR_ALGOMODE_DES_CBC_Msk|macro|CRYP_CR_ALGOMODE_DES_CBC_Msk
DECL|CRYP_CR_ALGOMODE_DES_CBC_Pos|macro|CRYP_CR_ALGOMODE_DES_CBC_Pos
DECL|CRYP_CR_ALGOMODE_DES_CBC|macro|CRYP_CR_ALGOMODE_DES_CBC
DECL|CRYP_CR_ALGOMODE_DES_ECB_Msk|macro|CRYP_CR_ALGOMODE_DES_ECB_Msk
DECL|CRYP_CR_ALGOMODE_DES_ECB_Pos|macro|CRYP_CR_ALGOMODE_DES_ECB_Pos
DECL|CRYP_CR_ALGOMODE_DES_ECB|macro|CRYP_CR_ALGOMODE_DES_ECB
DECL|CRYP_CR_ALGOMODE_Msk|macro|CRYP_CR_ALGOMODE_Msk
DECL|CRYP_CR_ALGOMODE_Pos|macro|CRYP_CR_ALGOMODE_Pos
DECL|CRYP_CR_ALGOMODE_TDES_CBC_Msk|macro|CRYP_CR_ALGOMODE_TDES_CBC_Msk
DECL|CRYP_CR_ALGOMODE_TDES_CBC_Pos|macro|CRYP_CR_ALGOMODE_TDES_CBC_Pos
DECL|CRYP_CR_ALGOMODE_TDES_CBC|macro|CRYP_CR_ALGOMODE_TDES_CBC
DECL|CRYP_CR_ALGOMODE_TDES_ECB|macro|CRYP_CR_ALGOMODE_TDES_ECB
DECL|CRYP_CR_ALGOMODE|macro|CRYP_CR_ALGOMODE
DECL|CRYP_CR_CRYPEN_Msk|macro|CRYP_CR_CRYPEN_Msk
DECL|CRYP_CR_CRYPEN_Pos|macro|CRYP_CR_CRYPEN_Pos
DECL|CRYP_CR_CRYPEN|macro|CRYP_CR_CRYPEN
DECL|CRYP_CR_DATATYPE_0|macro|CRYP_CR_DATATYPE_0
DECL|CRYP_CR_DATATYPE_1|macro|CRYP_CR_DATATYPE_1
DECL|CRYP_CR_DATATYPE_Msk|macro|CRYP_CR_DATATYPE_Msk
DECL|CRYP_CR_DATATYPE_Pos|macro|CRYP_CR_DATATYPE_Pos
DECL|CRYP_CR_DATATYPE|macro|CRYP_CR_DATATYPE
DECL|CRYP_CR_FFLUSH_Msk|macro|CRYP_CR_FFLUSH_Msk
DECL|CRYP_CR_FFLUSH_Pos|macro|CRYP_CR_FFLUSH_Pos
DECL|CRYP_CR_FFLUSH|macro|CRYP_CR_FFLUSH
DECL|CRYP_CR_GCM_CCMPH_0|macro|CRYP_CR_GCM_CCMPH_0
DECL|CRYP_CR_GCM_CCMPH_1|macro|CRYP_CR_GCM_CCMPH_1
DECL|CRYP_CR_GCM_CCMPH_Msk|macro|CRYP_CR_GCM_CCMPH_Msk
DECL|CRYP_CR_GCM_CCMPH_Pos|macro|CRYP_CR_GCM_CCMPH_Pos
DECL|CRYP_CR_GCM_CCMPH|macro|CRYP_CR_GCM_CCMPH
DECL|CRYP_CR_KEYSIZE_0|macro|CRYP_CR_KEYSIZE_0
DECL|CRYP_CR_KEYSIZE_1|macro|CRYP_CR_KEYSIZE_1
DECL|CRYP_CR_KEYSIZE_Msk|macro|CRYP_CR_KEYSIZE_Msk
DECL|CRYP_CR_KEYSIZE_Pos|macro|CRYP_CR_KEYSIZE_Pos
DECL|CRYP_CR_KEYSIZE|macro|CRYP_CR_KEYSIZE
DECL|CRYP_DMACR_DIEN_Msk|macro|CRYP_DMACR_DIEN_Msk
DECL|CRYP_DMACR_DIEN_Pos|macro|CRYP_DMACR_DIEN_Pos
DECL|CRYP_DMACR_DIEN|macro|CRYP_DMACR_DIEN
DECL|CRYP_DMACR_DOEN_Msk|macro|CRYP_DMACR_DOEN_Msk
DECL|CRYP_DMACR_DOEN_Pos|macro|CRYP_DMACR_DOEN_Pos
DECL|CRYP_DMACR_DOEN|macro|CRYP_DMACR_DOEN
DECL|CRYP_IMSCR_INIM_Msk|macro|CRYP_IMSCR_INIM_Msk
DECL|CRYP_IMSCR_INIM_Pos|macro|CRYP_IMSCR_INIM_Pos
DECL|CRYP_IMSCR_INIM|macro|CRYP_IMSCR_INIM
DECL|CRYP_IMSCR_OUTIM_Msk|macro|CRYP_IMSCR_OUTIM_Msk
DECL|CRYP_IMSCR_OUTIM_Pos|macro|CRYP_IMSCR_OUTIM_Pos
DECL|CRYP_IMSCR_OUTIM|macro|CRYP_IMSCR_OUTIM
DECL|CRYP_IRQn|enumerator|CRYP_IRQn = 79, /*!< CRYP crypto global interrupt */
DECL|CRYP_MISR_INMIS_Msk|macro|CRYP_MISR_INMIS_Msk
DECL|CRYP_MISR_INMIS_Pos|macro|CRYP_MISR_INMIS_Pos
DECL|CRYP_MISR_INMIS|macro|CRYP_MISR_INMIS
DECL|CRYP_MISR_OUTMIS_Msk|macro|CRYP_MISR_OUTMIS_Msk
DECL|CRYP_MISR_OUTMIS_Pos|macro|CRYP_MISR_OUTMIS_Pos
DECL|CRYP_MISR_OUTMIS|macro|CRYP_MISR_OUTMIS
DECL|CRYP_RISR_INRIS_Msk|macro|CRYP_RISR_INRIS_Msk
DECL|CRYP_RISR_INRIS_Pos|macro|CRYP_RISR_INRIS_Pos
DECL|CRYP_RISR_INRIS|macro|CRYP_RISR_INRIS
DECL|CRYP_RISR_OUTRIS_Msk|macro|CRYP_RISR_OUTRIS_Msk
DECL|CRYP_RISR_OUTRIS_Pos|macro|CRYP_RISR_OUTRIS_Pos
DECL|CRYP_RISR_OUTRIS|macro|CRYP_RISR_OUTRIS
DECL|CRYP_SR_BUSY_Msk|macro|CRYP_SR_BUSY_Msk
DECL|CRYP_SR_BUSY_Pos|macro|CRYP_SR_BUSY_Pos
DECL|CRYP_SR_BUSY|macro|CRYP_SR_BUSY
DECL|CRYP_SR_IFEM_Msk|macro|CRYP_SR_IFEM_Msk
DECL|CRYP_SR_IFEM_Pos|macro|CRYP_SR_IFEM_Pos
DECL|CRYP_SR_IFEM|macro|CRYP_SR_IFEM
DECL|CRYP_SR_IFNF_Msk|macro|CRYP_SR_IFNF_Msk
DECL|CRYP_SR_IFNF_Pos|macro|CRYP_SR_IFNF_Pos
DECL|CRYP_SR_IFNF|macro|CRYP_SR_IFNF
DECL|CRYP_SR_OFFU_Msk|macro|CRYP_SR_OFFU_Msk
DECL|CRYP_SR_OFFU_Pos|macro|CRYP_SR_OFFU_Pos
DECL|CRYP_SR_OFFU|macro|CRYP_SR_OFFU
DECL|CRYP_SR_OFNE_Msk|macro|CRYP_SR_OFNE_Msk
DECL|CRYP_SR_OFNE_Pos|macro|CRYP_SR_OFNE_Pos
DECL|CRYP_SR_OFNE|macro|CRYP_SR_OFNE
DECL|CRYP_TypeDef|typedef|} CRYP_TypeDef;
DECL|CRYP|macro|CRYP
DECL|CR|member|__IO uint32_t CR; /*!< CRC Control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< CRYP control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DAC control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DCMI control register 1, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DMA stream x configuration register */
DECL|CR|member|__IO uint32_t CR; /*!< DMA2D Control Register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< DSI Host Control Register, Address offset: 0x04 */
DECL|CR|member|__IO uint32_t CR; /*!< Debug MCU configuration register, Address offset: 0x04 */
DECL|CR|member|__IO uint32_t CR; /*!< FLASH control register, Address offset: 0x10 */
DECL|CR|member|__IO uint32_t CR; /*!< HASH control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< LTDC Layerx Control Register Address offset: 0x84 */
DECL|CR|member|__IO uint32_t CR; /*!< PWR power control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< QUADSPI Control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RCC clock control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RNG control register, Address offset: 0x00 */
DECL|CR|member|__IO uint32_t CR; /*!< RTC control register, Address offset: 0x08 */
DECL|CR|member|__IO uint32_t CR; /*!< WWDG Control register, Address offset: 0x00 */
DECL|CSGCM0R|member|__IO uint32_t CSGCM0R; /*!< CRYP GCM/GMAC context swap register 0, Address offset: 0x70 */
DECL|CSGCM1R|member|__IO uint32_t CSGCM1R; /*!< CRYP GCM/GMAC context swap register 1, Address offset: 0x74 */
DECL|CSGCM2R|member|__IO uint32_t CSGCM2R; /*!< CRYP GCM/GMAC context swap register 2, Address offset: 0x78 */
DECL|CSGCM3R|member|__IO uint32_t CSGCM3R; /*!< CRYP GCM/GMAC context swap register 3, Address offset: 0x7C */
DECL|CSGCM4R|member|__IO uint32_t CSGCM4R; /*!< CRYP GCM/GMAC context swap register 4, Address offset: 0x80 */
DECL|CSGCM5R|member|__IO uint32_t CSGCM5R; /*!< CRYP GCM/GMAC context swap register 5, Address offset: 0x84 */
DECL|CSGCM6R|member|__IO uint32_t CSGCM6R; /*!< CRYP GCM/GMAC context swap register 6, Address offset: 0x88 */
DECL|CSGCM7R|member|__IO uint32_t CSGCM7R; /*!< CRYP GCM/GMAC context swap register 7, Address offset: 0x8C */
DECL|CSGCMCCM0R|member|__IO uint32_t CSGCMCCM0R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 0, Address offset: 0x50 */
DECL|CSGCMCCM1R|member|__IO uint32_t CSGCMCCM1R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 1, Address offset: 0x54 */
DECL|CSGCMCCM2R|member|__IO uint32_t CSGCMCCM2R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 2, Address offset: 0x58 */
DECL|CSGCMCCM3R|member|__IO uint32_t CSGCMCCM3R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 3, Address offset: 0x5C */
DECL|CSGCMCCM4R|member|__IO uint32_t CSGCMCCM4R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 4, Address offset: 0x60 */
DECL|CSGCMCCM5R|member|__IO uint32_t CSGCMCCM5R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 5, Address offset: 0x64 */
DECL|CSGCMCCM6R|member|__IO uint32_t CSGCMCCM6R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 6, Address offset: 0x68 */
DECL|CSGCMCCM7R|member|__IO uint32_t CSGCMCCM7R; /*!< CRYP GCM/GMAC or CCM/CMAC context swap register 7, Address offset: 0x6C */
DECL|CSR|member|__IO uint32_t CSR; /*!< ADC Common status register, Address offset: ADC1 base address + 0x300 */
DECL|CSR|member|__IO uint32_t CSR; /*!< PWR power control/status register, Address offset: 0x04 */
DECL|CSR|member|__IO uint32_t CSR; /*!< RCC clock control & status register, Address offset: 0x74 */
DECL|CSR|member|__IO uint32_t CSR[54]; /*!< HASH context swap registers, Address offset: 0x0F8-0x1CC */
DECL|CWSIZER|member|__IO uint32_t CWSIZER; /*!< DCMI crop window size, Address offset: 0x24 */
DECL|CWSTRTR|member|__IO uint32_t CWSTRTR; /*!< DCMI crop window start, Address offset: 0x20 */
DECL|DAC1|macro|DAC1
DECL|DAC_BASE|macro|DAC_BASE
DECL|DAC_CHANNEL2_SUPPORT|macro|DAC_CHANNEL2_SUPPORT
DECL|DAC_CR_BOFF1_Msk|macro|DAC_CR_BOFF1_Msk
DECL|DAC_CR_BOFF1_Pos|macro|DAC_CR_BOFF1_Pos
DECL|DAC_CR_BOFF1|macro|DAC_CR_BOFF1
DECL|DAC_CR_BOFF2_Msk|macro|DAC_CR_BOFF2_Msk
DECL|DAC_CR_BOFF2_Pos|macro|DAC_CR_BOFF2_Pos
DECL|DAC_CR_BOFF2|macro|DAC_CR_BOFF2
DECL|DAC_CR_DMAEN1_Msk|macro|DAC_CR_DMAEN1_Msk
DECL|DAC_CR_DMAEN1_Pos|macro|DAC_CR_DMAEN1_Pos
DECL|DAC_CR_DMAEN1|macro|DAC_CR_DMAEN1
DECL|DAC_CR_DMAEN2_Msk|macro|DAC_CR_DMAEN2_Msk
DECL|DAC_CR_DMAEN2_Pos|macro|DAC_CR_DMAEN2_Pos
DECL|DAC_CR_DMAEN2|macro|DAC_CR_DMAEN2
DECL|DAC_CR_DMAUDRIE1_Msk|macro|DAC_CR_DMAUDRIE1_Msk
DECL|DAC_CR_DMAUDRIE1_Pos|macro|DAC_CR_DMAUDRIE1_Pos
DECL|DAC_CR_DMAUDRIE1|macro|DAC_CR_DMAUDRIE1
DECL|DAC_CR_DMAUDRIE2_Msk|macro|DAC_CR_DMAUDRIE2_Msk
DECL|DAC_CR_DMAUDRIE2_Pos|macro|DAC_CR_DMAUDRIE2_Pos
DECL|DAC_CR_DMAUDRIE2|macro|DAC_CR_DMAUDRIE2
DECL|DAC_CR_EN1_Msk|macro|DAC_CR_EN1_Msk
DECL|DAC_CR_EN1_Pos|macro|DAC_CR_EN1_Pos
DECL|DAC_CR_EN1|macro|DAC_CR_EN1
DECL|DAC_CR_EN2_Msk|macro|DAC_CR_EN2_Msk
DECL|DAC_CR_EN2_Pos|macro|DAC_CR_EN2_Pos
DECL|DAC_CR_EN2|macro|DAC_CR_EN2
DECL|DAC_CR_MAMP1_0|macro|DAC_CR_MAMP1_0
DECL|DAC_CR_MAMP1_1|macro|DAC_CR_MAMP1_1
DECL|DAC_CR_MAMP1_2|macro|DAC_CR_MAMP1_2
DECL|DAC_CR_MAMP1_3|macro|DAC_CR_MAMP1_3
DECL|DAC_CR_MAMP1_Msk|macro|DAC_CR_MAMP1_Msk
DECL|DAC_CR_MAMP1_Pos|macro|DAC_CR_MAMP1_Pos
DECL|DAC_CR_MAMP1|macro|DAC_CR_MAMP1
DECL|DAC_CR_MAMP2_0|macro|DAC_CR_MAMP2_0
DECL|DAC_CR_MAMP2_1|macro|DAC_CR_MAMP2_1
DECL|DAC_CR_MAMP2_2|macro|DAC_CR_MAMP2_2
DECL|DAC_CR_MAMP2_3|macro|DAC_CR_MAMP2_3
DECL|DAC_CR_MAMP2_Msk|macro|DAC_CR_MAMP2_Msk
DECL|DAC_CR_MAMP2_Pos|macro|DAC_CR_MAMP2_Pos
DECL|DAC_CR_MAMP2|macro|DAC_CR_MAMP2
DECL|DAC_CR_TEN1_Msk|macro|DAC_CR_TEN1_Msk
DECL|DAC_CR_TEN1_Pos|macro|DAC_CR_TEN1_Pos
DECL|DAC_CR_TEN1|macro|DAC_CR_TEN1
DECL|DAC_CR_TEN2_Msk|macro|DAC_CR_TEN2_Msk
DECL|DAC_CR_TEN2_Pos|macro|DAC_CR_TEN2_Pos
DECL|DAC_CR_TEN2|macro|DAC_CR_TEN2
DECL|DAC_CR_TSEL1_0|macro|DAC_CR_TSEL1_0
DECL|DAC_CR_TSEL1_1|macro|DAC_CR_TSEL1_1
DECL|DAC_CR_TSEL1_2|macro|DAC_CR_TSEL1_2
DECL|DAC_CR_TSEL1_Msk|macro|DAC_CR_TSEL1_Msk
DECL|DAC_CR_TSEL1_Pos|macro|DAC_CR_TSEL1_Pos
DECL|DAC_CR_TSEL1|macro|DAC_CR_TSEL1
DECL|DAC_CR_TSEL2_0|macro|DAC_CR_TSEL2_0
DECL|DAC_CR_TSEL2_1|macro|DAC_CR_TSEL2_1
DECL|DAC_CR_TSEL2_2|macro|DAC_CR_TSEL2_2
DECL|DAC_CR_TSEL2_Msk|macro|DAC_CR_TSEL2_Msk
DECL|DAC_CR_TSEL2_Pos|macro|DAC_CR_TSEL2_Pos
DECL|DAC_CR_TSEL2|macro|DAC_CR_TSEL2
DECL|DAC_CR_WAVE1_0|macro|DAC_CR_WAVE1_0
DECL|DAC_CR_WAVE1_1|macro|DAC_CR_WAVE1_1
DECL|DAC_CR_WAVE1_Msk|macro|DAC_CR_WAVE1_Msk
DECL|DAC_CR_WAVE1_Pos|macro|DAC_CR_WAVE1_Pos
DECL|DAC_CR_WAVE1|macro|DAC_CR_WAVE1
DECL|DAC_CR_WAVE2_0|macro|DAC_CR_WAVE2_0
DECL|DAC_CR_WAVE2_1|macro|DAC_CR_WAVE2_1
DECL|DAC_CR_WAVE2_Msk|macro|DAC_CR_WAVE2_Msk
DECL|DAC_CR_WAVE2_Pos|macro|DAC_CR_WAVE2_Pos
DECL|DAC_CR_WAVE2|macro|DAC_CR_WAVE2
DECL|DAC_DHR12L1_DACC1DHR_Msk|macro|DAC_DHR12L1_DACC1DHR_Msk
DECL|DAC_DHR12L1_DACC1DHR_Pos|macro|DAC_DHR12L1_DACC1DHR_Pos
DECL|DAC_DHR12L1_DACC1DHR|macro|DAC_DHR12L1_DACC1DHR
DECL|DAC_DHR12L2_DACC2DHR_Msk|macro|DAC_DHR12L2_DACC2DHR_Msk
DECL|DAC_DHR12L2_DACC2DHR_Pos|macro|DAC_DHR12L2_DACC2DHR_Pos
DECL|DAC_DHR12L2_DACC2DHR|macro|DAC_DHR12L2_DACC2DHR
DECL|DAC_DHR12LD_DACC1DHR_Msk|macro|DAC_DHR12LD_DACC1DHR_Msk
DECL|DAC_DHR12LD_DACC1DHR_Pos|macro|DAC_DHR12LD_DACC1DHR_Pos
DECL|DAC_DHR12LD_DACC1DHR|macro|DAC_DHR12LD_DACC1DHR
DECL|DAC_DHR12LD_DACC2DHR_Msk|macro|DAC_DHR12LD_DACC2DHR_Msk
DECL|DAC_DHR12LD_DACC2DHR_Pos|macro|DAC_DHR12LD_DACC2DHR_Pos
DECL|DAC_DHR12LD_DACC2DHR|macro|DAC_DHR12LD_DACC2DHR
DECL|DAC_DHR12R1_DACC1DHR_Msk|macro|DAC_DHR12R1_DACC1DHR_Msk
DECL|DAC_DHR12R1_DACC1DHR_Pos|macro|DAC_DHR12R1_DACC1DHR_Pos
DECL|DAC_DHR12R1_DACC1DHR|macro|DAC_DHR12R1_DACC1DHR
DECL|DAC_DHR12R2_DACC2DHR_Msk|macro|DAC_DHR12R2_DACC2DHR_Msk
DECL|DAC_DHR12R2_DACC2DHR_Pos|macro|DAC_DHR12R2_DACC2DHR_Pos
DECL|DAC_DHR12R2_DACC2DHR|macro|DAC_DHR12R2_DACC2DHR
DECL|DAC_DHR12RD_DACC1DHR_Msk|macro|DAC_DHR12RD_DACC1DHR_Msk
DECL|DAC_DHR12RD_DACC1DHR_Pos|macro|DAC_DHR12RD_DACC1DHR_Pos
DECL|DAC_DHR12RD_DACC1DHR|macro|DAC_DHR12RD_DACC1DHR
DECL|DAC_DHR12RD_DACC2DHR_Msk|macro|DAC_DHR12RD_DACC2DHR_Msk
DECL|DAC_DHR12RD_DACC2DHR_Pos|macro|DAC_DHR12RD_DACC2DHR_Pos
DECL|DAC_DHR12RD_DACC2DHR|macro|DAC_DHR12RD_DACC2DHR
DECL|DAC_DHR8R1_DACC1DHR_Msk|macro|DAC_DHR8R1_DACC1DHR_Msk
DECL|DAC_DHR8R1_DACC1DHR_Pos|macro|DAC_DHR8R1_DACC1DHR_Pos
DECL|DAC_DHR8R1_DACC1DHR|macro|DAC_DHR8R1_DACC1DHR
DECL|DAC_DHR8R2_DACC2DHR_Msk|macro|DAC_DHR8R2_DACC2DHR_Msk
DECL|DAC_DHR8R2_DACC2DHR_Pos|macro|DAC_DHR8R2_DACC2DHR_Pos
DECL|DAC_DHR8R2_DACC2DHR|macro|DAC_DHR8R2_DACC2DHR
DECL|DAC_DHR8RD_DACC1DHR_Msk|macro|DAC_DHR8RD_DACC1DHR_Msk
DECL|DAC_DHR8RD_DACC1DHR_Pos|macro|DAC_DHR8RD_DACC1DHR_Pos
DECL|DAC_DHR8RD_DACC1DHR|macro|DAC_DHR8RD_DACC1DHR
DECL|DAC_DHR8RD_DACC2DHR_Msk|macro|DAC_DHR8RD_DACC2DHR_Msk
DECL|DAC_DHR8RD_DACC2DHR_Pos|macro|DAC_DHR8RD_DACC2DHR_Pos
DECL|DAC_DHR8RD_DACC2DHR|macro|DAC_DHR8RD_DACC2DHR
DECL|DAC_DOR1_DACC1DOR_Msk|macro|DAC_DOR1_DACC1DOR_Msk
DECL|DAC_DOR1_DACC1DOR_Pos|macro|DAC_DOR1_DACC1DOR_Pos
DECL|DAC_DOR1_DACC1DOR|macro|DAC_DOR1_DACC1DOR
DECL|DAC_DOR2_DACC2DOR_Msk|macro|DAC_DOR2_DACC2DOR_Msk
DECL|DAC_DOR2_DACC2DOR_Pos|macro|DAC_DOR2_DACC2DOR_Pos
DECL|DAC_DOR2_DACC2DOR|macro|DAC_DOR2_DACC2DOR
DECL|DAC_SR_DMAUDR1_Msk|macro|DAC_SR_DMAUDR1_Msk
DECL|DAC_SR_DMAUDR1_Pos|macro|DAC_SR_DMAUDR1_Pos
DECL|DAC_SR_DMAUDR1|macro|DAC_SR_DMAUDR1
DECL|DAC_SR_DMAUDR2_Msk|macro|DAC_SR_DMAUDR2_Msk
DECL|DAC_SR_DMAUDR2_Pos|macro|DAC_SR_DMAUDR2_Pos
DECL|DAC_SR_DMAUDR2|macro|DAC_SR_DMAUDR2
DECL|DAC_SWTRIGR_SWTRIG1_Msk|macro|DAC_SWTRIGR_SWTRIG1_Msk
DECL|DAC_SWTRIGR_SWTRIG1_Pos|macro|DAC_SWTRIGR_SWTRIG1_Pos
DECL|DAC_SWTRIGR_SWTRIG1|macro|DAC_SWTRIGR_SWTRIG1
DECL|DAC_SWTRIGR_SWTRIG2_Msk|macro|DAC_SWTRIGR_SWTRIG2_Msk
DECL|DAC_SWTRIGR_SWTRIG2_Pos|macro|DAC_SWTRIGR_SWTRIG2_Pos
DECL|DAC_SWTRIGR_SWTRIG2|macro|DAC_SWTRIGR_SWTRIG2
DECL|DAC_TypeDef|typedef|} DAC_TypeDef;
DECL|DAC|macro|DAC
DECL|DAINTMSK|member|__IO uint32_t DAINTMSK; /*!< dev All Endpoints Itr Mask 81Ch */
DECL|DAINT|member|__IO uint32_t DAINT; /*!< dev All Endpoints Itr Reg 818h */
DECL|DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_CAN1_STOP|macro|DBGMCU_APB1_FZ_DBG_CAN1_STOP
DECL|DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_CAN2_STOP|macro|DBGMCU_APB1_FZ_DBG_CAN2_STOP
DECL|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk|macro|DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk
DECL|DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos|macro|DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos
DECL|DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT|macro|DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT
DECL|DBGMCU_APB1_FZ_DBG_IWDEG_STOP|macro|DBGMCU_APB1_FZ_DBG_IWDEG_STOP
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_IWDG_STOP|macro|DBGMCU_APB1_FZ_DBG_IWDG_STOP
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_RTC_STOP|macro|DBGMCU_APB1_FZ_DBG_RTC_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM12_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM12_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM13_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM13_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM14_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM14_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM2_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM2_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM3_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM3_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM4_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM4_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM5_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM5_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM6_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM6_STOP
DECL|DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_TIM7_STOP|macro|DBGMCU_APB1_FZ_DBG_TIM7_STOP
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos
DECL|DBGMCU_APB1_FZ_DBG_WWDG_STOP|macro|DBGMCU_APB1_FZ_DBG_WWDG_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM10_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM10_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM11_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM11_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM1_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM1_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM8_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM8_STOP
DECL|DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk|macro|DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
DECL|DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos|macro|DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos
DECL|DBGMCU_APB2_FZ_DBG_TIM9_STOP|macro|DBGMCU_APB2_FZ_DBG_TIM9_STOP
DECL|DBGMCU_BASE|macro|DBGMCU_BASE
DECL|DBGMCU_CR_DBG_SLEEP_Msk|macro|DBGMCU_CR_DBG_SLEEP_Msk
DECL|DBGMCU_CR_DBG_SLEEP_Pos|macro|DBGMCU_CR_DBG_SLEEP_Pos
DECL|DBGMCU_CR_DBG_SLEEP|macro|DBGMCU_CR_DBG_SLEEP
DECL|DBGMCU_CR_DBG_STANDBY_Msk|macro|DBGMCU_CR_DBG_STANDBY_Msk
DECL|DBGMCU_CR_DBG_STANDBY_Pos|macro|DBGMCU_CR_DBG_STANDBY_Pos
DECL|DBGMCU_CR_DBG_STANDBY|macro|DBGMCU_CR_DBG_STANDBY
DECL|DBGMCU_CR_DBG_STOP_Msk|macro|DBGMCU_CR_DBG_STOP_Msk
DECL|DBGMCU_CR_DBG_STOP_Pos|macro|DBGMCU_CR_DBG_STOP_Pos
DECL|DBGMCU_CR_DBG_STOP|macro|DBGMCU_CR_DBG_STOP
DECL|DBGMCU_CR_TRACE_IOEN_Msk|macro|DBGMCU_CR_TRACE_IOEN_Msk
DECL|DBGMCU_CR_TRACE_IOEN_Pos|macro|DBGMCU_CR_TRACE_IOEN_Pos
DECL|DBGMCU_CR_TRACE_IOEN|macro|DBGMCU_CR_TRACE_IOEN
DECL|DBGMCU_CR_TRACE_MODE_0|macro|DBGMCU_CR_TRACE_MODE_0
DECL|DBGMCU_CR_TRACE_MODE_1|macro|DBGMCU_CR_TRACE_MODE_1
DECL|DBGMCU_CR_TRACE_MODE_Msk|macro|DBGMCU_CR_TRACE_MODE_Msk
DECL|DBGMCU_CR_TRACE_MODE_Pos|macro|DBGMCU_CR_TRACE_MODE_Pos
DECL|DBGMCU_CR_TRACE_MODE|macro|DBGMCU_CR_TRACE_MODE
DECL|DBGMCU_IDCODE_DEV_ID_Msk|macro|DBGMCU_IDCODE_DEV_ID_Msk
DECL|DBGMCU_IDCODE_DEV_ID_Pos|macro|DBGMCU_IDCODE_DEV_ID_Pos
DECL|DBGMCU_IDCODE_DEV_ID|macro|DBGMCU_IDCODE_DEV_ID
DECL|DBGMCU_IDCODE_REV_ID_Msk|macro|DBGMCU_IDCODE_REV_ID_Msk
DECL|DBGMCU_IDCODE_REV_ID_Pos|macro|DBGMCU_IDCODE_REV_ID_Pos
DECL|DBGMCU_IDCODE_REV_ID|macro|DBGMCU_IDCODE_REV_ID
DECL|DBGMCU_TypeDef|typedef|}DBGMCU_TypeDef;
DECL|DBGMCU|macro|DBGMCU
DECL|DCCR|member|__IO uint32_t DCCR; /*!< LTDC Layerx Default Color Configuration Register Address offset: 0x9C */
DECL|DCFG|member|__IO uint32_t DCFG; /*!< dev Configuration Register 800h */
DECL|DCKCFGR|member|__IO uint32_t DCKCFGR; /*!< RCC Dedicated Clocks configuration register, Address offset: 0x8C */
DECL|DCMI_BASE|macro|DCMI_BASE
DECL|DCMI_CR_BSM_0|macro|DCMI_CR_BSM_0
DECL|DCMI_CR_BSM_1|macro|DCMI_CR_BSM_1
DECL|DCMI_CR_CAPTURE_Msk|macro|DCMI_CR_CAPTURE_Msk
DECL|DCMI_CR_CAPTURE_Pos|macro|DCMI_CR_CAPTURE_Pos
DECL|DCMI_CR_CAPTURE|macro|DCMI_CR_CAPTURE
DECL|DCMI_CR_CM_Msk|macro|DCMI_CR_CM_Msk
DECL|DCMI_CR_CM_Pos|macro|DCMI_CR_CM_Pos
DECL|DCMI_CR_CM|macro|DCMI_CR_CM
DECL|DCMI_CR_CROP_Msk|macro|DCMI_CR_CROP_Msk
DECL|DCMI_CR_CROP_Pos|macro|DCMI_CR_CROP_Pos
DECL|DCMI_CR_CROP|macro|DCMI_CR_CROP
DECL|DCMI_CR_EDM_0|macro|DCMI_CR_EDM_0
DECL|DCMI_CR_EDM_1|macro|DCMI_CR_EDM_1
DECL|DCMI_CR_ENABLE_Msk|macro|DCMI_CR_ENABLE_Msk
DECL|DCMI_CR_ENABLE_Pos|macro|DCMI_CR_ENABLE_Pos
DECL|DCMI_CR_ENABLE|macro|DCMI_CR_ENABLE
DECL|DCMI_CR_ESS_Msk|macro|DCMI_CR_ESS_Msk
DECL|DCMI_CR_ESS_Pos|macro|DCMI_CR_ESS_Pos
DECL|DCMI_CR_ESS|macro|DCMI_CR_ESS
DECL|DCMI_CR_FCRC_0|macro|DCMI_CR_FCRC_0
DECL|DCMI_CR_FCRC_1|macro|DCMI_CR_FCRC_1
DECL|DCMI_CR_HSPOL_Msk|macro|DCMI_CR_HSPOL_Msk
DECL|DCMI_CR_HSPOL_Pos|macro|DCMI_CR_HSPOL_Pos
DECL|DCMI_CR_HSPOL|macro|DCMI_CR_HSPOL
DECL|DCMI_CR_JPEG_Msk|macro|DCMI_CR_JPEG_Msk
DECL|DCMI_CR_JPEG_Pos|macro|DCMI_CR_JPEG_Pos
DECL|DCMI_CR_JPEG|macro|DCMI_CR_JPEG
DECL|DCMI_CR_LSM_Msk|macro|DCMI_CR_LSM_Msk
DECL|DCMI_CR_LSM_Pos|macro|DCMI_CR_LSM_Pos
DECL|DCMI_CR_LSM|macro|DCMI_CR_LSM
DECL|DCMI_CR_OEBS_Msk|macro|DCMI_CR_OEBS_Msk
DECL|DCMI_CR_OEBS_Pos|macro|DCMI_CR_OEBS_Pos
DECL|DCMI_CR_OEBS|macro|DCMI_CR_OEBS
DECL|DCMI_CR_OELS_Msk|macro|DCMI_CR_OELS_Msk
DECL|DCMI_CR_OELS_Pos|macro|DCMI_CR_OELS_Pos
DECL|DCMI_CR_OELS|macro|DCMI_CR_OELS
DECL|DCMI_CR_OUTEN_Msk|macro|DCMI_CR_OUTEN_Msk
DECL|DCMI_CR_OUTEN_Pos|macro|DCMI_CR_OUTEN_Pos
DECL|DCMI_CR_OUTEN|macro|DCMI_CR_OUTEN
DECL|DCMI_CR_PCKPOL_Msk|macro|DCMI_CR_PCKPOL_Msk
DECL|DCMI_CR_PCKPOL_Pos|macro|DCMI_CR_PCKPOL_Pos
DECL|DCMI_CR_PCKPOL|macro|DCMI_CR_PCKPOL
DECL|DCMI_CR_VSPOL_Msk|macro|DCMI_CR_VSPOL_Msk
DECL|DCMI_CR_VSPOL_Pos|macro|DCMI_CR_VSPOL_Pos
DECL|DCMI_CR_VSPOL|macro|DCMI_CR_VSPOL
DECL|DCMI_CWSIZE_CAPCNT_Msk|macro|DCMI_CWSIZE_CAPCNT_Msk
DECL|DCMI_CWSIZE_CAPCNT_Pos|macro|DCMI_CWSIZE_CAPCNT_Pos
DECL|DCMI_CWSIZE_CAPCNT|macro|DCMI_CWSIZE_CAPCNT
DECL|DCMI_CWSIZE_VLINE_Msk|macro|DCMI_CWSIZE_VLINE_Msk
DECL|DCMI_CWSIZE_VLINE_Pos|macro|DCMI_CWSIZE_VLINE_Pos
DECL|DCMI_CWSIZE_VLINE|macro|DCMI_CWSIZE_VLINE
DECL|DCMI_CWSTRT_HOFFCNT_Msk|macro|DCMI_CWSTRT_HOFFCNT_Msk
DECL|DCMI_CWSTRT_HOFFCNT_Pos|macro|DCMI_CWSTRT_HOFFCNT_Pos
DECL|DCMI_CWSTRT_HOFFCNT|macro|DCMI_CWSTRT_HOFFCNT
DECL|DCMI_CWSTRT_VST_Msk|macro|DCMI_CWSTRT_VST_Msk
DECL|DCMI_CWSTRT_VST_Pos|macro|DCMI_CWSTRT_VST_Pos
DECL|DCMI_CWSTRT_VST|macro|DCMI_CWSTRT_VST
DECL|DCMI_DR_BYTE0_Msk|macro|DCMI_DR_BYTE0_Msk
DECL|DCMI_DR_BYTE0_Pos|macro|DCMI_DR_BYTE0_Pos
DECL|DCMI_DR_BYTE0|macro|DCMI_DR_BYTE0
DECL|DCMI_DR_BYTE1_Msk|macro|DCMI_DR_BYTE1_Msk
DECL|DCMI_DR_BYTE1_Pos|macro|DCMI_DR_BYTE1_Pos
DECL|DCMI_DR_BYTE1|macro|DCMI_DR_BYTE1
DECL|DCMI_DR_BYTE2_Msk|macro|DCMI_DR_BYTE2_Msk
DECL|DCMI_DR_BYTE2_Pos|macro|DCMI_DR_BYTE2_Pos
DECL|DCMI_DR_BYTE2|macro|DCMI_DR_BYTE2
DECL|DCMI_DR_BYTE3_Msk|macro|DCMI_DR_BYTE3_Msk
DECL|DCMI_DR_BYTE3_Pos|macro|DCMI_DR_BYTE3_Pos
DECL|DCMI_DR_BYTE3|macro|DCMI_DR_BYTE3
DECL|DCMI_ESCR_FEC_Msk|macro|DCMI_ESCR_FEC_Msk
DECL|DCMI_ESCR_FEC_Pos|macro|DCMI_ESCR_FEC_Pos
DECL|DCMI_ESCR_FEC|macro|DCMI_ESCR_FEC
DECL|DCMI_ESCR_FSC_Msk|macro|DCMI_ESCR_FSC_Msk
DECL|DCMI_ESCR_FSC_Pos|macro|DCMI_ESCR_FSC_Pos
DECL|DCMI_ESCR_FSC|macro|DCMI_ESCR_FSC
DECL|DCMI_ESCR_LEC_Msk|macro|DCMI_ESCR_LEC_Msk
DECL|DCMI_ESCR_LEC_Pos|macro|DCMI_ESCR_LEC_Pos
DECL|DCMI_ESCR_LEC|macro|DCMI_ESCR_LEC
DECL|DCMI_ESCR_LSC_Msk|macro|DCMI_ESCR_LSC_Msk
DECL|DCMI_ESCR_LSC_Pos|macro|DCMI_ESCR_LSC_Pos
DECL|DCMI_ESCR_LSC|macro|DCMI_ESCR_LSC
DECL|DCMI_ESUR_FEU_Msk|macro|DCMI_ESUR_FEU_Msk
DECL|DCMI_ESUR_FEU_Pos|macro|DCMI_ESUR_FEU_Pos
DECL|DCMI_ESUR_FEU|macro|DCMI_ESUR_FEU
DECL|DCMI_ESUR_FSU_Msk|macro|DCMI_ESUR_FSU_Msk
DECL|DCMI_ESUR_FSU_Pos|macro|DCMI_ESUR_FSU_Pos
DECL|DCMI_ESUR_FSU|macro|DCMI_ESUR_FSU
DECL|DCMI_ESUR_LEU_Msk|macro|DCMI_ESUR_LEU_Msk
DECL|DCMI_ESUR_LEU_Pos|macro|DCMI_ESUR_LEU_Pos
DECL|DCMI_ESUR_LEU|macro|DCMI_ESUR_LEU
DECL|DCMI_ESUR_LSU_Msk|macro|DCMI_ESUR_LSU_Msk
DECL|DCMI_ESUR_LSU_Pos|macro|DCMI_ESUR_LSU_Pos
DECL|DCMI_ESUR_LSU|macro|DCMI_ESUR_LSU
DECL|DCMI_ICR_ERR_ISC_Msk|macro|DCMI_ICR_ERR_ISC_Msk
DECL|DCMI_ICR_ERR_ISC_Pos|macro|DCMI_ICR_ERR_ISC_Pos
DECL|DCMI_ICR_ERR_ISC|macro|DCMI_ICR_ERR_ISC
DECL|DCMI_ICR_FRAME_ISC_Msk|macro|DCMI_ICR_FRAME_ISC_Msk
DECL|DCMI_ICR_FRAME_ISC_Pos|macro|DCMI_ICR_FRAME_ISC_Pos
DECL|DCMI_ICR_FRAME_ISC|macro|DCMI_ICR_FRAME_ISC
DECL|DCMI_ICR_LINE_ISC_Msk|macro|DCMI_ICR_LINE_ISC_Msk
DECL|DCMI_ICR_LINE_ISC_Pos|macro|DCMI_ICR_LINE_ISC_Pos
DECL|DCMI_ICR_LINE_ISC|macro|DCMI_ICR_LINE_ISC
DECL|DCMI_ICR_OVF_ISC|macro|DCMI_ICR_OVF_ISC
DECL|DCMI_ICR_OVR_ISC_Msk|macro|DCMI_ICR_OVR_ISC_Msk
DECL|DCMI_ICR_OVR_ISC_Pos|macro|DCMI_ICR_OVR_ISC_Pos
DECL|DCMI_ICR_OVR_ISC|macro|DCMI_ICR_OVR_ISC
DECL|DCMI_ICR_VSYNC_ISC_Msk|macro|DCMI_ICR_VSYNC_ISC_Msk
DECL|DCMI_ICR_VSYNC_ISC_Pos|macro|DCMI_ICR_VSYNC_ISC_Pos
DECL|DCMI_ICR_VSYNC_ISC|macro|DCMI_ICR_VSYNC_ISC
DECL|DCMI_IER_ERR_IE_Msk|macro|DCMI_IER_ERR_IE_Msk
DECL|DCMI_IER_ERR_IE_Pos|macro|DCMI_IER_ERR_IE_Pos
DECL|DCMI_IER_ERR_IE|macro|DCMI_IER_ERR_IE
DECL|DCMI_IER_FRAME_IE_Msk|macro|DCMI_IER_FRAME_IE_Msk
DECL|DCMI_IER_FRAME_IE_Pos|macro|DCMI_IER_FRAME_IE_Pos
DECL|DCMI_IER_FRAME_IE|macro|DCMI_IER_FRAME_IE
DECL|DCMI_IER_LINE_IE_Msk|macro|DCMI_IER_LINE_IE_Msk
DECL|DCMI_IER_LINE_IE_Pos|macro|DCMI_IER_LINE_IE_Pos
DECL|DCMI_IER_LINE_IE|macro|DCMI_IER_LINE_IE
DECL|DCMI_IER_OVF_IE|macro|DCMI_IER_OVF_IE
DECL|DCMI_IER_OVR_IE_Msk|macro|DCMI_IER_OVR_IE_Msk
DECL|DCMI_IER_OVR_IE_Pos|macro|DCMI_IER_OVR_IE_Pos
DECL|DCMI_IER_OVR_IE|macro|DCMI_IER_OVR_IE
DECL|DCMI_IER_VSYNC_IE_Msk|macro|DCMI_IER_VSYNC_IE_Msk
DECL|DCMI_IER_VSYNC_IE_Pos|macro|DCMI_IER_VSYNC_IE_Pos
DECL|DCMI_IER_VSYNC_IE|macro|DCMI_IER_VSYNC_IE
DECL|DCMI_IRQn|enumerator|DCMI_IRQn = 78, /*!< DCMI global interrupt */
DECL|DCMI_MISR_ERR_MIS|macro|DCMI_MISR_ERR_MIS
DECL|DCMI_MISR_FRAME_MIS|macro|DCMI_MISR_FRAME_MIS
DECL|DCMI_MISR_LINE_MIS|macro|DCMI_MISR_LINE_MIS
DECL|DCMI_MISR_OVF_MIS|macro|DCMI_MISR_OVF_MIS
DECL|DCMI_MISR_VSYNC_MIS|macro|DCMI_MISR_VSYNC_MIS
DECL|DCMI_MIS_ERR_MIS_Msk|macro|DCMI_MIS_ERR_MIS_Msk
DECL|DCMI_MIS_ERR_MIS_Pos|macro|DCMI_MIS_ERR_MIS_Pos
DECL|DCMI_MIS_ERR_MIS|macro|DCMI_MIS_ERR_MIS
DECL|DCMI_MIS_FRAME_MIS_Msk|macro|DCMI_MIS_FRAME_MIS_Msk
DECL|DCMI_MIS_FRAME_MIS_Pos|macro|DCMI_MIS_FRAME_MIS_Pos
DECL|DCMI_MIS_FRAME_MIS|macro|DCMI_MIS_FRAME_MIS
DECL|DCMI_MIS_LINE_MIS_Msk|macro|DCMI_MIS_LINE_MIS_Msk
DECL|DCMI_MIS_LINE_MIS_Pos|macro|DCMI_MIS_LINE_MIS_Pos
DECL|DCMI_MIS_LINE_MIS|macro|DCMI_MIS_LINE_MIS
DECL|DCMI_MIS_OVR_MIS_Msk|macro|DCMI_MIS_OVR_MIS_Msk
DECL|DCMI_MIS_OVR_MIS_Pos|macro|DCMI_MIS_OVR_MIS_Pos
DECL|DCMI_MIS_OVR_MIS|macro|DCMI_MIS_OVR_MIS
DECL|DCMI_MIS_VSYNC_MIS_Msk|macro|DCMI_MIS_VSYNC_MIS_Msk
DECL|DCMI_MIS_VSYNC_MIS_Pos|macro|DCMI_MIS_VSYNC_MIS_Pos
DECL|DCMI_MIS_VSYNC_MIS|macro|DCMI_MIS_VSYNC_MIS
DECL|DCMI_RISR_ERR_RIS|macro|DCMI_RISR_ERR_RIS
DECL|DCMI_RISR_FRAME_RIS|macro|DCMI_RISR_FRAME_RIS
DECL|DCMI_RISR_LINE_RIS|macro|DCMI_RISR_LINE_RIS
DECL|DCMI_RISR_OVF_RIS|macro|DCMI_RISR_OVF_RIS
DECL|DCMI_RISR_OVR_RIS|macro|DCMI_RISR_OVR_RIS
DECL|DCMI_RISR_VSYNC_RIS|macro|DCMI_RISR_VSYNC_RIS
DECL|DCMI_RIS_ERR_RIS_Msk|macro|DCMI_RIS_ERR_RIS_Msk
DECL|DCMI_RIS_ERR_RIS_Pos|macro|DCMI_RIS_ERR_RIS_Pos
DECL|DCMI_RIS_ERR_RIS|macro|DCMI_RIS_ERR_RIS
DECL|DCMI_RIS_FRAME_RIS_Msk|macro|DCMI_RIS_FRAME_RIS_Msk
DECL|DCMI_RIS_FRAME_RIS_Pos|macro|DCMI_RIS_FRAME_RIS_Pos
DECL|DCMI_RIS_FRAME_RIS|macro|DCMI_RIS_FRAME_RIS
DECL|DCMI_RIS_LINE_RIS_Msk|macro|DCMI_RIS_LINE_RIS_Msk
DECL|DCMI_RIS_LINE_RIS_Pos|macro|DCMI_RIS_LINE_RIS_Pos
DECL|DCMI_RIS_LINE_RIS|macro|DCMI_RIS_LINE_RIS
DECL|DCMI_RIS_OVR_RIS_Msk|macro|DCMI_RIS_OVR_RIS_Msk
DECL|DCMI_RIS_OVR_RIS_Pos|macro|DCMI_RIS_OVR_RIS_Pos
DECL|DCMI_RIS_OVR_RIS|macro|DCMI_RIS_OVR_RIS
DECL|DCMI_RIS_VSYNC_RIS_Msk|macro|DCMI_RIS_VSYNC_RIS_Msk
DECL|DCMI_RIS_VSYNC_RIS_Pos|macro|DCMI_RIS_VSYNC_RIS_Pos
DECL|DCMI_RIS_VSYNC_RIS|macro|DCMI_RIS_VSYNC_RIS
DECL|DCMI_SR_FNE_Msk|macro|DCMI_SR_FNE_Msk
DECL|DCMI_SR_FNE_Pos|macro|DCMI_SR_FNE_Pos
DECL|DCMI_SR_FNE|macro|DCMI_SR_FNE
DECL|DCMI_SR_HSYNC_Msk|macro|DCMI_SR_HSYNC_Msk
DECL|DCMI_SR_HSYNC_Pos|macro|DCMI_SR_HSYNC_Pos
DECL|DCMI_SR_HSYNC|macro|DCMI_SR_HSYNC
DECL|DCMI_SR_VSYNC_Msk|macro|DCMI_SR_VSYNC_Msk
DECL|DCMI_SR_VSYNC_Pos|macro|DCMI_SR_VSYNC_Pos
DECL|DCMI_SR_VSYNC|macro|DCMI_SR_VSYNC
DECL|DCMI_TypeDef|typedef|} DCMI_TypeDef;
DECL|DCMI|macro|DCMI
DECL|DCOUNT|member|__IO const uint32_t DCOUNT; /*!< SDIO data counter register, Address offset: 0x30 */
DECL|DCR|member|__IO uint32_t DCR; /*!< QUADSPI Device Configuration register, Address offset: 0x04 */
DECL|DCR|member|__IO uint32_t DCR; /*!< TIM DMA control register, Address offset: 0x48 */
DECL|DCTL|member|__IO uint32_t DCTL; /*!< dev Control Register 804h */
DECL|DCTRL|member|__IO uint32_t DCTRL; /*!< SDIO data control register, Address offset: 0x2C */
DECL|DEACHINT|member|__IO uint32_t DEACHINT; /*!< dedicated EP interrupt 838h */
DECL|DEACHMSK|member|__IO uint32_t DEACHMSK; /*!< dedicated EP msk 83Ch */
DECL|DHR12L1|member|__IO uint32_t DHR12L1; /*!< DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C */
DECL|DHR12L2|member|__IO uint32_t DHR12L2; /*!< DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 */
DECL|DHR12LD|member|__IO uint32_t DHR12LD; /*!< DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 */
DECL|DHR12R1|member|__IO uint32_t DHR12R1; /*!< DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 */
DECL|DHR12R2|member|__IO uint32_t DHR12R2; /*!< DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 */
DECL|DHR12RD|member|__IO uint32_t DHR12RD; /*!< Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 */
DECL|DHR8R1|member|__IO uint32_t DHR8R1; /*!< DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 */
DECL|DHR8R2|member|__IO uint32_t DHR8R2; /*!< DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C */
DECL|DHR8RD|member|__IO uint32_t DHR8RD; /*!< DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 */
DECL|DIEPCTL|member|__IO uint32_t DIEPCTL; /*!< dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h */
DECL|DIEPDMA|member|__IO uint32_t DIEPDMA; /*!< IN Endpoint DMA Address Reg 900h + (ep_num * 20h) + 14h */
DECL|DIEPEMPMSK|member|__IO uint32_t DIEPEMPMSK; /*!< dev empty msk 834h */
DECL|DIEPINT|member|__IO uint32_t DIEPINT; /*!< dev IN Endpoint Itr Reg 900h + (ep_num * 20h) + 08h */
DECL|DIEPMSK|member|__IO uint32_t DIEPMSK; /*!< dev IN Endpoint Mask 810h */
DECL|DIEPTSIZ|member|__IO uint32_t DIEPTSIZ; /*!< IN Endpoint Txfer Size 900h + (ep_num * 20h) + 10h */
DECL|DIEPTXF0_HNPTXFSIZ|member|__IO uint32_t DIEPTXF0_HNPTXFSIZ; /*!< EP0 / Non Periodic Tx FIFO Size Register 028h */
DECL|DIEPTXF|member|__IO uint32_t DIEPTXF[0x0F]; /*!< dev Periodic Transmit FIFO */
DECL|DIER|member|__IO uint32_t DIER; /*!< TIM DMA/interrupt enable register, Address offset: 0x0C */
DECL|DINEP1MSK|member|__IO uint32_t DINEP1MSK; /*!< dedicated EP mask 844h */
DECL|DIN|member|__IO uint32_t DIN; /*!< HASH data input register, Address offset: 0x04 */
DECL|DLEN|member|__IO uint32_t DLEN; /*!< SDIO data length register, Address offset: 0x28 */
DECL|DLR|member|__IO uint32_t DLR; /*!< QUADSPI Data Length register, Address offset: 0x10 */
DECL|DLTCR|member|__IO uint32_t DLTCR; /*!< DSI Host Data Lane Timer Configuration Register, Address offset: 0x9C */
DECL|DMA1_BASE|macro|DMA1_BASE
DECL|DMA1_Stream0_BASE|macro|DMA1_Stream0_BASE
DECL|DMA1_Stream0_IRQn|enumerator|DMA1_Stream0_IRQn = 11, /*!< DMA1 Stream 0 global Interrupt */
DECL|DMA1_Stream0|macro|DMA1_Stream0
DECL|DMA1_Stream1_BASE|macro|DMA1_Stream1_BASE
DECL|DMA1_Stream1_IRQn|enumerator|DMA1_Stream1_IRQn = 12, /*!< DMA1 Stream 1 global Interrupt */
DECL|DMA1_Stream1|macro|DMA1_Stream1
DECL|DMA1_Stream2_BASE|macro|DMA1_Stream2_BASE
DECL|DMA1_Stream2_IRQn|enumerator|DMA1_Stream2_IRQn = 13, /*!< DMA1 Stream 2 global Interrupt */
DECL|DMA1_Stream2|macro|DMA1_Stream2
DECL|DMA1_Stream3_BASE|macro|DMA1_Stream3_BASE
DECL|DMA1_Stream3_IRQn|enumerator|DMA1_Stream3_IRQn = 14, /*!< DMA1 Stream 3 global Interrupt */
DECL|DMA1_Stream3|macro|DMA1_Stream3
DECL|DMA1_Stream4_BASE|macro|DMA1_Stream4_BASE
DECL|DMA1_Stream4_IRQn|enumerator|DMA1_Stream4_IRQn = 15, /*!< DMA1 Stream 4 global Interrupt */
DECL|DMA1_Stream4|macro|DMA1_Stream4
DECL|DMA1_Stream5_BASE|macro|DMA1_Stream5_BASE
DECL|DMA1_Stream5_IRQn|enumerator|DMA1_Stream5_IRQn = 16, /*!< DMA1 Stream 5 global Interrupt */
DECL|DMA1_Stream5|macro|DMA1_Stream5
DECL|DMA1_Stream6_BASE|macro|DMA1_Stream6_BASE
DECL|DMA1_Stream6_IRQn|enumerator|DMA1_Stream6_IRQn = 17, /*!< DMA1 Stream 6 global Interrupt */
DECL|DMA1_Stream6|macro|DMA1_Stream6
DECL|DMA1_Stream7_BASE|macro|DMA1_Stream7_BASE
DECL|DMA1_Stream7_IRQn|enumerator|DMA1_Stream7_IRQn = 47, /*!< DMA1 Stream7 Interrupt */
DECL|DMA1_Stream7|macro|DMA1_Stream7
DECL|DMA1|macro|DMA1
DECL|DMA2D_AMTCR_DT_Msk|macro|DMA2D_AMTCR_DT_Msk
DECL|DMA2D_AMTCR_DT_Pos|macro|DMA2D_AMTCR_DT_Pos
DECL|DMA2D_AMTCR_DT|macro|DMA2D_AMTCR_DT
DECL|DMA2D_AMTCR_EN_Msk|macro|DMA2D_AMTCR_EN_Msk
DECL|DMA2D_AMTCR_EN_Pos|macro|DMA2D_AMTCR_EN_Pos
DECL|DMA2D_AMTCR_EN|macro|DMA2D_AMTCR_EN
DECL|DMA2D_BASE|macro|DMA2D_BASE
DECL|DMA2D_BGCMAR_MA_Msk|macro|DMA2D_BGCMAR_MA_Msk
DECL|DMA2D_BGCMAR_MA_Pos|macro|DMA2D_BGCMAR_MA_Pos
DECL|DMA2D_BGCMAR_MA|macro|DMA2D_BGCMAR_MA
DECL|DMA2D_BGCOLR_BLUE_Msk|macro|DMA2D_BGCOLR_BLUE_Msk
DECL|DMA2D_BGCOLR_BLUE_Pos|macro|DMA2D_BGCOLR_BLUE_Pos
DECL|DMA2D_BGCOLR_BLUE|macro|DMA2D_BGCOLR_BLUE
DECL|DMA2D_BGCOLR_GREEN_Msk|macro|DMA2D_BGCOLR_GREEN_Msk
DECL|DMA2D_BGCOLR_GREEN_Pos|macro|DMA2D_BGCOLR_GREEN_Pos
DECL|DMA2D_BGCOLR_GREEN|macro|DMA2D_BGCOLR_GREEN
DECL|DMA2D_BGCOLR_RED_Msk|macro|DMA2D_BGCOLR_RED_Msk
DECL|DMA2D_BGCOLR_RED_Pos|macro|DMA2D_BGCOLR_RED_Pos
DECL|DMA2D_BGCOLR_RED|macro|DMA2D_BGCOLR_RED
DECL|DMA2D_BGMAR_MA_Msk|macro|DMA2D_BGMAR_MA_Msk
DECL|DMA2D_BGMAR_MA_Pos|macro|DMA2D_BGMAR_MA_Pos
DECL|DMA2D_BGMAR_MA|macro|DMA2D_BGMAR_MA
DECL|DMA2D_BGOR_LO_Msk|macro|DMA2D_BGOR_LO_Msk
DECL|DMA2D_BGOR_LO_Pos|macro|DMA2D_BGOR_LO_Pos
DECL|DMA2D_BGOR_LO|macro|DMA2D_BGOR_LO
DECL|DMA2D_BGPFCCR_ALPHA_Msk|macro|DMA2D_BGPFCCR_ALPHA_Msk
DECL|DMA2D_BGPFCCR_ALPHA_Pos|macro|DMA2D_BGPFCCR_ALPHA_Pos
DECL|DMA2D_BGPFCCR_ALPHA|macro|DMA2D_BGPFCCR_ALPHA
DECL|DMA2D_BGPFCCR_AM_0|macro|DMA2D_BGPFCCR_AM_0
DECL|DMA2D_BGPFCCR_AM_1|macro|DMA2D_BGPFCCR_AM_1
DECL|DMA2D_BGPFCCR_AM_Msk|macro|DMA2D_BGPFCCR_AM_Msk
DECL|DMA2D_BGPFCCR_AM_Pos|macro|DMA2D_BGPFCCR_AM_Pos
DECL|DMA2D_BGPFCCR_AM|macro|DMA2D_BGPFCCR_AM
DECL|DMA2D_BGPFCCR_CCM_Msk|macro|DMA2D_BGPFCCR_CCM_Msk
DECL|DMA2D_BGPFCCR_CCM_Pos|macro|DMA2D_BGPFCCR_CCM_Pos
DECL|DMA2D_BGPFCCR_CCM|macro|DMA2D_BGPFCCR_CCM
DECL|DMA2D_BGPFCCR_CM_0|macro|DMA2D_BGPFCCR_CM_0
DECL|DMA2D_BGPFCCR_CM_1|macro|DMA2D_BGPFCCR_CM_1
DECL|DMA2D_BGPFCCR_CM_2|macro|DMA2D_BGPFCCR_CM_2
DECL|DMA2D_BGPFCCR_CM_3|macro|DMA2D_BGPFCCR_CM_3
DECL|DMA2D_BGPFCCR_CM_Msk|macro|DMA2D_BGPFCCR_CM_Msk
DECL|DMA2D_BGPFCCR_CM_Pos|macro|DMA2D_BGPFCCR_CM_Pos
DECL|DMA2D_BGPFCCR_CM|macro|DMA2D_BGPFCCR_CM
DECL|DMA2D_BGPFCCR_CS_Msk|macro|DMA2D_BGPFCCR_CS_Msk
DECL|DMA2D_BGPFCCR_CS_Pos|macro|DMA2D_BGPFCCR_CS_Pos
DECL|DMA2D_BGPFCCR_CS|macro|DMA2D_BGPFCCR_CS
DECL|DMA2D_BGPFCCR_START_Msk|macro|DMA2D_BGPFCCR_START_Msk
DECL|DMA2D_BGPFCCR_START_Pos|macro|DMA2D_BGPFCCR_START_Pos
DECL|DMA2D_BGPFCCR_START|macro|DMA2D_BGPFCCR_START
DECL|DMA2D_CR_ABORT_Msk|macro|DMA2D_CR_ABORT_Msk
DECL|DMA2D_CR_ABORT_Pos|macro|DMA2D_CR_ABORT_Pos
DECL|DMA2D_CR_ABORT|macro|DMA2D_CR_ABORT
DECL|DMA2D_CR_CAEIE_Msk|macro|DMA2D_CR_CAEIE_Msk
DECL|DMA2D_CR_CAEIE_Pos|macro|DMA2D_CR_CAEIE_Pos
DECL|DMA2D_CR_CAEIE|macro|DMA2D_CR_CAEIE
DECL|DMA2D_CR_CEIE_Msk|macro|DMA2D_CR_CEIE_Msk
DECL|DMA2D_CR_CEIE_Pos|macro|DMA2D_CR_CEIE_Pos
DECL|DMA2D_CR_CEIE|macro|DMA2D_CR_CEIE
DECL|DMA2D_CR_CTCIE_Msk|macro|DMA2D_CR_CTCIE_Msk
DECL|DMA2D_CR_CTCIE_Pos|macro|DMA2D_CR_CTCIE_Pos
DECL|DMA2D_CR_CTCIE|macro|DMA2D_CR_CTCIE
DECL|DMA2D_CR_MODE_0|macro|DMA2D_CR_MODE_0
DECL|DMA2D_CR_MODE_1|macro|DMA2D_CR_MODE_1
DECL|DMA2D_CR_MODE_Msk|macro|DMA2D_CR_MODE_Msk
DECL|DMA2D_CR_MODE_Pos|macro|DMA2D_CR_MODE_Pos
DECL|DMA2D_CR_MODE|macro|DMA2D_CR_MODE
DECL|DMA2D_CR_START_Msk|macro|DMA2D_CR_START_Msk
DECL|DMA2D_CR_START_Pos|macro|DMA2D_CR_START_Pos
DECL|DMA2D_CR_START|macro|DMA2D_CR_START
DECL|DMA2D_CR_SUSP_Msk|macro|DMA2D_CR_SUSP_Msk
DECL|DMA2D_CR_SUSP_Pos|macro|DMA2D_CR_SUSP_Pos
DECL|DMA2D_CR_SUSP|macro|DMA2D_CR_SUSP
DECL|DMA2D_CR_TCIE_Msk|macro|DMA2D_CR_TCIE_Msk
DECL|DMA2D_CR_TCIE_Pos|macro|DMA2D_CR_TCIE_Pos
DECL|DMA2D_CR_TCIE|macro|DMA2D_CR_TCIE
DECL|DMA2D_CR_TEIE_Msk|macro|DMA2D_CR_TEIE_Msk
DECL|DMA2D_CR_TEIE_Pos|macro|DMA2D_CR_TEIE_Pos
DECL|DMA2D_CR_TEIE|macro|DMA2D_CR_TEIE
DECL|DMA2D_CR_TWIE_Msk|macro|DMA2D_CR_TWIE_Msk
DECL|DMA2D_CR_TWIE_Pos|macro|DMA2D_CR_TWIE_Pos
DECL|DMA2D_CR_TWIE|macro|DMA2D_CR_TWIE
DECL|DMA2D_FGCMAR_MA_Msk|macro|DMA2D_FGCMAR_MA_Msk
DECL|DMA2D_FGCMAR_MA_Pos|macro|DMA2D_FGCMAR_MA_Pos
DECL|DMA2D_FGCMAR_MA|macro|DMA2D_FGCMAR_MA
DECL|DMA2D_FGCOLR_BLUE_Msk|macro|DMA2D_FGCOLR_BLUE_Msk
DECL|DMA2D_FGCOLR_BLUE_Pos|macro|DMA2D_FGCOLR_BLUE_Pos
DECL|DMA2D_FGCOLR_BLUE|macro|DMA2D_FGCOLR_BLUE
DECL|DMA2D_FGCOLR_GREEN_Msk|macro|DMA2D_FGCOLR_GREEN_Msk
DECL|DMA2D_FGCOLR_GREEN_Pos|macro|DMA2D_FGCOLR_GREEN_Pos
DECL|DMA2D_FGCOLR_GREEN|macro|DMA2D_FGCOLR_GREEN
DECL|DMA2D_FGCOLR_RED_Msk|macro|DMA2D_FGCOLR_RED_Msk
DECL|DMA2D_FGCOLR_RED_Pos|macro|DMA2D_FGCOLR_RED_Pos
DECL|DMA2D_FGCOLR_RED|macro|DMA2D_FGCOLR_RED
DECL|DMA2D_FGMAR_MA_Msk|macro|DMA2D_FGMAR_MA_Msk
DECL|DMA2D_FGMAR_MA_Pos|macro|DMA2D_FGMAR_MA_Pos
DECL|DMA2D_FGMAR_MA|macro|DMA2D_FGMAR_MA
DECL|DMA2D_FGOR_LO_Msk|macro|DMA2D_FGOR_LO_Msk
DECL|DMA2D_FGOR_LO_Pos|macro|DMA2D_FGOR_LO_Pos
DECL|DMA2D_FGOR_LO|macro|DMA2D_FGOR_LO
DECL|DMA2D_FGPFCCR_ALPHA_Msk|macro|DMA2D_FGPFCCR_ALPHA_Msk
DECL|DMA2D_FGPFCCR_ALPHA_Pos|macro|DMA2D_FGPFCCR_ALPHA_Pos
DECL|DMA2D_FGPFCCR_ALPHA|macro|DMA2D_FGPFCCR_ALPHA
DECL|DMA2D_FGPFCCR_AM_0|macro|DMA2D_FGPFCCR_AM_0
DECL|DMA2D_FGPFCCR_AM_1|macro|DMA2D_FGPFCCR_AM_1
DECL|DMA2D_FGPFCCR_AM_Msk|macro|DMA2D_FGPFCCR_AM_Msk
DECL|DMA2D_FGPFCCR_AM_Pos|macro|DMA2D_FGPFCCR_AM_Pos
DECL|DMA2D_FGPFCCR_AM|macro|DMA2D_FGPFCCR_AM
DECL|DMA2D_FGPFCCR_CCM_Msk|macro|DMA2D_FGPFCCR_CCM_Msk
DECL|DMA2D_FGPFCCR_CCM_Pos|macro|DMA2D_FGPFCCR_CCM_Pos
DECL|DMA2D_FGPFCCR_CCM|macro|DMA2D_FGPFCCR_CCM
DECL|DMA2D_FGPFCCR_CM_0|macro|DMA2D_FGPFCCR_CM_0
DECL|DMA2D_FGPFCCR_CM_1|macro|DMA2D_FGPFCCR_CM_1
DECL|DMA2D_FGPFCCR_CM_2|macro|DMA2D_FGPFCCR_CM_2
DECL|DMA2D_FGPFCCR_CM_3|macro|DMA2D_FGPFCCR_CM_3
DECL|DMA2D_FGPFCCR_CM_Msk|macro|DMA2D_FGPFCCR_CM_Msk
DECL|DMA2D_FGPFCCR_CM_Pos|macro|DMA2D_FGPFCCR_CM_Pos
DECL|DMA2D_FGPFCCR_CM|macro|DMA2D_FGPFCCR_CM
DECL|DMA2D_FGPFCCR_CS_Msk|macro|DMA2D_FGPFCCR_CS_Msk
DECL|DMA2D_FGPFCCR_CS_Pos|macro|DMA2D_FGPFCCR_CS_Pos
DECL|DMA2D_FGPFCCR_CS|macro|DMA2D_FGPFCCR_CS
DECL|DMA2D_FGPFCCR_START_Msk|macro|DMA2D_FGPFCCR_START_Msk
DECL|DMA2D_FGPFCCR_START_Pos|macro|DMA2D_FGPFCCR_START_Pos
DECL|DMA2D_FGPFCCR_START|macro|DMA2D_FGPFCCR_START
DECL|DMA2D_IFCR_CAECIF_Msk|macro|DMA2D_IFCR_CAECIF_Msk
DECL|DMA2D_IFCR_CAECIF_Pos|macro|DMA2D_IFCR_CAECIF_Pos
DECL|DMA2D_IFCR_CAECIF|macro|DMA2D_IFCR_CAECIF
DECL|DMA2D_IFCR_CCEIF_Msk|macro|DMA2D_IFCR_CCEIF_Msk
DECL|DMA2D_IFCR_CCEIF_Pos|macro|DMA2D_IFCR_CCEIF_Pos
DECL|DMA2D_IFCR_CCEIF|macro|DMA2D_IFCR_CCEIF
DECL|DMA2D_IFCR_CCTCIF_Msk|macro|DMA2D_IFCR_CCTCIF_Msk
DECL|DMA2D_IFCR_CCTCIF_Pos|macro|DMA2D_IFCR_CCTCIF_Pos
DECL|DMA2D_IFCR_CCTCIF|macro|DMA2D_IFCR_CCTCIF
DECL|DMA2D_IFCR_CTCIF_Msk|macro|DMA2D_IFCR_CTCIF_Msk
DECL|DMA2D_IFCR_CTCIF_Pos|macro|DMA2D_IFCR_CTCIF_Pos
DECL|DMA2D_IFCR_CTCIF|macro|DMA2D_IFCR_CTCIF
DECL|DMA2D_IFCR_CTEIF_Msk|macro|DMA2D_IFCR_CTEIF_Msk
DECL|DMA2D_IFCR_CTEIF_Pos|macro|DMA2D_IFCR_CTEIF_Pos
DECL|DMA2D_IFCR_CTEIF|macro|DMA2D_IFCR_CTEIF
DECL|DMA2D_IFCR_CTWIF_Msk|macro|DMA2D_IFCR_CTWIF_Msk
DECL|DMA2D_IFCR_CTWIF_Pos|macro|DMA2D_IFCR_CTWIF_Pos
DECL|DMA2D_IFCR_CTWIF|macro|DMA2D_IFCR_CTWIF
DECL|DMA2D_IFSR_CCAEIF|macro|DMA2D_IFSR_CCAEIF
DECL|DMA2D_IFSR_CCEIF|macro|DMA2D_IFSR_CCEIF
DECL|DMA2D_IFSR_CCTCIF|macro|DMA2D_IFSR_CCTCIF
DECL|DMA2D_IFSR_CTCIF|macro|DMA2D_IFSR_CTCIF
DECL|DMA2D_IFSR_CTEIF|macro|DMA2D_IFSR_CTEIF
DECL|DMA2D_IFSR_CTWIF|macro|DMA2D_IFSR_CTWIF
DECL|DMA2D_IRQn|enumerator|DMA2D_IRQn = 90, /*!< DMA2D global Interrupt */
DECL|DMA2D_ISR_CAEIF_Msk|macro|DMA2D_ISR_CAEIF_Msk
DECL|DMA2D_ISR_CAEIF_Pos|macro|DMA2D_ISR_CAEIF_Pos
DECL|DMA2D_ISR_CAEIF|macro|DMA2D_ISR_CAEIF
DECL|DMA2D_ISR_CEIF_Msk|macro|DMA2D_ISR_CEIF_Msk
DECL|DMA2D_ISR_CEIF_Pos|macro|DMA2D_ISR_CEIF_Pos
DECL|DMA2D_ISR_CEIF|macro|DMA2D_ISR_CEIF
DECL|DMA2D_ISR_CTCIF_Msk|macro|DMA2D_ISR_CTCIF_Msk
DECL|DMA2D_ISR_CTCIF_Pos|macro|DMA2D_ISR_CTCIF_Pos
DECL|DMA2D_ISR_CTCIF|macro|DMA2D_ISR_CTCIF
DECL|DMA2D_ISR_TCIF_Msk|macro|DMA2D_ISR_TCIF_Msk
DECL|DMA2D_ISR_TCIF_Pos|macro|DMA2D_ISR_TCIF_Pos
DECL|DMA2D_ISR_TCIF|macro|DMA2D_ISR_TCIF
DECL|DMA2D_ISR_TEIF_Msk|macro|DMA2D_ISR_TEIF_Msk
DECL|DMA2D_ISR_TEIF_Pos|macro|DMA2D_ISR_TEIF_Pos
DECL|DMA2D_ISR_TEIF|macro|DMA2D_ISR_TEIF
DECL|DMA2D_ISR_TWIF_Msk|macro|DMA2D_ISR_TWIF_Msk
DECL|DMA2D_ISR_TWIF_Pos|macro|DMA2D_ISR_TWIF_Pos
DECL|DMA2D_ISR_TWIF|macro|DMA2D_ISR_TWIF
DECL|DMA2D_LWR_LW_Msk|macro|DMA2D_LWR_LW_Msk
DECL|DMA2D_LWR_LW_Pos|macro|DMA2D_LWR_LW_Pos
DECL|DMA2D_LWR_LW|macro|DMA2D_LWR_LW
DECL|DMA2D_NLR_NL_Msk|macro|DMA2D_NLR_NL_Msk
DECL|DMA2D_NLR_NL_Pos|macro|DMA2D_NLR_NL_Pos
DECL|DMA2D_NLR_NL|macro|DMA2D_NLR_NL
DECL|DMA2D_NLR_PL_Msk|macro|DMA2D_NLR_PL_Msk
DECL|DMA2D_NLR_PL_Pos|macro|DMA2D_NLR_PL_Pos
DECL|DMA2D_NLR_PL|macro|DMA2D_NLR_PL
DECL|DMA2D_OCOLR_ALPHA_1|macro|DMA2D_OCOLR_ALPHA_1
DECL|DMA2D_OCOLR_ALPHA_3|macro|DMA2D_OCOLR_ALPHA_3
DECL|DMA2D_OCOLR_ALPHA_4|macro|DMA2D_OCOLR_ALPHA_4
DECL|DMA2D_OCOLR_BLUE_1|macro|DMA2D_OCOLR_BLUE_1
DECL|DMA2D_OCOLR_BLUE_2|macro|DMA2D_OCOLR_BLUE_2
DECL|DMA2D_OCOLR_BLUE_3|macro|DMA2D_OCOLR_BLUE_3
DECL|DMA2D_OCOLR_BLUE_4|macro|DMA2D_OCOLR_BLUE_4
DECL|DMA2D_OCOLR_GREEN_1|macro|DMA2D_OCOLR_GREEN_1
DECL|DMA2D_OCOLR_GREEN_2|macro|DMA2D_OCOLR_GREEN_2
DECL|DMA2D_OCOLR_GREEN_3|macro|DMA2D_OCOLR_GREEN_3
DECL|DMA2D_OCOLR_GREEN_4|macro|DMA2D_OCOLR_GREEN_4
DECL|DMA2D_OCOLR_RED_1|macro|DMA2D_OCOLR_RED_1
DECL|DMA2D_OCOLR_RED_2|macro|DMA2D_OCOLR_RED_2
DECL|DMA2D_OCOLR_RED_3|macro|DMA2D_OCOLR_RED_3
DECL|DMA2D_OCOLR_RED_4|macro|DMA2D_OCOLR_RED_4
DECL|DMA2D_OMAR_MA_Msk|macro|DMA2D_OMAR_MA_Msk
DECL|DMA2D_OMAR_MA_Pos|macro|DMA2D_OMAR_MA_Pos
DECL|DMA2D_OMAR_MA|macro|DMA2D_OMAR_MA
DECL|DMA2D_OOR_LO_Msk|macro|DMA2D_OOR_LO_Msk
DECL|DMA2D_OOR_LO_Pos|macro|DMA2D_OOR_LO_Pos
DECL|DMA2D_OOR_LO|macro|DMA2D_OOR_LO
DECL|DMA2D_OPFCCR_CM_0|macro|DMA2D_OPFCCR_CM_0
DECL|DMA2D_OPFCCR_CM_1|macro|DMA2D_OPFCCR_CM_1
DECL|DMA2D_OPFCCR_CM_2|macro|DMA2D_OPFCCR_CM_2
DECL|DMA2D_OPFCCR_CM_Msk|macro|DMA2D_OPFCCR_CM_Msk
DECL|DMA2D_OPFCCR_CM_Pos|macro|DMA2D_OPFCCR_CM_Pos
DECL|DMA2D_OPFCCR_CM|macro|DMA2D_OPFCCR_CM
DECL|DMA2D_TypeDef|typedef|} DMA2D_TypeDef;
DECL|DMA2D|macro|DMA2D
DECL|DMA2_BASE|macro|DMA2_BASE
DECL|DMA2_Stream0_BASE|macro|DMA2_Stream0_BASE
DECL|DMA2_Stream0_IRQn|enumerator|DMA2_Stream0_IRQn = 56, /*!< DMA2 Stream 0 global Interrupt */
DECL|DMA2_Stream0|macro|DMA2_Stream0
DECL|DMA2_Stream1_BASE|macro|DMA2_Stream1_BASE
DECL|DMA2_Stream1_IRQn|enumerator|DMA2_Stream1_IRQn = 57, /*!< DMA2 Stream 1 global Interrupt */
DECL|DMA2_Stream1|macro|DMA2_Stream1
DECL|DMA2_Stream2_BASE|macro|DMA2_Stream2_BASE
DECL|DMA2_Stream2_IRQn|enumerator|DMA2_Stream2_IRQn = 58, /*!< DMA2 Stream 2 global Interrupt */
DECL|DMA2_Stream2|macro|DMA2_Stream2
DECL|DMA2_Stream3_BASE|macro|DMA2_Stream3_BASE
DECL|DMA2_Stream3_IRQn|enumerator|DMA2_Stream3_IRQn = 59, /*!< DMA2 Stream 3 global Interrupt */
DECL|DMA2_Stream3|macro|DMA2_Stream3
DECL|DMA2_Stream4_BASE|macro|DMA2_Stream4_BASE
DECL|DMA2_Stream4_IRQn|enumerator|DMA2_Stream4_IRQn = 60, /*!< DMA2 Stream 4 global Interrupt */
DECL|DMA2_Stream4|macro|DMA2_Stream4
DECL|DMA2_Stream5_BASE|macro|DMA2_Stream5_BASE
DECL|DMA2_Stream5_IRQn|enumerator|DMA2_Stream5_IRQn = 68, /*!< DMA2 Stream 5 global interrupt */
DECL|DMA2_Stream5|macro|DMA2_Stream5
DECL|DMA2_Stream6_BASE|macro|DMA2_Stream6_BASE
DECL|DMA2_Stream6_IRQn|enumerator|DMA2_Stream6_IRQn = 69, /*!< DMA2 Stream 6 global interrupt */
DECL|DMA2_Stream6|macro|DMA2_Stream6
DECL|DMA2_Stream7_BASE|macro|DMA2_Stream7_BASE
DECL|DMA2_Stream7_IRQn|enumerator|DMA2_Stream7_IRQn = 70, /*!< DMA2 Stream 7 global interrupt */
DECL|DMA2_Stream7|macro|DMA2_Stream7
DECL|DMA2|macro|DMA2
DECL|DMABMR|member|__IO uint32_t DMABMR;
DECL|DMACHRBAR|member|__IO uint32_t DMACHRBAR;
DECL|DMACHRDR|member|__IO uint32_t DMACHRDR;
DECL|DMACHTBAR|member|__IO uint32_t DMACHTBAR;
DECL|DMACHTDR|member|__IO uint32_t DMACHTDR;
DECL|DMACR|member|__IO uint32_t DMACR; /*!< CRYP DMA control register, Address offset: 0x10 */
DECL|DMAIER|member|__IO uint32_t DMAIER;
DECL|DMAMFBOCR|member|__IO uint32_t DMAMFBOCR;
DECL|DMAOMR|member|__IO uint32_t DMAOMR;
DECL|DMARDLAR|member|__IO uint32_t DMARDLAR;
DECL|DMARPDR|member|__IO uint32_t DMARPDR;
DECL|DMARSWTR|member|__IO uint32_t DMARSWTR;
DECL|DMAR|member|__IO uint32_t DMAR; /*!< TIM DMA address for full transfer, Address offset: 0x4C */
DECL|DMASR|member|__IO uint32_t DMASR;
DECL|DMATDLAR|member|__IO uint32_t DMATDLAR;
DECL|DMATPDR|member|__IO uint32_t DMATPDR;
DECL|DMA_HIFCR_CDMEIF4_Msk|macro|DMA_HIFCR_CDMEIF4_Msk
DECL|DMA_HIFCR_CDMEIF4_Pos|macro|DMA_HIFCR_CDMEIF4_Pos
DECL|DMA_HIFCR_CDMEIF4|macro|DMA_HIFCR_CDMEIF4
DECL|DMA_HIFCR_CDMEIF5_Msk|macro|DMA_HIFCR_CDMEIF5_Msk
DECL|DMA_HIFCR_CDMEIF5_Pos|macro|DMA_HIFCR_CDMEIF5_Pos
DECL|DMA_HIFCR_CDMEIF5|macro|DMA_HIFCR_CDMEIF5
DECL|DMA_HIFCR_CDMEIF6_Msk|macro|DMA_HIFCR_CDMEIF6_Msk
DECL|DMA_HIFCR_CDMEIF6_Pos|macro|DMA_HIFCR_CDMEIF6_Pos
DECL|DMA_HIFCR_CDMEIF6|macro|DMA_HIFCR_CDMEIF6
DECL|DMA_HIFCR_CDMEIF7_Msk|macro|DMA_HIFCR_CDMEIF7_Msk
DECL|DMA_HIFCR_CDMEIF7_Pos|macro|DMA_HIFCR_CDMEIF7_Pos
DECL|DMA_HIFCR_CDMEIF7|macro|DMA_HIFCR_CDMEIF7
DECL|DMA_HIFCR_CFEIF4_Msk|macro|DMA_HIFCR_CFEIF4_Msk
DECL|DMA_HIFCR_CFEIF4_Pos|macro|DMA_HIFCR_CFEIF4_Pos
DECL|DMA_HIFCR_CFEIF4|macro|DMA_HIFCR_CFEIF4
DECL|DMA_HIFCR_CFEIF5_Msk|macro|DMA_HIFCR_CFEIF5_Msk
DECL|DMA_HIFCR_CFEIF5_Pos|macro|DMA_HIFCR_CFEIF5_Pos
DECL|DMA_HIFCR_CFEIF5|macro|DMA_HIFCR_CFEIF5
DECL|DMA_HIFCR_CFEIF6_Msk|macro|DMA_HIFCR_CFEIF6_Msk
DECL|DMA_HIFCR_CFEIF6_Pos|macro|DMA_HIFCR_CFEIF6_Pos
DECL|DMA_HIFCR_CFEIF6|macro|DMA_HIFCR_CFEIF6
DECL|DMA_HIFCR_CFEIF7_Msk|macro|DMA_HIFCR_CFEIF7_Msk
DECL|DMA_HIFCR_CFEIF7_Pos|macro|DMA_HIFCR_CFEIF7_Pos
DECL|DMA_HIFCR_CFEIF7|macro|DMA_HIFCR_CFEIF7
DECL|DMA_HIFCR_CHTIF4_Msk|macro|DMA_HIFCR_CHTIF4_Msk
DECL|DMA_HIFCR_CHTIF4_Pos|macro|DMA_HIFCR_CHTIF4_Pos
DECL|DMA_HIFCR_CHTIF4|macro|DMA_HIFCR_CHTIF4
DECL|DMA_HIFCR_CHTIF5_Msk|macro|DMA_HIFCR_CHTIF5_Msk
DECL|DMA_HIFCR_CHTIF5_Pos|macro|DMA_HIFCR_CHTIF5_Pos
DECL|DMA_HIFCR_CHTIF5|macro|DMA_HIFCR_CHTIF5
DECL|DMA_HIFCR_CHTIF6_Msk|macro|DMA_HIFCR_CHTIF6_Msk
DECL|DMA_HIFCR_CHTIF6_Pos|macro|DMA_HIFCR_CHTIF6_Pos
DECL|DMA_HIFCR_CHTIF6|macro|DMA_HIFCR_CHTIF6
DECL|DMA_HIFCR_CHTIF7_Msk|macro|DMA_HIFCR_CHTIF7_Msk
DECL|DMA_HIFCR_CHTIF7_Pos|macro|DMA_HIFCR_CHTIF7_Pos
DECL|DMA_HIFCR_CHTIF7|macro|DMA_HIFCR_CHTIF7
DECL|DMA_HIFCR_CTCIF4_Msk|macro|DMA_HIFCR_CTCIF4_Msk
DECL|DMA_HIFCR_CTCIF4_Pos|macro|DMA_HIFCR_CTCIF4_Pos
DECL|DMA_HIFCR_CTCIF4|macro|DMA_HIFCR_CTCIF4
DECL|DMA_HIFCR_CTCIF5_Msk|macro|DMA_HIFCR_CTCIF5_Msk
DECL|DMA_HIFCR_CTCIF5_Pos|macro|DMA_HIFCR_CTCIF5_Pos
DECL|DMA_HIFCR_CTCIF5|macro|DMA_HIFCR_CTCIF5
DECL|DMA_HIFCR_CTCIF6_Msk|macro|DMA_HIFCR_CTCIF6_Msk
DECL|DMA_HIFCR_CTCIF6_Pos|macro|DMA_HIFCR_CTCIF6_Pos
DECL|DMA_HIFCR_CTCIF6|macro|DMA_HIFCR_CTCIF6
DECL|DMA_HIFCR_CTCIF7_Msk|macro|DMA_HIFCR_CTCIF7_Msk
DECL|DMA_HIFCR_CTCIF7_Pos|macro|DMA_HIFCR_CTCIF7_Pos
DECL|DMA_HIFCR_CTCIF7|macro|DMA_HIFCR_CTCIF7
DECL|DMA_HIFCR_CTEIF4_Msk|macro|DMA_HIFCR_CTEIF4_Msk
DECL|DMA_HIFCR_CTEIF4_Pos|macro|DMA_HIFCR_CTEIF4_Pos
DECL|DMA_HIFCR_CTEIF4|macro|DMA_HIFCR_CTEIF4
DECL|DMA_HIFCR_CTEIF5_Msk|macro|DMA_HIFCR_CTEIF5_Msk
DECL|DMA_HIFCR_CTEIF5_Pos|macro|DMA_HIFCR_CTEIF5_Pos
DECL|DMA_HIFCR_CTEIF5|macro|DMA_HIFCR_CTEIF5
DECL|DMA_HIFCR_CTEIF6_Msk|macro|DMA_HIFCR_CTEIF6_Msk
DECL|DMA_HIFCR_CTEIF6_Pos|macro|DMA_HIFCR_CTEIF6_Pos
DECL|DMA_HIFCR_CTEIF6|macro|DMA_HIFCR_CTEIF6
DECL|DMA_HIFCR_CTEIF7_Msk|macro|DMA_HIFCR_CTEIF7_Msk
DECL|DMA_HIFCR_CTEIF7_Pos|macro|DMA_HIFCR_CTEIF7_Pos
DECL|DMA_HIFCR_CTEIF7|macro|DMA_HIFCR_CTEIF7
DECL|DMA_HISR_DMEIF4_Msk|macro|DMA_HISR_DMEIF4_Msk
DECL|DMA_HISR_DMEIF4_Pos|macro|DMA_HISR_DMEIF4_Pos
DECL|DMA_HISR_DMEIF4|macro|DMA_HISR_DMEIF4
DECL|DMA_HISR_DMEIF5_Msk|macro|DMA_HISR_DMEIF5_Msk
DECL|DMA_HISR_DMEIF5_Pos|macro|DMA_HISR_DMEIF5_Pos
DECL|DMA_HISR_DMEIF5|macro|DMA_HISR_DMEIF5
DECL|DMA_HISR_DMEIF6_Msk|macro|DMA_HISR_DMEIF6_Msk
DECL|DMA_HISR_DMEIF6_Pos|macro|DMA_HISR_DMEIF6_Pos
DECL|DMA_HISR_DMEIF6|macro|DMA_HISR_DMEIF6
DECL|DMA_HISR_DMEIF7_Msk|macro|DMA_HISR_DMEIF7_Msk
DECL|DMA_HISR_DMEIF7_Pos|macro|DMA_HISR_DMEIF7_Pos
DECL|DMA_HISR_DMEIF7|macro|DMA_HISR_DMEIF7
DECL|DMA_HISR_FEIF4_Msk|macro|DMA_HISR_FEIF4_Msk
DECL|DMA_HISR_FEIF4_Pos|macro|DMA_HISR_FEIF4_Pos
DECL|DMA_HISR_FEIF4|macro|DMA_HISR_FEIF4
DECL|DMA_HISR_FEIF5_Msk|macro|DMA_HISR_FEIF5_Msk
DECL|DMA_HISR_FEIF5_Pos|macro|DMA_HISR_FEIF5_Pos
DECL|DMA_HISR_FEIF5|macro|DMA_HISR_FEIF5
DECL|DMA_HISR_FEIF6_Msk|macro|DMA_HISR_FEIF6_Msk
DECL|DMA_HISR_FEIF6_Pos|macro|DMA_HISR_FEIF6_Pos
DECL|DMA_HISR_FEIF6|macro|DMA_HISR_FEIF6
DECL|DMA_HISR_FEIF7_Msk|macro|DMA_HISR_FEIF7_Msk
DECL|DMA_HISR_FEIF7_Pos|macro|DMA_HISR_FEIF7_Pos
DECL|DMA_HISR_FEIF7|macro|DMA_HISR_FEIF7
DECL|DMA_HISR_HTIF4_Msk|macro|DMA_HISR_HTIF4_Msk
DECL|DMA_HISR_HTIF4_Pos|macro|DMA_HISR_HTIF4_Pos
DECL|DMA_HISR_HTIF4|macro|DMA_HISR_HTIF4
DECL|DMA_HISR_HTIF5_Msk|macro|DMA_HISR_HTIF5_Msk
DECL|DMA_HISR_HTIF5_Pos|macro|DMA_HISR_HTIF5_Pos
DECL|DMA_HISR_HTIF5|macro|DMA_HISR_HTIF5
DECL|DMA_HISR_HTIF6_Msk|macro|DMA_HISR_HTIF6_Msk
DECL|DMA_HISR_HTIF6_Pos|macro|DMA_HISR_HTIF6_Pos
DECL|DMA_HISR_HTIF6|macro|DMA_HISR_HTIF6
DECL|DMA_HISR_HTIF7_Msk|macro|DMA_HISR_HTIF7_Msk
DECL|DMA_HISR_HTIF7_Pos|macro|DMA_HISR_HTIF7_Pos
DECL|DMA_HISR_HTIF7|macro|DMA_HISR_HTIF7
DECL|DMA_HISR_TCIF4_Msk|macro|DMA_HISR_TCIF4_Msk
DECL|DMA_HISR_TCIF4_Pos|macro|DMA_HISR_TCIF4_Pos
DECL|DMA_HISR_TCIF4|macro|DMA_HISR_TCIF4
DECL|DMA_HISR_TCIF5_Msk|macro|DMA_HISR_TCIF5_Msk
DECL|DMA_HISR_TCIF5_Pos|macro|DMA_HISR_TCIF5_Pos
DECL|DMA_HISR_TCIF5|macro|DMA_HISR_TCIF5
DECL|DMA_HISR_TCIF6_Msk|macro|DMA_HISR_TCIF6_Msk
DECL|DMA_HISR_TCIF6_Pos|macro|DMA_HISR_TCIF6_Pos
DECL|DMA_HISR_TCIF6|macro|DMA_HISR_TCIF6
DECL|DMA_HISR_TCIF7_Msk|macro|DMA_HISR_TCIF7_Msk
DECL|DMA_HISR_TCIF7_Pos|macro|DMA_HISR_TCIF7_Pos
DECL|DMA_HISR_TCIF7|macro|DMA_HISR_TCIF7
DECL|DMA_HISR_TEIF4_Msk|macro|DMA_HISR_TEIF4_Msk
DECL|DMA_HISR_TEIF4_Pos|macro|DMA_HISR_TEIF4_Pos
DECL|DMA_HISR_TEIF4|macro|DMA_HISR_TEIF4
DECL|DMA_HISR_TEIF5_Msk|macro|DMA_HISR_TEIF5_Msk
DECL|DMA_HISR_TEIF5_Pos|macro|DMA_HISR_TEIF5_Pos
DECL|DMA_HISR_TEIF5|macro|DMA_HISR_TEIF5
DECL|DMA_HISR_TEIF6_Msk|macro|DMA_HISR_TEIF6_Msk
DECL|DMA_HISR_TEIF6_Pos|macro|DMA_HISR_TEIF6_Pos
DECL|DMA_HISR_TEIF6|macro|DMA_HISR_TEIF6
DECL|DMA_HISR_TEIF7_Msk|macro|DMA_HISR_TEIF7_Msk
DECL|DMA_HISR_TEIF7_Pos|macro|DMA_HISR_TEIF7_Pos
DECL|DMA_HISR_TEIF7|macro|DMA_HISR_TEIF7
DECL|DMA_LIFCR_CDMEIF0_Msk|macro|DMA_LIFCR_CDMEIF0_Msk
DECL|DMA_LIFCR_CDMEIF0_Pos|macro|DMA_LIFCR_CDMEIF0_Pos
DECL|DMA_LIFCR_CDMEIF0|macro|DMA_LIFCR_CDMEIF0
DECL|DMA_LIFCR_CDMEIF1_Msk|macro|DMA_LIFCR_CDMEIF1_Msk
DECL|DMA_LIFCR_CDMEIF1_Pos|macro|DMA_LIFCR_CDMEIF1_Pos
DECL|DMA_LIFCR_CDMEIF1|macro|DMA_LIFCR_CDMEIF1
DECL|DMA_LIFCR_CDMEIF2_Msk|macro|DMA_LIFCR_CDMEIF2_Msk
DECL|DMA_LIFCR_CDMEIF2_Pos|macro|DMA_LIFCR_CDMEIF2_Pos
DECL|DMA_LIFCR_CDMEIF2|macro|DMA_LIFCR_CDMEIF2
DECL|DMA_LIFCR_CDMEIF3_Msk|macro|DMA_LIFCR_CDMEIF3_Msk
DECL|DMA_LIFCR_CDMEIF3_Pos|macro|DMA_LIFCR_CDMEIF3_Pos
DECL|DMA_LIFCR_CDMEIF3|macro|DMA_LIFCR_CDMEIF3
DECL|DMA_LIFCR_CFEIF0_Msk|macro|DMA_LIFCR_CFEIF0_Msk
DECL|DMA_LIFCR_CFEIF0_Pos|macro|DMA_LIFCR_CFEIF0_Pos
DECL|DMA_LIFCR_CFEIF0|macro|DMA_LIFCR_CFEIF0
DECL|DMA_LIFCR_CFEIF1_Msk|macro|DMA_LIFCR_CFEIF1_Msk
DECL|DMA_LIFCR_CFEIF1_Pos|macro|DMA_LIFCR_CFEIF1_Pos
DECL|DMA_LIFCR_CFEIF1|macro|DMA_LIFCR_CFEIF1
DECL|DMA_LIFCR_CFEIF2_Msk|macro|DMA_LIFCR_CFEIF2_Msk
DECL|DMA_LIFCR_CFEIF2_Pos|macro|DMA_LIFCR_CFEIF2_Pos
DECL|DMA_LIFCR_CFEIF2|macro|DMA_LIFCR_CFEIF2
DECL|DMA_LIFCR_CFEIF3_Msk|macro|DMA_LIFCR_CFEIF3_Msk
DECL|DMA_LIFCR_CFEIF3_Pos|macro|DMA_LIFCR_CFEIF3_Pos
DECL|DMA_LIFCR_CFEIF3|macro|DMA_LIFCR_CFEIF3
DECL|DMA_LIFCR_CHTIF0_Msk|macro|DMA_LIFCR_CHTIF0_Msk
DECL|DMA_LIFCR_CHTIF0_Pos|macro|DMA_LIFCR_CHTIF0_Pos
DECL|DMA_LIFCR_CHTIF0|macro|DMA_LIFCR_CHTIF0
DECL|DMA_LIFCR_CHTIF1_Msk|macro|DMA_LIFCR_CHTIF1_Msk
DECL|DMA_LIFCR_CHTIF1_Pos|macro|DMA_LIFCR_CHTIF1_Pos
DECL|DMA_LIFCR_CHTIF1|macro|DMA_LIFCR_CHTIF1
DECL|DMA_LIFCR_CHTIF2_Msk|macro|DMA_LIFCR_CHTIF2_Msk
DECL|DMA_LIFCR_CHTIF2_Pos|macro|DMA_LIFCR_CHTIF2_Pos
DECL|DMA_LIFCR_CHTIF2|macro|DMA_LIFCR_CHTIF2
DECL|DMA_LIFCR_CHTIF3_Msk|macro|DMA_LIFCR_CHTIF3_Msk
DECL|DMA_LIFCR_CHTIF3_Pos|macro|DMA_LIFCR_CHTIF3_Pos
DECL|DMA_LIFCR_CHTIF3|macro|DMA_LIFCR_CHTIF3
DECL|DMA_LIFCR_CTCIF0_Msk|macro|DMA_LIFCR_CTCIF0_Msk
DECL|DMA_LIFCR_CTCIF0_Pos|macro|DMA_LIFCR_CTCIF0_Pos
DECL|DMA_LIFCR_CTCIF0|macro|DMA_LIFCR_CTCIF0
DECL|DMA_LIFCR_CTCIF1_Msk|macro|DMA_LIFCR_CTCIF1_Msk
DECL|DMA_LIFCR_CTCIF1_Pos|macro|DMA_LIFCR_CTCIF1_Pos
DECL|DMA_LIFCR_CTCIF1|macro|DMA_LIFCR_CTCIF1
DECL|DMA_LIFCR_CTCIF2_Msk|macro|DMA_LIFCR_CTCIF2_Msk
DECL|DMA_LIFCR_CTCIF2_Pos|macro|DMA_LIFCR_CTCIF2_Pos
DECL|DMA_LIFCR_CTCIF2|macro|DMA_LIFCR_CTCIF2
DECL|DMA_LIFCR_CTCIF3_Msk|macro|DMA_LIFCR_CTCIF3_Msk
DECL|DMA_LIFCR_CTCIF3_Pos|macro|DMA_LIFCR_CTCIF3_Pos
DECL|DMA_LIFCR_CTCIF3|macro|DMA_LIFCR_CTCIF3
DECL|DMA_LIFCR_CTEIF0_Msk|macro|DMA_LIFCR_CTEIF0_Msk
DECL|DMA_LIFCR_CTEIF0_Pos|macro|DMA_LIFCR_CTEIF0_Pos
DECL|DMA_LIFCR_CTEIF0|macro|DMA_LIFCR_CTEIF0
DECL|DMA_LIFCR_CTEIF1_Msk|macro|DMA_LIFCR_CTEIF1_Msk
DECL|DMA_LIFCR_CTEIF1_Pos|macro|DMA_LIFCR_CTEIF1_Pos
DECL|DMA_LIFCR_CTEIF1|macro|DMA_LIFCR_CTEIF1
DECL|DMA_LIFCR_CTEIF2_Msk|macro|DMA_LIFCR_CTEIF2_Msk
DECL|DMA_LIFCR_CTEIF2_Pos|macro|DMA_LIFCR_CTEIF2_Pos
DECL|DMA_LIFCR_CTEIF2|macro|DMA_LIFCR_CTEIF2
DECL|DMA_LIFCR_CTEIF3_Msk|macro|DMA_LIFCR_CTEIF3_Msk
DECL|DMA_LIFCR_CTEIF3_Pos|macro|DMA_LIFCR_CTEIF3_Pos
DECL|DMA_LIFCR_CTEIF3|macro|DMA_LIFCR_CTEIF3
DECL|DMA_LISR_DMEIF0_Msk|macro|DMA_LISR_DMEIF0_Msk
DECL|DMA_LISR_DMEIF0_Pos|macro|DMA_LISR_DMEIF0_Pos
DECL|DMA_LISR_DMEIF0|macro|DMA_LISR_DMEIF0
DECL|DMA_LISR_DMEIF1_Msk|macro|DMA_LISR_DMEIF1_Msk
DECL|DMA_LISR_DMEIF1_Pos|macro|DMA_LISR_DMEIF1_Pos
DECL|DMA_LISR_DMEIF1|macro|DMA_LISR_DMEIF1
DECL|DMA_LISR_DMEIF2_Msk|macro|DMA_LISR_DMEIF2_Msk
DECL|DMA_LISR_DMEIF2_Pos|macro|DMA_LISR_DMEIF2_Pos
DECL|DMA_LISR_DMEIF2|macro|DMA_LISR_DMEIF2
DECL|DMA_LISR_DMEIF3_Msk|macro|DMA_LISR_DMEIF3_Msk
DECL|DMA_LISR_DMEIF3_Pos|macro|DMA_LISR_DMEIF3_Pos
DECL|DMA_LISR_DMEIF3|macro|DMA_LISR_DMEIF3
DECL|DMA_LISR_FEIF0_Msk|macro|DMA_LISR_FEIF0_Msk
DECL|DMA_LISR_FEIF0_Pos|macro|DMA_LISR_FEIF0_Pos
DECL|DMA_LISR_FEIF0|macro|DMA_LISR_FEIF0
DECL|DMA_LISR_FEIF1_Msk|macro|DMA_LISR_FEIF1_Msk
DECL|DMA_LISR_FEIF1_Pos|macro|DMA_LISR_FEIF1_Pos
DECL|DMA_LISR_FEIF1|macro|DMA_LISR_FEIF1
DECL|DMA_LISR_FEIF2_Msk|macro|DMA_LISR_FEIF2_Msk
DECL|DMA_LISR_FEIF2_Pos|macro|DMA_LISR_FEIF2_Pos
DECL|DMA_LISR_FEIF2|macro|DMA_LISR_FEIF2
DECL|DMA_LISR_FEIF3_Msk|macro|DMA_LISR_FEIF3_Msk
DECL|DMA_LISR_FEIF3_Pos|macro|DMA_LISR_FEIF3_Pos
DECL|DMA_LISR_FEIF3|macro|DMA_LISR_FEIF3
DECL|DMA_LISR_HTIF0_Msk|macro|DMA_LISR_HTIF0_Msk
DECL|DMA_LISR_HTIF0_Pos|macro|DMA_LISR_HTIF0_Pos
DECL|DMA_LISR_HTIF0|macro|DMA_LISR_HTIF0
DECL|DMA_LISR_HTIF1_Msk|macro|DMA_LISR_HTIF1_Msk
DECL|DMA_LISR_HTIF1_Pos|macro|DMA_LISR_HTIF1_Pos
DECL|DMA_LISR_HTIF1|macro|DMA_LISR_HTIF1
DECL|DMA_LISR_HTIF2_Msk|macro|DMA_LISR_HTIF2_Msk
DECL|DMA_LISR_HTIF2_Pos|macro|DMA_LISR_HTIF2_Pos
DECL|DMA_LISR_HTIF2|macro|DMA_LISR_HTIF2
DECL|DMA_LISR_HTIF3_Msk|macro|DMA_LISR_HTIF3_Msk
DECL|DMA_LISR_HTIF3_Pos|macro|DMA_LISR_HTIF3_Pos
DECL|DMA_LISR_HTIF3|macro|DMA_LISR_HTIF3
DECL|DMA_LISR_TCIF0_Msk|macro|DMA_LISR_TCIF0_Msk
DECL|DMA_LISR_TCIF0_Pos|macro|DMA_LISR_TCIF0_Pos
DECL|DMA_LISR_TCIF0|macro|DMA_LISR_TCIF0
DECL|DMA_LISR_TCIF1_Msk|macro|DMA_LISR_TCIF1_Msk
DECL|DMA_LISR_TCIF1_Pos|macro|DMA_LISR_TCIF1_Pos
DECL|DMA_LISR_TCIF1|macro|DMA_LISR_TCIF1
DECL|DMA_LISR_TCIF2_Msk|macro|DMA_LISR_TCIF2_Msk
DECL|DMA_LISR_TCIF2_Pos|macro|DMA_LISR_TCIF2_Pos
DECL|DMA_LISR_TCIF2|macro|DMA_LISR_TCIF2
DECL|DMA_LISR_TCIF3_Msk|macro|DMA_LISR_TCIF3_Msk
DECL|DMA_LISR_TCIF3_Pos|macro|DMA_LISR_TCIF3_Pos
DECL|DMA_LISR_TCIF3|macro|DMA_LISR_TCIF3
DECL|DMA_LISR_TEIF0_Msk|macro|DMA_LISR_TEIF0_Msk
DECL|DMA_LISR_TEIF0_Pos|macro|DMA_LISR_TEIF0_Pos
DECL|DMA_LISR_TEIF0|macro|DMA_LISR_TEIF0
DECL|DMA_LISR_TEIF1_Msk|macro|DMA_LISR_TEIF1_Msk
DECL|DMA_LISR_TEIF1_Pos|macro|DMA_LISR_TEIF1_Pos
DECL|DMA_LISR_TEIF1|macro|DMA_LISR_TEIF1
DECL|DMA_LISR_TEIF2_Msk|macro|DMA_LISR_TEIF2_Msk
DECL|DMA_LISR_TEIF2_Pos|macro|DMA_LISR_TEIF2_Pos
DECL|DMA_LISR_TEIF2|macro|DMA_LISR_TEIF2
DECL|DMA_LISR_TEIF3_Msk|macro|DMA_LISR_TEIF3_Msk
DECL|DMA_LISR_TEIF3_Pos|macro|DMA_LISR_TEIF3_Pos
DECL|DMA_LISR_TEIF3|macro|DMA_LISR_TEIF3
DECL|DMA_Stream_TypeDef|typedef|} DMA_Stream_TypeDef;
DECL|DMA_SxCR_ACK_Msk|macro|DMA_SxCR_ACK_Msk
DECL|DMA_SxCR_ACK_Pos|macro|DMA_SxCR_ACK_Pos
DECL|DMA_SxCR_ACK|macro|DMA_SxCR_ACK
DECL|DMA_SxCR_CHSEL_0|macro|DMA_SxCR_CHSEL_0
DECL|DMA_SxCR_CHSEL_1|macro|DMA_SxCR_CHSEL_1
DECL|DMA_SxCR_CHSEL_2|macro|DMA_SxCR_CHSEL_2
DECL|DMA_SxCR_CHSEL_Msk|macro|DMA_SxCR_CHSEL_Msk
DECL|DMA_SxCR_CHSEL_Pos|macro|DMA_SxCR_CHSEL_Pos
DECL|DMA_SxCR_CHSEL|macro|DMA_SxCR_CHSEL
DECL|DMA_SxCR_CIRC_Msk|macro|DMA_SxCR_CIRC_Msk
DECL|DMA_SxCR_CIRC_Pos|macro|DMA_SxCR_CIRC_Pos
DECL|DMA_SxCR_CIRC|macro|DMA_SxCR_CIRC
DECL|DMA_SxCR_CT_Msk|macro|DMA_SxCR_CT_Msk
DECL|DMA_SxCR_CT_Pos|macro|DMA_SxCR_CT_Pos
DECL|DMA_SxCR_CT|macro|DMA_SxCR_CT
DECL|DMA_SxCR_DBM_Msk|macro|DMA_SxCR_DBM_Msk
DECL|DMA_SxCR_DBM_Pos|macro|DMA_SxCR_DBM_Pos
DECL|DMA_SxCR_DBM|macro|DMA_SxCR_DBM
DECL|DMA_SxCR_DIR_0|macro|DMA_SxCR_DIR_0
DECL|DMA_SxCR_DIR_1|macro|DMA_SxCR_DIR_1
DECL|DMA_SxCR_DIR_Msk|macro|DMA_SxCR_DIR_Msk
DECL|DMA_SxCR_DIR_Pos|macro|DMA_SxCR_DIR_Pos
DECL|DMA_SxCR_DIR|macro|DMA_SxCR_DIR
DECL|DMA_SxCR_DMEIE_Msk|macro|DMA_SxCR_DMEIE_Msk
DECL|DMA_SxCR_DMEIE_Pos|macro|DMA_SxCR_DMEIE_Pos
DECL|DMA_SxCR_DMEIE|macro|DMA_SxCR_DMEIE
DECL|DMA_SxCR_EN_Msk|macro|DMA_SxCR_EN_Msk
DECL|DMA_SxCR_EN_Pos|macro|DMA_SxCR_EN_Pos
DECL|DMA_SxCR_EN|macro|DMA_SxCR_EN
DECL|DMA_SxCR_HTIE_Msk|macro|DMA_SxCR_HTIE_Msk
DECL|DMA_SxCR_HTIE_Pos|macro|DMA_SxCR_HTIE_Pos
DECL|DMA_SxCR_HTIE|macro|DMA_SxCR_HTIE
DECL|DMA_SxCR_MBURST_0|macro|DMA_SxCR_MBURST_0
DECL|DMA_SxCR_MBURST_1|macro|DMA_SxCR_MBURST_1
DECL|DMA_SxCR_MBURST_Msk|macro|DMA_SxCR_MBURST_Msk
DECL|DMA_SxCR_MBURST_Pos|macro|DMA_SxCR_MBURST_Pos
DECL|DMA_SxCR_MBURST|macro|DMA_SxCR_MBURST
DECL|DMA_SxCR_MINC_Msk|macro|DMA_SxCR_MINC_Msk
DECL|DMA_SxCR_MINC_Pos|macro|DMA_SxCR_MINC_Pos
DECL|DMA_SxCR_MINC|macro|DMA_SxCR_MINC
DECL|DMA_SxCR_MSIZE_0|macro|DMA_SxCR_MSIZE_0
DECL|DMA_SxCR_MSIZE_1|macro|DMA_SxCR_MSIZE_1
DECL|DMA_SxCR_MSIZE_Msk|macro|DMA_SxCR_MSIZE_Msk
DECL|DMA_SxCR_MSIZE_Pos|macro|DMA_SxCR_MSIZE_Pos
DECL|DMA_SxCR_MSIZE|macro|DMA_SxCR_MSIZE
DECL|DMA_SxCR_PBURST_0|macro|DMA_SxCR_PBURST_0
DECL|DMA_SxCR_PBURST_1|macro|DMA_SxCR_PBURST_1
DECL|DMA_SxCR_PBURST_Msk|macro|DMA_SxCR_PBURST_Msk
DECL|DMA_SxCR_PBURST_Pos|macro|DMA_SxCR_PBURST_Pos
DECL|DMA_SxCR_PBURST|macro|DMA_SxCR_PBURST
DECL|DMA_SxCR_PFCTRL_Msk|macro|DMA_SxCR_PFCTRL_Msk
DECL|DMA_SxCR_PFCTRL_Pos|macro|DMA_SxCR_PFCTRL_Pos
DECL|DMA_SxCR_PFCTRL|macro|DMA_SxCR_PFCTRL
DECL|DMA_SxCR_PINCOS_Msk|macro|DMA_SxCR_PINCOS_Msk
DECL|DMA_SxCR_PINCOS_Pos|macro|DMA_SxCR_PINCOS_Pos
DECL|DMA_SxCR_PINCOS|macro|DMA_SxCR_PINCOS
DECL|DMA_SxCR_PINC_Msk|macro|DMA_SxCR_PINC_Msk
DECL|DMA_SxCR_PINC_Pos|macro|DMA_SxCR_PINC_Pos
DECL|DMA_SxCR_PINC|macro|DMA_SxCR_PINC
DECL|DMA_SxCR_PL_0|macro|DMA_SxCR_PL_0
DECL|DMA_SxCR_PL_1|macro|DMA_SxCR_PL_1
DECL|DMA_SxCR_PL_Msk|macro|DMA_SxCR_PL_Msk
DECL|DMA_SxCR_PL_Pos|macro|DMA_SxCR_PL_Pos
DECL|DMA_SxCR_PL|macro|DMA_SxCR_PL
DECL|DMA_SxCR_PSIZE_0|macro|DMA_SxCR_PSIZE_0
DECL|DMA_SxCR_PSIZE_1|macro|DMA_SxCR_PSIZE_1
DECL|DMA_SxCR_PSIZE_Msk|macro|DMA_SxCR_PSIZE_Msk
DECL|DMA_SxCR_PSIZE_Pos|macro|DMA_SxCR_PSIZE_Pos
DECL|DMA_SxCR_PSIZE|macro|DMA_SxCR_PSIZE
DECL|DMA_SxCR_TCIE_Msk|macro|DMA_SxCR_TCIE_Msk
DECL|DMA_SxCR_TCIE_Pos|macro|DMA_SxCR_TCIE_Pos
DECL|DMA_SxCR_TCIE|macro|DMA_SxCR_TCIE
DECL|DMA_SxCR_TEIE_Msk|macro|DMA_SxCR_TEIE_Msk
DECL|DMA_SxCR_TEIE_Pos|macro|DMA_SxCR_TEIE_Pos
DECL|DMA_SxCR_TEIE|macro|DMA_SxCR_TEIE
DECL|DMA_SxFCR_DMDIS_Msk|macro|DMA_SxFCR_DMDIS_Msk
DECL|DMA_SxFCR_DMDIS_Pos|macro|DMA_SxFCR_DMDIS_Pos
DECL|DMA_SxFCR_DMDIS|macro|DMA_SxFCR_DMDIS
DECL|DMA_SxFCR_FEIE_Msk|macro|DMA_SxFCR_FEIE_Msk
DECL|DMA_SxFCR_FEIE_Pos|macro|DMA_SxFCR_FEIE_Pos
DECL|DMA_SxFCR_FEIE|macro|DMA_SxFCR_FEIE
DECL|DMA_SxFCR_FS_0|macro|DMA_SxFCR_FS_0
DECL|DMA_SxFCR_FS_1|macro|DMA_SxFCR_FS_1
DECL|DMA_SxFCR_FS_2|macro|DMA_SxFCR_FS_2
DECL|DMA_SxFCR_FS_Msk|macro|DMA_SxFCR_FS_Msk
DECL|DMA_SxFCR_FS_Pos|macro|DMA_SxFCR_FS_Pos
DECL|DMA_SxFCR_FS|macro|DMA_SxFCR_FS
DECL|DMA_SxFCR_FTH_0|macro|DMA_SxFCR_FTH_0
DECL|DMA_SxFCR_FTH_1|macro|DMA_SxFCR_FTH_1
DECL|DMA_SxFCR_FTH_Msk|macro|DMA_SxFCR_FTH_Msk
DECL|DMA_SxFCR_FTH_Pos|macro|DMA_SxFCR_FTH_Pos
DECL|DMA_SxFCR_FTH|macro|DMA_SxFCR_FTH
DECL|DMA_SxM0AR_M0A_Msk|macro|DMA_SxM0AR_M0A_Msk
DECL|DMA_SxM0AR_M0A_Pos|macro|DMA_SxM0AR_M0A_Pos
DECL|DMA_SxM0AR_M0A|macro|DMA_SxM0AR_M0A
DECL|DMA_SxM1AR_M1A_Msk|macro|DMA_SxM1AR_M1A_Msk
DECL|DMA_SxM1AR_M1A_Pos|macro|DMA_SxM1AR_M1A_Pos
DECL|DMA_SxM1AR_M1A|macro|DMA_SxM1AR_M1A
DECL|DMA_SxNDT_0|macro|DMA_SxNDT_0
DECL|DMA_SxNDT_10|macro|DMA_SxNDT_10
DECL|DMA_SxNDT_11|macro|DMA_SxNDT_11
DECL|DMA_SxNDT_12|macro|DMA_SxNDT_12
DECL|DMA_SxNDT_13|macro|DMA_SxNDT_13
DECL|DMA_SxNDT_14|macro|DMA_SxNDT_14
DECL|DMA_SxNDT_15|macro|DMA_SxNDT_15
DECL|DMA_SxNDT_1|macro|DMA_SxNDT_1
DECL|DMA_SxNDT_2|macro|DMA_SxNDT_2
DECL|DMA_SxNDT_3|macro|DMA_SxNDT_3
DECL|DMA_SxNDT_4|macro|DMA_SxNDT_4
DECL|DMA_SxNDT_5|macro|DMA_SxNDT_5
DECL|DMA_SxNDT_6|macro|DMA_SxNDT_6
DECL|DMA_SxNDT_7|macro|DMA_SxNDT_7
DECL|DMA_SxNDT_8|macro|DMA_SxNDT_8
DECL|DMA_SxNDT_9|macro|DMA_SxNDT_9
DECL|DMA_SxNDT_Msk|macro|DMA_SxNDT_Msk
DECL|DMA_SxNDT_Pos|macro|DMA_SxNDT_Pos
DECL|DMA_SxNDT|macro|DMA_SxNDT
DECL|DMA_SxPAR_PA_Msk|macro|DMA_SxPAR_PA_Msk
DECL|DMA_SxPAR_PA_Pos|macro|DMA_SxPAR_PA_Pos
DECL|DMA_SxPAR_PA|macro|DMA_SxPAR_PA
DECL|DMA_TypeDef|typedef|} DMA_TypeDef;
DECL|DOEPCTL|member|__IO uint32_t DOEPCTL; /*!< dev OUT Endpoint Control Reg B00h + (ep_num * 20h) + 00h */
DECL|DOEPDMA|member|__IO uint32_t DOEPDMA; /*!< dev OUT Endpoint DMA Address B00h + (ep_num * 20h) + 14h */
DECL|DOEPINT|member|__IO uint32_t DOEPINT; /*!< dev OUT Endpoint Itr Reg B00h + (ep_num * 20h) + 08h */
DECL|DOEPMSK|member|__IO uint32_t DOEPMSK; /*!< dev OUT Endpoint Mask 814h */
DECL|DOEPTSIZ|member|__IO uint32_t DOEPTSIZ; /*!< dev OUT Endpoint Txfer Size B00h + (ep_num * 20h) + 10h */
DECL|DOR1|member|__IO uint32_t DOR1; /*!< DAC channel1 data output register, Address offset: 0x2C */
DECL|DOR2|member|__IO uint32_t DOR2; /*!< DAC channel2 data output register, Address offset: 0x30 */
DECL|DOUTEP1MSK|member|__IO uint32_t DOUTEP1MSK; /*!< dedicated EP msk 884h */
DECL|DOUT|member|__IO uint32_t DOUT; /*!< CRYP data output register, Address offset: 0x0C */
DECL|DR|member|__IO uint32_t DR; /*!< ADC regular data register, Address offset: 0x4C */
DECL|DR|member|__IO uint32_t DR; /*!< CRC Data register, Address offset: 0x00 */
DECL|DR|member|__IO uint32_t DR; /*!< CRYP data input register, Address offset: 0x08 */
DECL|DR|member|__IO uint32_t DR; /*!< DCMI data register, Address offset: 0x28 */
DECL|DR|member|__IO uint32_t DR; /*!< I2C Data register, Address offset: 0x10 */
DECL|DR|member|__IO uint32_t DR; /*!< QUADSPI Data register, Address offset: 0x20 */
DECL|DR|member|__IO uint32_t DR; /*!< RNG data register, Address offset: 0x08 */
DECL|DR|member|__IO uint32_t DR; /*!< RTC date register, Address offset: 0x04 */
DECL|DR|member|__IO uint32_t DR; /*!< SAI block x data register, Address offset: 0x20 */
DECL|DR|member|__IO uint32_t DR; /*!< SPI data register, Address offset: 0x0C */
DECL|DR|member|__IO uint32_t DR; /*!< USART Data register, Address offset: 0x04 */
DECL|DSI_BASE|macro|DSI_BASE
DECL|DSI_CCR_TOCKDIV0_Msk|macro|DSI_CCR_TOCKDIV0_Msk
DECL|DSI_CCR_TOCKDIV0_Pos|macro|DSI_CCR_TOCKDIV0_Pos
DECL|DSI_CCR_TOCKDIV0|macro|DSI_CCR_TOCKDIV0
DECL|DSI_CCR_TOCKDIV1_Msk|macro|DSI_CCR_TOCKDIV1_Msk
DECL|DSI_CCR_TOCKDIV1_Pos|macro|DSI_CCR_TOCKDIV1_Pos
DECL|DSI_CCR_TOCKDIV1|macro|DSI_CCR_TOCKDIV1
DECL|DSI_CCR_TOCKDIV2_Msk|macro|DSI_CCR_TOCKDIV2_Msk
DECL|DSI_CCR_TOCKDIV2_Pos|macro|DSI_CCR_TOCKDIV2_Pos
DECL|DSI_CCR_TOCKDIV2|macro|DSI_CCR_TOCKDIV2
DECL|DSI_CCR_TOCKDIV3_Msk|macro|DSI_CCR_TOCKDIV3_Msk
DECL|DSI_CCR_TOCKDIV3_Pos|macro|DSI_CCR_TOCKDIV3_Pos
DECL|DSI_CCR_TOCKDIV3|macro|DSI_CCR_TOCKDIV3
DECL|DSI_CCR_TOCKDIV4_Msk|macro|DSI_CCR_TOCKDIV4_Msk
DECL|DSI_CCR_TOCKDIV4_Pos|macro|DSI_CCR_TOCKDIV4_Pos
DECL|DSI_CCR_TOCKDIV4|macro|DSI_CCR_TOCKDIV4
DECL|DSI_CCR_TOCKDIV5_Msk|macro|DSI_CCR_TOCKDIV5_Msk
DECL|DSI_CCR_TOCKDIV5_Pos|macro|DSI_CCR_TOCKDIV5_Pos
DECL|DSI_CCR_TOCKDIV5|macro|DSI_CCR_TOCKDIV5
DECL|DSI_CCR_TOCKDIV6_Msk|macro|DSI_CCR_TOCKDIV6_Msk
DECL|DSI_CCR_TOCKDIV6_Pos|macro|DSI_CCR_TOCKDIV6_Pos
DECL|DSI_CCR_TOCKDIV6|macro|DSI_CCR_TOCKDIV6
DECL|DSI_CCR_TOCKDIV7_Msk|macro|DSI_CCR_TOCKDIV7_Msk
DECL|DSI_CCR_TOCKDIV7_Pos|macro|DSI_CCR_TOCKDIV7_Pos
DECL|DSI_CCR_TOCKDIV7|macro|DSI_CCR_TOCKDIV7
DECL|DSI_CCR_TOCKDIV_Msk|macro|DSI_CCR_TOCKDIV_Msk
DECL|DSI_CCR_TOCKDIV_Pos|macro|DSI_CCR_TOCKDIV_Pos
DECL|DSI_CCR_TOCKDIV|macro|DSI_CCR_TOCKDIV
DECL|DSI_CCR_TXECKDIV0_Msk|macro|DSI_CCR_TXECKDIV0_Msk
DECL|DSI_CCR_TXECKDIV0_Pos|macro|DSI_CCR_TXECKDIV0_Pos
DECL|DSI_CCR_TXECKDIV0|macro|DSI_CCR_TXECKDIV0
DECL|DSI_CCR_TXECKDIV1_Msk|macro|DSI_CCR_TXECKDIV1_Msk
DECL|DSI_CCR_TXECKDIV1_Pos|macro|DSI_CCR_TXECKDIV1_Pos
DECL|DSI_CCR_TXECKDIV1|macro|DSI_CCR_TXECKDIV1
DECL|DSI_CCR_TXECKDIV2_Msk|macro|DSI_CCR_TXECKDIV2_Msk
DECL|DSI_CCR_TXECKDIV2_Pos|macro|DSI_CCR_TXECKDIV2_Pos
DECL|DSI_CCR_TXECKDIV2|macro|DSI_CCR_TXECKDIV2
DECL|DSI_CCR_TXECKDIV3_Msk|macro|DSI_CCR_TXECKDIV3_Msk
DECL|DSI_CCR_TXECKDIV3_Pos|macro|DSI_CCR_TXECKDIV3_Pos
DECL|DSI_CCR_TXECKDIV3|macro|DSI_CCR_TXECKDIV3
DECL|DSI_CCR_TXECKDIV4_Msk|macro|DSI_CCR_TXECKDIV4_Msk
DECL|DSI_CCR_TXECKDIV4_Pos|macro|DSI_CCR_TXECKDIV4_Pos
DECL|DSI_CCR_TXECKDIV4|macro|DSI_CCR_TXECKDIV4
DECL|DSI_CCR_TXECKDIV5_Msk|macro|DSI_CCR_TXECKDIV5_Msk
DECL|DSI_CCR_TXECKDIV5_Pos|macro|DSI_CCR_TXECKDIV5_Pos
DECL|DSI_CCR_TXECKDIV5|macro|DSI_CCR_TXECKDIV5
DECL|DSI_CCR_TXECKDIV6_Msk|macro|DSI_CCR_TXECKDIV6_Msk
DECL|DSI_CCR_TXECKDIV6_Pos|macro|DSI_CCR_TXECKDIV6_Pos
DECL|DSI_CCR_TXECKDIV6|macro|DSI_CCR_TXECKDIV6
DECL|DSI_CCR_TXECKDIV7_Msk|macro|DSI_CCR_TXECKDIV7_Msk
DECL|DSI_CCR_TXECKDIV7_Pos|macro|DSI_CCR_TXECKDIV7_Pos
DECL|DSI_CCR_TXECKDIV7|macro|DSI_CCR_TXECKDIV7
DECL|DSI_CCR_TXECKDIV_Msk|macro|DSI_CCR_TXECKDIV_Msk
DECL|DSI_CCR_TXECKDIV_Pos|macro|DSI_CCR_TXECKDIV_Pos
DECL|DSI_CCR_TXECKDIV|macro|DSI_CCR_TXECKDIV
DECL|DSI_CLCR_ACR_Msk|macro|DSI_CLCR_ACR_Msk
DECL|DSI_CLCR_ACR_Pos|macro|DSI_CLCR_ACR_Pos
DECL|DSI_CLCR_ACR|macro|DSI_CLCR_ACR
DECL|DSI_CLCR_DPCC_Msk|macro|DSI_CLCR_DPCC_Msk
DECL|DSI_CLCR_DPCC_Pos|macro|DSI_CLCR_DPCC_Pos
DECL|DSI_CLCR_DPCC|macro|DSI_CLCR_DPCC
DECL|DSI_CLTCR_HS2LP_TIME0_Msk|macro|DSI_CLTCR_HS2LP_TIME0_Msk
DECL|DSI_CLTCR_HS2LP_TIME0_Pos|macro|DSI_CLTCR_HS2LP_TIME0_Pos
DECL|DSI_CLTCR_HS2LP_TIME0|macro|DSI_CLTCR_HS2LP_TIME0
DECL|DSI_CLTCR_HS2LP_TIME1_Msk|macro|DSI_CLTCR_HS2LP_TIME1_Msk
DECL|DSI_CLTCR_HS2LP_TIME1_Pos|macro|DSI_CLTCR_HS2LP_TIME1_Pos
DECL|DSI_CLTCR_HS2LP_TIME1|macro|DSI_CLTCR_HS2LP_TIME1
DECL|DSI_CLTCR_HS2LP_TIME2_Msk|macro|DSI_CLTCR_HS2LP_TIME2_Msk
DECL|DSI_CLTCR_HS2LP_TIME2_Pos|macro|DSI_CLTCR_HS2LP_TIME2_Pos
DECL|DSI_CLTCR_HS2LP_TIME2|macro|DSI_CLTCR_HS2LP_TIME2
DECL|DSI_CLTCR_HS2LP_TIME3_Msk|macro|DSI_CLTCR_HS2LP_TIME3_Msk
DECL|DSI_CLTCR_HS2LP_TIME3_Pos|macro|DSI_CLTCR_HS2LP_TIME3_Pos
DECL|DSI_CLTCR_HS2LP_TIME3|macro|DSI_CLTCR_HS2LP_TIME3
DECL|DSI_CLTCR_HS2LP_TIME4_Msk|macro|DSI_CLTCR_HS2LP_TIME4_Msk
DECL|DSI_CLTCR_HS2LP_TIME4_Pos|macro|DSI_CLTCR_HS2LP_TIME4_Pos
DECL|DSI_CLTCR_HS2LP_TIME4|macro|DSI_CLTCR_HS2LP_TIME4
DECL|DSI_CLTCR_HS2LP_TIME5_Msk|macro|DSI_CLTCR_HS2LP_TIME5_Msk
DECL|DSI_CLTCR_HS2LP_TIME5_Pos|macro|DSI_CLTCR_HS2LP_TIME5_Pos
DECL|DSI_CLTCR_HS2LP_TIME5|macro|DSI_CLTCR_HS2LP_TIME5
DECL|DSI_CLTCR_HS2LP_TIME6_Msk|macro|DSI_CLTCR_HS2LP_TIME6_Msk
DECL|DSI_CLTCR_HS2LP_TIME6_Pos|macro|DSI_CLTCR_HS2LP_TIME6_Pos
DECL|DSI_CLTCR_HS2LP_TIME6|macro|DSI_CLTCR_HS2LP_TIME6
DECL|DSI_CLTCR_HS2LP_TIME7_Msk|macro|DSI_CLTCR_HS2LP_TIME7_Msk
DECL|DSI_CLTCR_HS2LP_TIME7_Pos|macro|DSI_CLTCR_HS2LP_TIME7_Pos
DECL|DSI_CLTCR_HS2LP_TIME7|macro|DSI_CLTCR_HS2LP_TIME7
DECL|DSI_CLTCR_HS2LP_TIME8_Msk|macro|DSI_CLTCR_HS2LP_TIME8_Msk
DECL|DSI_CLTCR_HS2LP_TIME8_Pos|macro|DSI_CLTCR_HS2LP_TIME8_Pos
DECL|DSI_CLTCR_HS2LP_TIME8|macro|DSI_CLTCR_HS2LP_TIME8
DECL|DSI_CLTCR_HS2LP_TIME9_Msk|macro|DSI_CLTCR_HS2LP_TIME9_Msk
DECL|DSI_CLTCR_HS2LP_TIME9_Pos|macro|DSI_CLTCR_HS2LP_TIME9_Pos
DECL|DSI_CLTCR_HS2LP_TIME9|macro|DSI_CLTCR_HS2LP_TIME9
DECL|DSI_CLTCR_HS2LP_TIME_Msk|macro|DSI_CLTCR_HS2LP_TIME_Msk
DECL|DSI_CLTCR_HS2LP_TIME_Pos|macro|DSI_CLTCR_HS2LP_TIME_Pos
DECL|DSI_CLTCR_HS2LP_TIME|macro|DSI_CLTCR_HS2LP_TIME
DECL|DSI_CLTCR_LP2HS_TIME0_Msk|macro|DSI_CLTCR_LP2HS_TIME0_Msk
DECL|DSI_CLTCR_LP2HS_TIME0_Pos|macro|DSI_CLTCR_LP2HS_TIME0_Pos
DECL|DSI_CLTCR_LP2HS_TIME0|macro|DSI_CLTCR_LP2HS_TIME0
DECL|DSI_CLTCR_LP2HS_TIME1_Msk|macro|DSI_CLTCR_LP2HS_TIME1_Msk
DECL|DSI_CLTCR_LP2HS_TIME1_Pos|macro|DSI_CLTCR_LP2HS_TIME1_Pos
DECL|DSI_CLTCR_LP2HS_TIME1|macro|DSI_CLTCR_LP2HS_TIME1
DECL|DSI_CLTCR_LP2HS_TIME2_Msk|macro|DSI_CLTCR_LP2HS_TIME2_Msk
DECL|DSI_CLTCR_LP2HS_TIME2_Pos|macro|DSI_CLTCR_LP2HS_TIME2_Pos
DECL|DSI_CLTCR_LP2HS_TIME2|macro|DSI_CLTCR_LP2HS_TIME2
DECL|DSI_CLTCR_LP2HS_TIME3_Msk|macro|DSI_CLTCR_LP2HS_TIME3_Msk
DECL|DSI_CLTCR_LP2HS_TIME3_Pos|macro|DSI_CLTCR_LP2HS_TIME3_Pos
DECL|DSI_CLTCR_LP2HS_TIME3|macro|DSI_CLTCR_LP2HS_TIME3
DECL|DSI_CLTCR_LP2HS_TIME4_Msk|macro|DSI_CLTCR_LP2HS_TIME4_Msk
DECL|DSI_CLTCR_LP2HS_TIME4_Pos|macro|DSI_CLTCR_LP2HS_TIME4_Pos
DECL|DSI_CLTCR_LP2HS_TIME4|macro|DSI_CLTCR_LP2HS_TIME4
DECL|DSI_CLTCR_LP2HS_TIME5_Msk|macro|DSI_CLTCR_LP2HS_TIME5_Msk
DECL|DSI_CLTCR_LP2HS_TIME5_Pos|macro|DSI_CLTCR_LP2HS_TIME5_Pos
DECL|DSI_CLTCR_LP2HS_TIME5|macro|DSI_CLTCR_LP2HS_TIME5
DECL|DSI_CLTCR_LP2HS_TIME6_Msk|macro|DSI_CLTCR_LP2HS_TIME6_Msk
DECL|DSI_CLTCR_LP2HS_TIME6_Pos|macro|DSI_CLTCR_LP2HS_TIME6_Pos
DECL|DSI_CLTCR_LP2HS_TIME6|macro|DSI_CLTCR_LP2HS_TIME6
DECL|DSI_CLTCR_LP2HS_TIME7_Msk|macro|DSI_CLTCR_LP2HS_TIME7_Msk
DECL|DSI_CLTCR_LP2HS_TIME7_Pos|macro|DSI_CLTCR_LP2HS_TIME7_Pos
DECL|DSI_CLTCR_LP2HS_TIME7|macro|DSI_CLTCR_LP2HS_TIME7
DECL|DSI_CLTCR_LP2HS_TIME8_Msk|macro|DSI_CLTCR_LP2HS_TIME8_Msk
DECL|DSI_CLTCR_LP2HS_TIME8_Pos|macro|DSI_CLTCR_LP2HS_TIME8_Pos
DECL|DSI_CLTCR_LP2HS_TIME8|macro|DSI_CLTCR_LP2HS_TIME8
DECL|DSI_CLTCR_LP2HS_TIME9_Msk|macro|DSI_CLTCR_LP2HS_TIME9_Msk
DECL|DSI_CLTCR_LP2HS_TIME9_Pos|macro|DSI_CLTCR_LP2HS_TIME9_Pos
DECL|DSI_CLTCR_LP2HS_TIME9|macro|DSI_CLTCR_LP2HS_TIME9
DECL|DSI_CLTCR_LP2HS_TIME_Msk|macro|DSI_CLTCR_LP2HS_TIME_Msk
DECL|DSI_CLTCR_LP2HS_TIME_Pos|macro|DSI_CLTCR_LP2HS_TIME_Pos
DECL|DSI_CLTCR_LP2HS_TIME|macro|DSI_CLTCR_LP2HS_TIME
DECL|DSI_CMCR_ARE_Msk|macro|DSI_CMCR_ARE_Msk
DECL|DSI_CMCR_ARE_Pos|macro|DSI_CMCR_ARE_Pos
DECL|DSI_CMCR_ARE|macro|DSI_CMCR_ARE
DECL|DSI_CMCR_DLWTX_Msk|macro|DSI_CMCR_DLWTX_Msk
DECL|DSI_CMCR_DLWTX_Pos|macro|DSI_CMCR_DLWTX_Pos
DECL|DSI_CMCR_DLWTX|macro|DSI_CMCR_DLWTX
DECL|DSI_CMCR_DSR0TX_Msk|macro|DSI_CMCR_DSR0TX_Msk
DECL|DSI_CMCR_DSR0TX_Pos|macro|DSI_CMCR_DSR0TX_Pos
DECL|DSI_CMCR_DSR0TX|macro|DSI_CMCR_DSR0TX
DECL|DSI_CMCR_DSW0TX_Msk|macro|DSI_CMCR_DSW0TX_Msk
DECL|DSI_CMCR_DSW0TX_Pos|macro|DSI_CMCR_DSW0TX_Pos
DECL|DSI_CMCR_DSW0TX|macro|DSI_CMCR_DSW0TX
DECL|DSI_CMCR_DSW1TX_Msk|macro|DSI_CMCR_DSW1TX_Msk
DECL|DSI_CMCR_DSW1TX_Pos|macro|DSI_CMCR_DSW1TX_Pos
DECL|DSI_CMCR_DSW1TX|macro|DSI_CMCR_DSW1TX
DECL|DSI_CMCR_GLWTX_Msk|macro|DSI_CMCR_GLWTX_Msk
DECL|DSI_CMCR_GLWTX_Pos|macro|DSI_CMCR_GLWTX_Pos
DECL|DSI_CMCR_GLWTX|macro|DSI_CMCR_GLWTX
DECL|DSI_CMCR_GSR0TX_Msk|macro|DSI_CMCR_GSR0TX_Msk
DECL|DSI_CMCR_GSR0TX_Pos|macro|DSI_CMCR_GSR0TX_Pos
DECL|DSI_CMCR_GSR0TX|macro|DSI_CMCR_GSR0TX
DECL|DSI_CMCR_GSR1TX_Msk|macro|DSI_CMCR_GSR1TX_Msk
DECL|DSI_CMCR_GSR1TX_Pos|macro|DSI_CMCR_GSR1TX_Pos
DECL|DSI_CMCR_GSR1TX|macro|DSI_CMCR_GSR1TX
DECL|DSI_CMCR_GSR2TX_Msk|macro|DSI_CMCR_GSR2TX_Msk
DECL|DSI_CMCR_GSR2TX_Pos|macro|DSI_CMCR_GSR2TX_Pos
DECL|DSI_CMCR_GSR2TX|macro|DSI_CMCR_GSR2TX
DECL|DSI_CMCR_GSW0TX_Msk|macro|DSI_CMCR_GSW0TX_Msk
DECL|DSI_CMCR_GSW0TX_Pos|macro|DSI_CMCR_GSW0TX_Pos
DECL|DSI_CMCR_GSW0TX|macro|DSI_CMCR_GSW0TX
DECL|DSI_CMCR_GSW1TX_Msk|macro|DSI_CMCR_GSW1TX_Msk
DECL|DSI_CMCR_GSW1TX_Pos|macro|DSI_CMCR_GSW1TX_Pos
DECL|DSI_CMCR_GSW1TX|macro|DSI_CMCR_GSW1TX
DECL|DSI_CMCR_GSW2TX_Msk|macro|DSI_CMCR_GSW2TX_Msk
DECL|DSI_CMCR_GSW2TX_Pos|macro|DSI_CMCR_GSW2TX_Pos
DECL|DSI_CMCR_GSW2TX|macro|DSI_CMCR_GSW2TX
DECL|DSI_CMCR_MRDPS_Msk|macro|DSI_CMCR_MRDPS_Msk
DECL|DSI_CMCR_MRDPS_Pos|macro|DSI_CMCR_MRDPS_Pos
DECL|DSI_CMCR_MRDPS|macro|DSI_CMCR_MRDPS
DECL|DSI_CMCR_TEARE_Msk|macro|DSI_CMCR_TEARE_Msk
DECL|DSI_CMCR_TEARE_Pos|macro|DSI_CMCR_TEARE_Pos
DECL|DSI_CMCR_TEARE|macro|DSI_CMCR_TEARE
DECL|DSI_CR_EN_Msk|macro|DSI_CR_EN_Msk
DECL|DSI_CR_EN_Pos|macro|DSI_CR_EN_Pos
DECL|DSI_CR_EN|macro|DSI_CR_EN
DECL|DSI_DLTCR_HS2LP_TIME0_Msk|macro|DSI_DLTCR_HS2LP_TIME0_Msk
DECL|DSI_DLTCR_HS2LP_TIME0_Pos|macro|DSI_DLTCR_HS2LP_TIME0_Pos
DECL|DSI_DLTCR_HS2LP_TIME0|macro|DSI_DLTCR_HS2LP_TIME0
DECL|DSI_DLTCR_HS2LP_TIME1_Msk|macro|DSI_DLTCR_HS2LP_TIME1_Msk
DECL|DSI_DLTCR_HS2LP_TIME1_Pos|macro|DSI_DLTCR_HS2LP_TIME1_Pos
DECL|DSI_DLTCR_HS2LP_TIME1|macro|DSI_DLTCR_HS2LP_TIME1
DECL|DSI_DLTCR_HS2LP_TIME2_Msk|macro|DSI_DLTCR_HS2LP_TIME2_Msk
DECL|DSI_DLTCR_HS2LP_TIME2_Pos|macro|DSI_DLTCR_HS2LP_TIME2_Pos
DECL|DSI_DLTCR_HS2LP_TIME2|macro|DSI_DLTCR_HS2LP_TIME2
DECL|DSI_DLTCR_HS2LP_TIME3_Msk|macro|DSI_DLTCR_HS2LP_TIME3_Msk
DECL|DSI_DLTCR_HS2LP_TIME3_Pos|macro|DSI_DLTCR_HS2LP_TIME3_Pos
DECL|DSI_DLTCR_HS2LP_TIME3|macro|DSI_DLTCR_HS2LP_TIME3
DECL|DSI_DLTCR_HS2LP_TIME4_Msk|macro|DSI_DLTCR_HS2LP_TIME4_Msk
DECL|DSI_DLTCR_HS2LP_TIME4_Pos|macro|DSI_DLTCR_HS2LP_TIME4_Pos
DECL|DSI_DLTCR_HS2LP_TIME4|macro|DSI_DLTCR_HS2LP_TIME4
DECL|DSI_DLTCR_HS2LP_TIME5_Msk|macro|DSI_DLTCR_HS2LP_TIME5_Msk
DECL|DSI_DLTCR_HS2LP_TIME5_Pos|macro|DSI_DLTCR_HS2LP_TIME5_Pos
DECL|DSI_DLTCR_HS2LP_TIME5|macro|DSI_DLTCR_HS2LP_TIME5
DECL|DSI_DLTCR_HS2LP_TIME6_Msk|macro|DSI_DLTCR_HS2LP_TIME6_Msk
DECL|DSI_DLTCR_HS2LP_TIME6_Pos|macro|DSI_DLTCR_HS2LP_TIME6_Pos
DECL|DSI_DLTCR_HS2LP_TIME6|macro|DSI_DLTCR_HS2LP_TIME6
DECL|DSI_DLTCR_HS2LP_TIME7_Msk|macro|DSI_DLTCR_HS2LP_TIME7_Msk
DECL|DSI_DLTCR_HS2LP_TIME7_Pos|macro|DSI_DLTCR_HS2LP_TIME7_Pos
DECL|DSI_DLTCR_HS2LP_TIME7|macro|DSI_DLTCR_HS2LP_TIME7
DECL|DSI_DLTCR_HS2LP_TIME_Msk|macro|DSI_DLTCR_HS2LP_TIME_Msk
DECL|DSI_DLTCR_HS2LP_TIME_Pos|macro|DSI_DLTCR_HS2LP_TIME_Pos
DECL|DSI_DLTCR_HS2LP_TIME|macro|DSI_DLTCR_HS2LP_TIME
DECL|DSI_DLTCR_LP2HS_TIME0_Msk|macro|DSI_DLTCR_LP2HS_TIME0_Msk
DECL|DSI_DLTCR_LP2HS_TIME0_Pos|macro|DSI_DLTCR_LP2HS_TIME0_Pos
DECL|DSI_DLTCR_LP2HS_TIME0|macro|DSI_DLTCR_LP2HS_TIME0
DECL|DSI_DLTCR_LP2HS_TIME1_Msk|macro|DSI_DLTCR_LP2HS_TIME1_Msk
DECL|DSI_DLTCR_LP2HS_TIME1_Pos|macro|DSI_DLTCR_LP2HS_TIME1_Pos
DECL|DSI_DLTCR_LP2HS_TIME1|macro|DSI_DLTCR_LP2HS_TIME1
DECL|DSI_DLTCR_LP2HS_TIME2_Msk|macro|DSI_DLTCR_LP2HS_TIME2_Msk
DECL|DSI_DLTCR_LP2HS_TIME2_Pos|macro|DSI_DLTCR_LP2HS_TIME2_Pos
DECL|DSI_DLTCR_LP2HS_TIME2|macro|DSI_DLTCR_LP2HS_TIME2
DECL|DSI_DLTCR_LP2HS_TIME3_Msk|macro|DSI_DLTCR_LP2HS_TIME3_Msk
DECL|DSI_DLTCR_LP2HS_TIME3_Pos|macro|DSI_DLTCR_LP2HS_TIME3_Pos
DECL|DSI_DLTCR_LP2HS_TIME3|macro|DSI_DLTCR_LP2HS_TIME3
DECL|DSI_DLTCR_LP2HS_TIME4_Msk|macro|DSI_DLTCR_LP2HS_TIME4_Msk
DECL|DSI_DLTCR_LP2HS_TIME4_Pos|macro|DSI_DLTCR_LP2HS_TIME4_Pos
DECL|DSI_DLTCR_LP2HS_TIME4|macro|DSI_DLTCR_LP2HS_TIME4
DECL|DSI_DLTCR_LP2HS_TIME5_Msk|macro|DSI_DLTCR_LP2HS_TIME5_Msk
DECL|DSI_DLTCR_LP2HS_TIME5_Pos|macro|DSI_DLTCR_LP2HS_TIME5_Pos
DECL|DSI_DLTCR_LP2HS_TIME5|macro|DSI_DLTCR_LP2HS_TIME5
DECL|DSI_DLTCR_LP2HS_TIME6_Msk|macro|DSI_DLTCR_LP2HS_TIME6_Msk
DECL|DSI_DLTCR_LP2HS_TIME6_Pos|macro|DSI_DLTCR_LP2HS_TIME6_Pos
DECL|DSI_DLTCR_LP2HS_TIME6|macro|DSI_DLTCR_LP2HS_TIME6
DECL|DSI_DLTCR_LP2HS_TIME7_Msk|macro|DSI_DLTCR_LP2HS_TIME7_Msk
DECL|DSI_DLTCR_LP2HS_TIME7_Pos|macro|DSI_DLTCR_LP2HS_TIME7_Pos
DECL|DSI_DLTCR_LP2HS_TIME7|macro|DSI_DLTCR_LP2HS_TIME7
DECL|DSI_DLTCR_LP2HS_TIME_Msk|macro|DSI_DLTCR_LP2HS_TIME_Msk
DECL|DSI_DLTCR_LP2HS_TIME_Pos|macro|DSI_DLTCR_LP2HS_TIME_Pos
DECL|DSI_DLTCR_LP2HS_TIME|macro|DSI_DLTCR_LP2HS_TIME
DECL|DSI_DLTCR_MRD_TIME0_Msk|macro|DSI_DLTCR_MRD_TIME0_Msk
DECL|DSI_DLTCR_MRD_TIME0_Pos|macro|DSI_DLTCR_MRD_TIME0_Pos
DECL|DSI_DLTCR_MRD_TIME0|macro|DSI_DLTCR_MRD_TIME0
DECL|DSI_DLTCR_MRD_TIME10_Msk|macro|DSI_DLTCR_MRD_TIME10_Msk
DECL|DSI_DLTCR_MRD_TIME10_Pos|macro|DSI_DLTCR_MRD_TIME10_Pos
DECL|DSI_DLTCR_MRD_TIME10|macro|DSI_DLTCR_MRD_TIME10
DECL|DSI_DLTCR_MRD_TIME11_Msk|macro|DSI_DLTCR_MRD_TIME11_Msk
DECL|DSI_DLTCR_MRD_TIME11_Pos|macro|DSI_DLTCR_MRD_TIME11_Pos
DECL|DSI_DLTCR_MRD_TIME11|macro|DSI_DLTCR_MRD_TIME11
DECL|DSI_DLTCR_MRD_TIME12_Msk|macro|DSI_DLTCR_MRD_TIME12_Msk
DECL|DSI_DLTCR_MRD_TIME12_Pos|macro|DSI_DLTCR_MRD_TIME12_Pos
DECL|DSI_DLTCR_MRD_TIME12|macro|DSI_DLTCR_MRD_TIME12
DECL|DSI_DLTCR_MRD_TIME13_Msk|macro|DSI_DLTCR_MRD_TIME13_Msk
DECL|DSI_DLTCR_MRD_TIME13_Pos|macro|DSI_DLTCR_MRD_TIME13_Pos
DECL|DSI_DLTCR_MRD_TIME13|macro|DSI_DLTCR_MRD_TIME13
DECL|DSI_DLTCR_MRD_TIME14_Msk|macro|DSI_DLTCR_MRD_TIME14_Msk
DECL|DSI_DLTCR_MRD_TIME14_Pos|macro|DSI_DLTCR_MRD_TIME14_Pos
DECL|DSI_DLTCR_MRD_TIME14|macro|DSI_DLTCR_MRD_TIME14
DECL|DSI_DLTCR_MRD_TIME1_Msk|macro|DSI_DLTCR_MRD_TIME1_Msk
DECL|DSI_DLTCR_MRD_TIME1_Pos|macro|DSI_DLTCR_MRD_TIME1_Pos
DECL|DSI_DLTCR_MRD_TIME1|macro|DSI_DLTCR_MRD_TIME1
DECL|DSI_DLTCR_MRD_TIME2_Msk|macro|DSI_DLTCR_MRD_TIME2_Msk
DECL|DSI_DLTCR_MRD_TIME2_Pos|macro|DSI_DLTCR_MRD_TIME2_Pos
DECL|DSI_DLTCR_MRD_TIME2|macro|DSI_DLTCR_MRD_TIME2
DECL|DSI_DLTCR_MRD_TIME3_Msk|macro|DSI_DLTCR_MRD_TIME3_Msk
DECL|DSI_DLTCR_MRD_TIME3_Pos|macro|DSI_DLTCR_MRD_TIME3_Pos
DECL|DSI_DLTCR_MRD_TIME3|macro|DSI_DLTCR_MRD_TIME3
DECL|DSI_DLTCR_MRD_TIME4_Msk|macro|DSI_DLTCR_MRD_TIME4_Msk
DECL|DSI_DLTCR_MRD_TIME4_Pos|macro|DSI_DLTCR_MRD_TIME4_Pos
DECL|DSI_DLTCR_MRD_TIME4|macro|DSI_DLTCR_MRD_TIME4
DECL|DSI_DLTCR_MRD_TIME5_Msk|macro|DSI_DLTCR_MRD_TIME5_Msk
DECL|DSI_DLTCR_MRD_TIME5_Pos|macro|DSI_DLTCR_MRD_TIME5_Pos
DECL|DSI_DLTCR_MRD_TIME5|macro|DSI_DLTCR_MRD_TIME5
DECL|DSI_DLTCR_MRD_TIME6_Msk|macro|DSI_DLTCR_MRD_TIME6_Msk
DECL|DSI_DLTCR_MRD_TIME6_Pos|macro|DSI_DLTCR_MRD_TIME6_Pos
DECL|DSI_DLTCR_MRD_TIME6|macro|DSI_DLTCR_MRD_TIME6
DECL|DSI_DLTCR_MRD_TIME7_Msk|macro|DSI_DLTCR_MRD_TIME7_Msk
DECL|DSI_DLTCR_MRD_TIME7_Pos|macro|DSI_DLTCR_MRD_TIME7_Pos
DECL|DSI_DLTCR_MRD_TIME7|macro|DSI_DLTCR_MRD_TIME7
DECL|DSI_DLTCR_MRD_TIME8_Msk|macro|DSI_DLTCR_MRD_TIME8_Msk
DECL|DSI_DLTCR_MRD_TIME8_Pos|macro|DSI_DLTCR_MRD_TIME8_Pos
DECL|DSI_DLTCR_MRD_TIME8|macro|DSI_DLTCR_MRD_TIME8
DECL|DSI_DLTCR_MRD_TIME9_Msk|macro|DSI_DLTCR_MRD_TIME9_Msk
DECL|DSI_DLTCR_MRD_TIME9_Pos|macro|DSI_DLTCR_MRD_TIME9_Pos
DECL|DSI_DLTCR_MRD_TIME9|macro|DSI_DLTCR_MRD_TIME9
DECL|DSI_DLTCR_MRD_TIME_Msk|macro|DSI_DLTCR_MRD_TIME_Msk
DECL|DSI_DLTCR_MRD_TIME_Pos|macro|DSI_DLTCR_MRD_TIME_Pos
DECL|DSI_DLTCR_MRD_TIME|macro|DSI_DLTCR_MRD_TIME
DECL|DSI_FIR0_FAE0_Msk|macro|DSI_FIR0_FAE0_Msk
DECL|DSI_FIR0_FAE0_Pos|macro|DSI_FIR0_FAE0_Pos
DECL|DSI_FIR0_FAE0|macro|DSI_FIR0_FAE0
DECL|DSI_FIR0_FAE10_Msk|macro|DSI_FIR0_FAE10_Msk
DECL|DSI_FIR0_FAE10_Pos|macro|DSI_FIR0_FAE10_Pos
DECL|DSI_FIR0_FAE10|macro|DSI_FIR0_FAE10
DECL|DSI_FIR0_FAE11_Msk|macro|DSI_FIR0_FAE11_Msk
DECL|DSI_FIR0_FAE11_Pos|macro|DSI_FIR0_FAE11_Pos
DECL|DSI_FIR0_FAE11|macro|DSI_FIR0_FAE11
DECL|DSI_FIR0_FAE12_Msk|macro|DSI_FIR0_FAE12_Msk
DECL|DSI_FIR0_FAE12_Pos|macro|DSI_FIR0_FAE12_Pos
DECL|DSI_FIR0_FAE12|macro|DSI_FIR0_FAE12
DECL|DSI_FIR0_FAE13_Msk|macro|DSI_FIR0_FAE13_Msk
DECL|DSI_FIR0_FAE13_Pos|macro|DSI_FIR0_FAE13_Pos
DECL|DSI_FIR0_FAE13|macro|DSI_FIR0_FAE13
DECL|DSI_FIR0_FAE14_Msk|macro|DSI_FIR0_FAE14_Msk
DECL|DSI_FIR0_FAE14_Pos|macro|DSI_FIR0_FAE14_Pos
DECL|DSI_FIR0_FAE14|macro|DSI_FIR0_FAE14
DECL|DSI_FIR0_FAE15_Msk|macro|DSI_FIR0_FAE15_Msk
DECL|DSI_FIR0_FAE15_Pos|macro|DSI_FIR0_FAE15_Pos
DECL|DSI_FIR0_FAE15|macro|DSI_FIR0_FAE15
DECL|DSI_FIR0_FAE1_Msk|macro|DSI_FIR0_FAE1_Msk
DECL|DSI_FIR0_FAE1_Pos|macro|DSI_FIR0_FAE1_Pos
DECL|DSI_FIR0_FAE1|macro|DSI_FIR0_FAE1
DECL|DSI_FIR0_FAE2_Msk|macro|DSI_FIR0_FAE2_Msk
DECL|DSI_FIR0_FAE2_Pos|macro|DSI_FIR0_FAE2_Pos
DECL|DSI_FIR0_FAE2|macro|DSI_FIR0_FAE2
DECL|DSI_FIR0_FAE3_Msk|macro|DSI_FIR0_FAE3_Msk
DECL|DSI_FIR0_FAE3_Pos|macro|DSI_FIR0_FAE3_Pos
DECL|DSI_FIR0_FAE3|macro|DSI_FIR0_FAE3
DECL|DSI_FIR0_FAE4_Msk|macro|DSI_FIR0_FAE4_Msk
DECL|DSI_FIR0_FAE4_Pos|macro|DSI_FIR0_FAE4_Pos
DECL|DSI_FIR0_FAE4|macro|DSI_FIR0_FAE4
DECL|DSI_FIR0_FAE5_Msk|macro|DSI_FIR0_FAE5_Msk
DECL|DSI_FIR0_FAE5_Pos|macro|DSI_FIR0_FAE5_Pos
DECL|DSI_FIR0_FAE5|macro|DSI_FIR0_FAE5
DECL|DSI_FIR0_FAE6_Msk|macro|DSI_FIR0_FAE6_Msk
DECL|DSI_FIR0_FAE6_Pos|macro|DSI_FIR0_FAE6_Pos
DECL|DSI_FIR0_FAE6|macro|DSI_FIR0_FAE6
DECL|DSI_FIR0_FAE7_Msk|macro|DSI_FIR0_FAE7_Msk
DECL|DSI_FIR0_FAE7_Pos|macro|DSI_FIR0_FAE7_Pos
DECL|DSI_FIR0_FAE7|macro|DSI_FIR0_FAE7
DECL|DSI_FIR0_FAE8_Msk|macro|DSI_FIR0_FAE8_Msk
DECL|DSI_FIR0_FAE8_Pos|macro|DSI_FIR0_FAE8_Pos
DECL|DSI_FIR0_FAE8|macro|DSI_FIR0_FAE8
DECL|DSI_FIR0_FAE9_Msk|macro|DSI_FIR0_FAE9_Msk
DECL|DSI_FIR0_FAE9_Pos|macro|DSI_FIR0_FAE9_Pos
DECL|DSI_FIR0_FAE9|macro|DSI_FIR0_FAE9
DECL|DSI_FIR0_FPE0_Msk|macro|DSI_FIR0_FPE0_Msk
DECL|DSI_FIR0_FPE0_Pos|macro|DSI_FIR0_FPE0_Pos
DECL|DSI_FIR0_FPE0|macro|DSI_FIR0_FPE0
DECL|DSI_FIR0_FPE1_Msk|macro|DSI_FIR0_FPE1_Msk
DECL|DSI_FIR0_FPE1_Pos|macro|DSI_FIR0_FPE1_Pos
DECL|DSI_FIR0_FPE1|macro|DSI_FIR0_FPE1
DECL|DSI_FIR0_FPE2_Msk|macro|DSI_FIR0_FPE2_Msk
DECL|DSI_FIR0_FPE2_Pos|macro|DSI_FIR0_FPE2_Pos
DECL|DSI_FIR0_FPE2|macro|DSI_FIR0_FPE2
DECL|DSI_FIR0_FPE3_Msk|macro|DSI_FIR0_FPE3_Msk
DECL|DSI_FIR0_FPE3_Pos|macro|DSI_FIR0_FPE3_Pos
DECL|DSI_FIR0_FPE3|macro|DSI_FIR0_FPE3
DECL|DSI_FIR0_FPE4_Msk|macro|DSI_FIR0_FPE4_Msk
DECL|DSI_FIR0_FPE4_Pos|macro|DSI_FIR0_FPE4_Pos
DECL|DSI_FIR0_FPE4|macro|DSI_FIR0_FPE4
DECL|DSI_FIR1_FCRCE_Msk|macro|DSI_FIR1_FCRCE_Msk
DECL|DSI_FIR1_FCRCE_Pos|macro|DSI_FIR1_FCRCE_Pos
DECL|DSI_FIR1_FCRCE|macro|DSI_FIR1_FCRCE
DECL|DSI_FIR1_FECCME_Msk|macro|DSI_FIR1_FECCME_Msk
DECL|DSI_FIR1_FECCME_Pos|macro|DSI_FIR1_FECCME_Pos
DECL|DSI_FIR1_FECCME|macro|DSI_FIR1_FECCME
DECL|DSI_FIR1_FECCSE_Msk|macro|DSI_FIR1_FECCSE_Msk
DECL|DSI_FIR1_FECCSE_Pos|macro|DSI_FIR1_FECCSE_Pos
DECL|DSI_FIR1_FECCSE|macro|DSI_FIR1_FECCSE
DECL|DSI_FIR1_FEOTPE_Msk|macro|DSI_FIR1_FEOTPE_Msk
DECL|DSI_FIR1_FEOTPE_Pos|macro|DSI_FIR1_FEOTPE_Pos
DECL|DSI_FIR1_FEOTPE|macro|DSI_FIR1_FEOTPE
DECL|DSI_FIR1_FGCWRE_Msk|macro|DSI_FIR1_FGCWRE_Msk
DECL|DSI_FIR1_FGCWRE_Pos|macro|DSI_FIR1_FGCWRE_Pos
DECL|DSI_FIR1_FGCWRE|macro|DSI_FIR1_FGCWRE
DECL|DSI_FIR1_FGPRDE_Msk|macro|DSI_FIR1_FGPRDE_Msk
DECL|DSI_FIR1_FGPRDE_Pos|macro|DSI_FIR1_FGPRDE_Pos
DECL|DSI_FIR1_FGPRDE|macro|DSI_FIR1_FGPRDE
DECL|DSI_FIR1_FGPRXE_Msk|macro|DSI_FIR1_FGPRXE_Msk
DECL|DSI_FIR1_FGPRXE_Pos|macro|DSI_FIR1_FGPRXE_Pos
DECL|DSI_FIR1_FGPRXE|macro|DSI_FIR1_FGPRXE
DECL|DSI_FIR1_FGPTXE_Msk|macro|DSI_FIR1_FGPTXE_Msk
DECL|DSI_FIR1_FGPTXE_Pos|macro|DSI_FIR1_FGPTXE_Pos
DECL|DSI_FIR1_FGPTXE|macro|DSI_FIR1_FGPTXE
DECL|DSI_FIR1_FGPWRE_Msk|macro|DSI_FIR1_FGPWRE_Msk
DECL|DSI_FIR1_FGPWRE_Pos|macro|DSI_FIR1_FGPWRE_Pos
DECL|DSI_FIR1_FGPWRE|macro|DSI_FIR1_FGPWRE
DECL|DSI_FIR1_FLPWRE_Msk|macro|DSI_FIR1_FLPWRE_Msk
DECL|DSI_FIR1_FLPWRE_Pos|macro|DSI_FIR1_FLPWRE_Pos
DECL|DSI_FIR1_FLPWRE|macro|DSI_FIR1_FLPWRE
DECL|DSI_FIR1_FPSE_Msk|macro|DSI_FIR1_FPSE_Msk
DECL|DSI_FIR1_FPSE_Pos|macro|DSI_FIR1_FPSE_Pos
DECL|DSI_FIR1_FPSE|macro|DSI_FIR1_FPSE
DECL|DSI_FIR1_FTOHSTX_Msk|macro|DSI_FIR1_FTOHSTX_Msk
DECL|DSI_FIR1_FTOHSTX_Pos|macro|DSI_FIR1_FTOHSTX_Pos
DECL|DSI_FIR1_FTOHSTX|macro|DSI_FIR1_FTOHSTX
DECL|DSI_FIR1_FTOLPRX_Msk|macro|DSI_FIR1_FTOLPRX_Msk
DECL|DSI_FIR1_FTOLPRX_Pos|macro|DSI_FIR1_FTOLPRX_Pos
DECL|DSI_FIR1_FTOLPRX|macro|DSI_FIR1_FTOLPRX
DECL|DSI_GHCR_DT0_Msk|macro|DSI_GHCR_DT0_Msk
DECL|DSI_GHCR_DT0_Pos|macro|DSI_GHCR_DT0_Pos
DECL|DSI_GHCR_DT0|macro|DSI_GHCR_DT0
DECL|DSI_GHCR_DT1_Msk|macro|DSI_GHCR_DT1_Msk
DECL|DSI_GHCR_DT1_Pos|macro|DSI_GHCR_DT1_Pos
DECL|DSI_GHCR_DT1|macro|DSI_GHCR_DT1
DECL|DSI_GHCR_DT2_Msk|macro|DSI_GHCR_DT2_Msk
DECL|DSI_GHCR_DT2_Pos|macro|DSI_GHCR_DT2_Pos
DECL|DSI_GHCR_DT2|macro|DSI_GHCR_DT2
DECL|DSI_GHCR_DT3_Msk|macro|DSI_GHCR_DT3_Msk
DECL|DSI_GHCR_DT3_Pos|macro|DSI_GHCR_DT3_Pos
DECL|DSI_GHCR_DT3|macro|DSI_GHCR_DT3
DECL|DSI_GHCR_DT4_Msk|macro|DSI_GHCR_DT4_Msk
DECL|DSI_GHCR_DT4_Pos|macro|DSI_GHCR_DT4_Pos
DECL|DSI_GHCR_DT4|macro|DSI_GHCR_DT4
DECL|DSI_GHCR_DT5_Msk|macro|DSI_GHCR_DT5_Msk
DECL|DSI_GHCR_DT5_Pos|macro|DSI_GHCR_DT5_Pos
DECL|DSI_GHCR_DT5|macro|DSI_GHCR_DT5
DECL|DSI_GHCR_DT_Msk|macro|DSI_GHCR_DT_Msk
DECL|DSI_GHCR_DT_Pos|macro|DSI_GHCR_DT_Pos
DECL|DSI_GHCR_DT|macro|DSI_GHCR_DT
DECL|DSI_GHCR_VCID0_Msk|macro|DSI_GHCR_VCID0_Msk
DECL|DSI_GHCR_VCID0_Pos|macro|DSI_GHCR_VCID0_Pos
DECL|DSI_GHCR_VCID0|macro|DSI_GHCR_VCID0
DECL|DSI_GHCR_VCID1_Msk|macro|DSI_GHCR_VCID1_Msk
DECL|DSI_GHCR_VCID1_Pos|macro|DSI_GHCR_VCID1_Pos
DECL|DSI_GHCR_VCID1|macro|DSI_GHCR_VCID1
DECL|DSI_GHCR_VCID_Msk|macro|DSI_GHCR_VCID_Msk
DECL|DSI_GHCR_VCID_Pos|macro|DSI_GHCR_VCID_Pos
DECL|DSI_GHCR_VCID|macro|DSI_GHCR_VCID
DECL|DSI_GHCR_WCLSB0_Msk|macro|DSI_GHCR_WCLSB0_Msk
DECL|DSI_GHCR_WCLSB0_Pos|macro|DSI_GHCR_WCLSB0_Pos
DECL|DSI_GHCR_WCLSB0|macro|DSI_GHCR_WCLSB0
DECL|DSI_GHCR_WCLSB1_Msk|macro|DSI_GHCR_WCLSB1_Msk
DECL|DSI_GHCR_WCLSB1_Pos|macro|DSI_GHCR_WCLSB1_Pos
DECL|DSI_GHCR_WCLSB1|macro|DSI_GHCR_WCLSB1
DECL|DSI_GHCR_WCLSB2_Msk|macro|DSI_GHCR_WCLSB2_Msk
DECL|DSI_GHCR_WCLSB2_Pos|macro|DSI_GHCR_WCLSB2_Pos
DECL|DSI_GHCR_WCLSB2|macro|DSI_GHCR_WCLSB2
DECL|DSI_GHCR_WCLSB3_Msk|macro|DSI_GHCR_WCLSB3_Msk
DECL|DSI_GHCR_WCLSB3_Pos|macro|DSI_GHCR_WCLSB3_Pos
DECL|DSI_GHCR_WCLSB3|macro|DSI_GHCR_WCLSB3
DECL|DSI_GHCR_WCLSB4_Msk|macro|DSI_GHCR_WCLSB4_Msk
DECL|DSI_GHCR_WCLSB4_Pos|macro|DSI_GHCR_WCLSB4_Pos
DECL|DSI_GHCR_WCLSB4|macro|DSI_GHCR_WCLSB4
DECL|DSI_GHCR_WCLSB5_Msk|macro|DSI_GHCR_WCLSB5_Msk
DECL|DSI_GHCR_WCLSB5_Pos|macro|DSI_GHCR_WCLSB5_Pos
DECL|DSI_GHCR_WCLSB5|macro|DSI_GHCR_WCLSB5
DECL|DSI_GHCR_WCLSB6_Msk|macro|DSI_GHCR_WCLSB6_Msk
DECL|DSI_GHCR_WCLSB6_Pos|macro|DSI_GHCR_WCLSB6_Pos
DECL|DSI_GHCR_WCLSB6|macro|DSI_GHCR_WCLSB6
DECL|DSI_GHCR_WCLSB7_Msk|macro|DSI_GHCR_WCLSB7_Msk
DECL|DSI_GHCR_WCLSB7_Pos|macro|DSI_GHCR_WCLSB7_Pos
DECL|DSI_GHCR_WCLSB7|macro|DSI_GHCR_WCLSB7
DECL|DSI_GHCR_WCLSB_Msk|macro|DSI_GHCR_WCLSB_Msk
DECL|DSI_GHCR_WCLSB_Pos|macro|DSI_GHCR_WCLSB_Pos
DECL|DSI_GHCR_WCLSB|macro|DSI_GHCR_WCLSB
DECL|DSI_GHCR_WCMSB0_Msk|macro|DSI_GHCR_WCMSB0_Msk
DECL|DSI_GHCR_WCMSB0_Pos|macro|DSI_GHCR_WCMSB0_Pos
DECL|DSI_GHCR_WCMSB0|macro|DSI_GHCR_WCMSB0
DECL|DSI_GHCR_WCMSB1_Msk|macro|DSI_GHCR_WCMSB1_Msk
DECL|DSI_GHCR_WCMSB1_Pos|macro|DSI_GHCR_WCMSB1_Pos
DECL|DSI_GHCR_WCMSB1|macro|DSI_GHCR_WCMSB1
DECL|DSI_GHCR_WCMSB2_Msk|macro|DSI_GHCR_WCMSB2_Msk
DECL|DSI_GHCR_WCMSB2_Pos|macro|DSI_GHCR_WCMSB2_Pos
DECL|DSI_GHCR_WCMSB2|macro|DSI_GHCR_WCMSB2
DECL|DSI_GHCR_WCMSB3_Msk|macro|DSI_GHCR_WCMSB3_Msk
DECL|DSI_GHCR_WCMSB3_Pos|macro|DSI_GHCR_WCMSB3_Pos
DECL|DSI_GHCR_WCMSB3|macro|DSI_GHCR_WCMSB3
DECL|DSI_GHCR_WCMSB4_Msk|macro|DSI_GHCR_WCMSB4_Msk
DECL|DSI_GHCR_WCMSB4_Pos|macro|DSI_GHCR_WCMSB4_Pos
DECL|DSI_GHCR_WCMSB4|macro|DSI_GHCR_WCMSB4
DECL|DSI_GHCR_WCMSB5_Msk|macro|DSI_GHCR_WCMSB5_Msk
DECL|DSI_GHCR_WCMSB5_Pos|macro|DSI_GHCR_WCMSB5_Pos
DECL|DSI_GHCR_WCMSB5|macro|DSI_GHCR_WCMSB5
DECL|DSI_GHCR_WCMSB6_Msk|macro|DSI_GHCR_WCMSB6_Msk
DECL|DSI_GHCR_WCMSB6_Pos|macro|DSI_GHCR_WCMSB6_Pos
DECL|DSI_GHCR_WCMSB6|macro|DSI_GHCR_WCMSB6
DECL|DSI_GHCR_WCMSB7_Msk|macro|DSI_GHCR_WCMSB7_Msk
DECL|DSI_GHCR_WCMSB7_Pos|macro|DSI_GHCR_WCMSB7_Pos
DECL|DSI_GHCR_WCMSB7|macro|DSI_GHCR_WCMSB7
DECL|DSI_GHCR_WCMSB_Msk|macro|DSI_GHCR_WCMSB_Msk
DECL|DSI_GHCR_WCMSB_Pos|macro|DSI_GHCR_WCMSB_Pos
DECL|DSI_GHCR_WCMSB|macro|DSI_GHCR_WCMSB
DECL|DSI_GPDR_DATA1_0|macro|DSI_GPDR_DATA1_0
DECL|DSI_GPDR_DATA1_1|macro|DSI_GPDR_DATA1_1
DECL|DSI_GPDR_DATA1_2|macro|DSI_GPDR_DATA1_2
DECL|DSI_GPDR_DATA1_3|macro|DSI_GPDR_DATA1_3
DECL|DSI_GPDR_DATA1_4|macro|DSI_GPDR_DATA1_4
DECL|DSI_GPDR_DATA1_5|macro|DSI_GPDR_DATA1_5
DECL|DSI_GPDR_DATA1_6|macro|DSI_GPDR_DATA1_6
DECL|DSI_GPDR_DATA1_7|macro|DSI_GPDR_DATA1_7
DECL|DSI_GPDR_DATA1_Msk|macro|DSI_GPDR_DATA1_Msk
DECL|DSI_GPDR_DATA1_Pos|macro|DSI_GPDR_DATA1_Pos
DECL|DSI_GPDR_DATA1|macro|DSI_GPDR_DATA1
DECL|DSI_GPDR_DATA2_0|macro|DSI_GPDR_DATA2_0
DECL|DSI_GPDR_DATA2_1|macro|DSI_GPDR_DATA2_1
DECL|DSI_GPDR_DATA2_2|macro|DSI_GPDR_DATA2_2
DECL|DSI_GPDR_DATA2_3|macro|DSI_GPDR_DATA2_3
DECL|DSI_GPDR_DATA2_4|macro|DSI_GPDR_DATA2_4
DECL|DSI_GPDR_DATA2_5|macro|DSI_GPDR_DATA2_5
DECL|DSI_GPDR_DATA2_6|macro|DSI_GPDR_DATA2_6
DECL|DSI_GPDR_DATA2_7|macro|DSI_GPDR_DATA2_7
DECL|DSI_GPDR_DATA2_Msk|macro|DSI_GPDR_DATA2_Msk
DECL|DSI_GPDR_DATA2_Pos|macro|DSI_GPDR_DATA2_Pos
DECL|DSI_GPDR_DATA2|macro|DSI_GPDR_DATA2
DECL|DSI_GPDR_DATA3_0|macro|DSI_GPDR_DATA3_0
DECL|DSI_GPDR_DATA3_1|macro|DSI_GPDR_DATA3_1
DECL|DSI_GPDR_DATA3_2|macro|DSI_GPDR_DATA3_2
DECL|DSI_GPDR_DATA3_3|macro|DSI_GPDR_DATA3_3
DECL|DSI_GPDR_DATA3_4|macro|DSI_GPDR_DATA3_4
DECL|DSI_GPDR_DATA3_5|macro|DSI_GPDR_DATA3_5
DECL|DSI_GPDR_DATA3_6|macro|DSI_GPDR_DATA3_6
DECL|DSI_GPDR_DATA3_7|macro|DSI_GPDR_DATA3_7
DECL|DSI_GPDR_DATA3_Msk|macro|DSI_GPDR_DATA3_Msk
DECL|DSI_GPDR_DATA3_Pos|macro|DSI_GPDR_DATA3_Pos
DECL|DSI_GPDR_DATA3|macro|DSI_GPDR_DATA3
DECL|DSI_GPDR_DATA4_0|macro|DSI_GPDR_DATA4_0
DECL|DSI_GPDR_DATA4_1|macro|DSI_GPDR_DATA4_1
DECL|DSI_GPDR_DATA4_2|macro|DSI_GPDR_DATA4_2
DECL|DSI_GPDR_DATA4_3|macro|DSI_GPDR_DATA4_3
DECL|DSI_GPDR_DATA4_4|macro|DSI_GPDR_DATA4_4
DECL|DSI_GPDR_DATA4_5|macro|DSI_GPDR_DATA4_5
DECL|DSI_GPDR_DATA4_6|macro|DSI_GPDR_DATA4_6
DECL|DSI_GPDR_DATA4_7|macro|DSI_GPDR_DATA4_7
DECL|DSI_GPDR_DATA4_Msk|macro|DSI_GPDR_DATA4_Msk
DECL|DSI_GPDR_DATA4_Pos|macro|DSI_GPDR_DATA4_Pos
DECL|DSI_GPDR_DATA4|macro|DSI_GPDR_DATA4
DECL|DSI_GPSR_CMDFE_Msk|macro|DSI_GPSR_CMDFE_Msk
DECL|DSI_GPSR_CMDFE_Pos|macro|DSI_GPSR_CMDFE_Pos
DECL|DSI_GPSR_CMDFE|macro|DSI_GPSR_CMDFE
DECL|DSI_GPSR_CMDFF_Msk|macro|DSI_GPSR_CMDFF_Msk
DECL|DSI_GPSR_CMDFF_Pos|macro|DSI_GPSR_CMDFF_Pos
DECL|DSI_GPSR_CMDFF|macro|DSI_GPSR_CMDFF
DECL|DSI_GPSR_PRDFE_Msk|macro|DSI_GPSR_PRDFE_Msk
DECL|DSI_GPSR_PRDFE_Pos|macro|DSI_GPSR_PRDFE_Pos
DECL|DSI_GPSR_PRDFE|macro|DSI_GPSR_PRDFE
DECL|DSI_GPSR_PRDFF_Msk|macro|DSI_GPSR_PRDFF_Msk
DECL|DSI_GPSR_PRDFF_Pos|macro|DSI_GPSR_PRDFF_Pos
DECL|DSI_GPSR_PRDFF|macro|DSI_GPSR_PRDFF
DECL|DSI_GPSR_PWRFE_Msk|macro|DSI_GPSR_PWRFE_Msk
DECL|DSI_GPSR_PWRFE_Pos|macro|DSI_GPSR_PWRFE_Pos
DECL|DSI_GPSR_PWRFE|macro|DSI_GPSR_PWRFE
DECL|DSI_GPSR_PWRFF_Msk|macro|DSI_GPSR_PWRFF_Msk
DECL|DSI_GPSR_PWRFF_Pos|macro|DSI_GPSR_PWRFF_Pos
DECL|DSI_GPSR_PWRFF|macro|DSI_GPSR_PWRFF
DECL|DSI_GPSR_RCB_Msk|macro|DSI_GPSR_RCB_Msk
DECL|DSI_GPSR_RCB_Pos|macro|DSI_GPSR_RCB_Pos
DECL|DSI_GPSR_RCB|macro|DSI_GPSR_RCB
DECL|DSI_GVCIDR_VCID0_Msk|macro|DSI_GVCIDR_VCID0_Msk
DECL|DSI_GVCIDR_VCID0_Pos|macro|DSI_GVCIDR_VCID0_Pos
DECL|DSI_GVCIDR_VCID0|macro|DSI_GVCIDR_VCID0
DECL|DSI_GVCIDR_VCID1_Msk|macro|DSI_GVCIDR_VCID1_Msk
DECL|DSI_GVCIDR_VCID1_Pos|macro|DSI_GVCIDR_VCID1_Pos
DECL|DSI_GVCIDR_VCID1|macro|DSI_GVCIDR_VCID1
DECL|DSI_GVCIDR_VCID_Msk|macro|DSI_GVCIDR_VCID_Msk
DECL|DSI_GVCIDR_VCID_Pos|macro|DSI_GVCIDR_VCID_Pos
DECL|DSI_GVCIDR_VCID|macro|DSI_GVCIDR_VCID
DECL|DSI_IER0_AE0IE_Msk|macro|DSI_IER0_AE0IE_Msk
DECL|DSI_IER0_AE0IE_Pos|macro|DSI_IER0_AE0IE_Pos
DECL|DSI_IER0_AE0IE|macro|DSI_IER0_AE0IE
DECL|DSI_IER0_AE10IE_Msk|macro|DSI_IER0_AE10IE_Msk
DECL|DSI_IER0_AE10IE_Pos|macro|DSI_IER0_AE10IE_Pos
DECL|DSI_IER0_AE10IE|macro|DSI_IER0_AE10IE
DECL|DSI_IER0_AE11IE_Msk|macro|DSI_IER0_AE11IE_Msk
DECL|DSI_IER0_AE11IE_Pos|macro|DSI_IER0_AE11IE_Pos
DECL|DSI_IER0_AE11IE|macro|DSI_IER0_AE11IE
DECL|DSI_IER0_AE12IE_Msk|macro|DSI_IER0_AE12IE_Msk
DECL|DSI_IER0_AE12IE_Pos|macro|DSI_IER0_AE12IE_Pos
DECL|DSI_IER0_AE12IE|macro|DSI_IER0_AE12IE
DECL|DSI_IER0_AE13IE_Msk|macro|DSI_IER0_AE13IE_Msk
DECL|DSI_IER0_AE13IE_Pos|macro|DSI_IER0_AE13IE_Pos
DECL|DSI_IER0_AE13IE|macro|DSI_IER0_AE13IE
DECL|DSI_IER0_AE14IE_Msk|macro|DSI_IER0_AE14IE_Msk
DECL|DSI_IER0_AE14IE_Pos|macro|DSI_IER0_AE14IE_Pos
DECL|DSI_IER0_AE14IE|macro|DSI_IER0_AE14IE
DECL|DSI_IER0_AE15IE_Msk|macro|DSI_IER0_AE15IE_Msk
DECL|DSI_IER0_AE15IE_Pos|macro|DSI_IER0_AE15IE_Pos
DECL|DSI_IER0_AE15IE|macro|DSI_IER0_AE15IE
DECL|DSI_IER0_AE1IE_Msk|macro|DSI_IER0_AE1IE_Msk
DECL|DSI_IER0_AE1IE_Pos|macro|DSI_IER0_AE1IE_Pos
DECL|DSI_IER0_AE1IE|macro|DSI_IER0_AE1IE
DECL|DSI_IER0_AE2IE_Msk|macro|DSI_IER0_AE2IE_Msk
DECL|DSI_IER0_AE2IE_Pos|macro|DSI_IER0_AE2IE_Pos
DECL|DSI_IER0_AE2IE|macro|DSI_IER0_AE2IE
DECL|DSI_IER0_AE3IE_Msk|macro|DSI_IER0_AE3IE_Msk
DECL|DSI_IER0_AE3IE_Pos|macro|DSI_IER0_AE3IE_Pos
DECL|DSI_IER0_AE3IE|macro|DSI_IER0_AE3IE
DECL|DSI_IER0_AE4IE_Msk|macro|DSI_IER0_AE4IE_Msk
DECL|DSI_IER0_AE4IE_Pos|macro|DSI_IER0_AE4IE_Pos
DECL|DSI_IER0_AE4IE|macro|DSI_IER0_AE4IE
DECL|DSI_IER0_AE5IE_Msk|macro|DSI_IER0_AE5IE_Msk
DECL|DSI_IER0_AE5IE_Pos|macro|DSI_IER0_AE5IE_Pos
DECL|DSI_IER0_AE5IE|macro|DSI_IER0_AE5IE
DECL|DSI_IER0_AE6IE_Msk|macro|DSI_IER0_AE6IE_Msk
DECL|DSI_IER0_AE6IE_Pos|macro|DSI_IER0_AE6IE_Pos
DECL|DSI_IER0_AE6IE|macro|DSI_IER0_AE6IE
DECL|DSI_IER0_AE7IE_Msk|macro|DSI_IER0_AE7IE_Msk
DECL|DSI_IER0_AE7IE_Pos|macro|DSI_IER0_AE7IE_Pos
DECL|DSI_IER0_AE7IE|macro|DSI_IER0_AE7IE
DECL|DSI_IER0_AE8IE_Msk|macro|DSI_IER0_AE8IE_Msk
DECL|DSI_IER0_AE8IE_Pos|macro|DSI_IER0_AE8IE_Pos
DECL|DSI_IER0_AE8IE|macro|DSI_IER0_AE8IE
DECL|DSI_IER0_AE9IE_Msk|macro|DSI_IER0_AE9IE_Msk
DECL|DSI_IER0_AE9IE_Pos|macro|DSI_IER0_AE9IE_Pos
DECL|DSI_IER0_AE9IE|macro|DSI_IER0_AE9IE
DECL|DSI_IER0_PE0IE_Msk|macro|DSI_IER0_PE0IE_Msk
DECL|DSI_IER0_PE0IE_Pos|macro|DSI_IER0_PE0IE_Pos
DECL|DSI_IER0_PE0IE|macro|DSI_IER0_PE0IE
DECL|DSI_IER0_PE1IE_Msk|macro|DSI_IER0_PE1IE_Msk
DECL|DSI_IER0_PE1IE_Pos|macro|DSI_IER0_PE1IE_Pos
DECL|DSI_IER0_PE1IE|macro|DSI_IER0_PE1IE
DECL|DSI_IER0_PE2IE_Msk|macro|DSI_IER0_PE2IE_Msk
DECL|DSI_IER0_PE2IE_Pos|macro|DSI_IER0_PE2IE_Pos
DECL|DSI_IER0_PE2IE|macro|DSI_IER0_PE2IE
DECL|DSI_IER0_PE3IE_Msk|macro|DSI_IER0_PE3IE_Msk
DECL|DSI_IER0_PE3IE_Pos|macro|DSI_IER0_PE3IE_Pos
DECL|DSI_IER0_PE3IE|macro|DSI_IER0_PE3IE
DECL|DSI_IER0_PE4IE_Msk|macro|DSI_IER0_PE4IE_Msk
DECL|DSI_IER0_PE4IE_Pos|macro|DSI_IER0_PE4IE_Pos
DECL|DSI_IER0_PE4IE|macro|DSI_IER0_PE4IE
DECL|DSI_IER1_CRCEIE_Msk|macro|DSI_IER1_CRCEIE_Msk
DECL|DSI_IER1_CRCEIE_Pos|macro|DSI_IER1_CRCEIE_Pos
DECL|DSI_IER1_CRCEIE|macro|DSI_IER1_CRCEIE
DECL|DSI_IER1_ECCMEIE_Msk|macro|DSI_IER1_ECCMEIE_Msk
DECL|DSI_IER1_ECCMEIE_Pos|macro|DSI_IER1_ECCMEIE_Pos
DECL|DSI_IER1_ECCMEIE|macro|DSI_IER1_ECCMEIE
DECL|DSI_IER1_ECCSEIE_Msk|macro|DSI_IER1_ECCSEIE_Msk
DECL|DSI_IER1_ECCSEIE_Pos|macro|DSI_IER1_ECCSEIE_Pos
DECL|DSI_IER1_ECCSEIE|macro|DSI_IER1_ECCSEIE
DECL|DSI_IER1_EOTPEIE_Msk|macro|DSI_IER1_EOTPEIE_Msk
DECL|DSI_IER1_EOTPEIE_Pos|macro|DSI_IER1_EOTPEIE_Pos
DECL|DSI_IER1_EOTPEIE|macro|DSI_IER1_EOTPEIE
DECL|DSI_IER1_GCWREIE_Msk|macro|DSI_IER1_GCWREIE_Msk
DECL|DSI_IER1_GCWREIE_Pos|macro|DSI_IER1_GCWREIE_Pos
DECL|DSI_IER1_GCWREIE|macro|DSI_IER1_GCWREIE
DECL|DSI_IER1_GPRDEIE_Msk|macro|DSI_IER1_GPRDEIE_Msk
DECL|DSI_IER1_GPRDEIE_Pos|macro|DSI_IER1_GPRDEIE_Pos
DECL|DSI_IER1_GPRDEIE|macro|DSI_IER1_GPRDEIE
DECL|DSI_IER1_GPRXEIE_Msk|macro|DSI_IER1_GPRXEIE_Msk
DECL|DSI_IER1_GPRXEIE_Pos|macro|DSI_IER1_GPRXEIE_Pos
DECL|DSI_IER1_GPRXEIE|macro|DSI_IER1_GPRXEIE
DECL|DSI_IER1_GPTXEIE_Msk|macro|DSI_IER1_GPTXEIE_Msk
DECL|DSI_IER1_GPTXEIE_Pos|macro|DSI_IER1_GPTXEIE_Pos
DECL|DSI_IER1_GPTXEIE|macro|DSI_IER1_GPTXEIE
DECL|DSI_IER1_GPWREIE_Msk|macro|DSI_IER1_GPWREIE_Msk
DECL|DSI_IER1_GPWREIE_Pos|macro|DSI_IER1_GPWREIE_Pos
DECL|DSI_IER1_GPWREIE|macro|DSI_IER1_GPWREIE
DECL|DSI_IER1_LPWREIE_Msk|macro|DSI_IER1_LPWREIE_Msk
DECL|DSI_IER1_LPWREIE_Pos|macro|DSI_IER1_LPWREIE_Pos
DECL|DSI_IER1_LPWREIE|macro|DSI_IER1_LPWREIE
DECL|DSI_IER1_PSEIE_Msk|macro|DSI_IER1_PSEIE_Msk
DECL|DSI_IER1_PSEIE_Pos|macro|DSI_IER1_PSEIE_Pos
DECL|DSI_IER1_PSEIE|macro|DSI_IER1_PSEIE
DECL|DSI_IER1_TOHSTXIE_Msk|macro|DSI_IER1_TOHSTXIE_Msk
DECL|DSI_IER1_TOHSTXIE_Pos|macro|DSI_IER1_TOHSTXIE_Pos
DECL|DSI_IER1_TOHSTXIE|macro|DSI_IER1_TOHSTXIE
DECL|DSI_IER1_TOLPRXIE_Msk|macro|DSI_IER1_TOLPRXIE_Msk
DECL|DSI_IER1_TOLPRXIE_Pos|macro|DSI_IER1_TOLPRXIE_Pos
DECL|DSI_IER1_TOLPRXIE|macro|DSI_IER1_TOLPRXIE
DECL|DSI_IRQn|enumerator|DSI_IRQn = 92 /*!< DSI global Interrupt */
DECL|DSI_ISR0_AE0_Msk|macro|DSI_ISR0_AE0_Msk
DECL|DSI_ISR0_AE0_Pos|macro|DSI_ISR0_AE0_Pos
DECL|DSI_ISR0_AE0|macro|DSI_ISR0_AE0
DECL|DSI_ISR0_AE10_Msk|macro|DSI_ISR0_AE10_Msk
DECL|DSI_ISR0_AE10_Pos|macro|DSI_ISR0_AE10_Pos
DECL|DSI_ISR0_AE10|macro|DSI_ISR0_AE10
DECL|DSI_ISR0_AE11_Msk|macro|DSI_ISR0_AE11_Msk
DECL|DSI_ISR0_AE11_Pos|macro|DSI_ISR0_AE11_Pos
DECL|DSI_ISR0_AE11|macro|DSI_ISR0_AE11
DECL|DSI_ISR0_AE12_Msk|macro|DSI_ISR0_AE12_Msk
DECL|DSI_ISR0_AE12_Pos|macro|DSI_ISR0_AE12_Pos
DECL|DSI_ISR0_AE12|macro|DSI_ISR0_AE12
DECL|DSI_ISR0_AE13_Msk|macro|DSI_ISR0_AE13_Msk
DECL|DSI_ISR0_AE13_Pos|macro|DSI_ISR0_AE13_Pos
DECL|DSI_ISR0_AE13|macro|DSI_ISR0_AE13
DECL|DSI_ISR0_AE14_Msk|macro|DSI_ISR0_AE14_Msk
DECL|DSI_ISR0_AE14_Pos|macro|DSI_ISR0_AE14_Pos
DECL|DSI_ISR0_AE14|macro|DSI_ISR0_AE14
DECL|DSI_ISR0_AE15_Msk|macro|DSI_ISR0_AE15_Msk
DECL|DSI_ISR0_AE15_Pos|macro|DSI_ISR0_AE15_Pos
DECL|DSI_ISR0_AE15|macro|DSI_ISR0_AE15
DECL|DSI_ISR0_AE1_Msk|macro|DSI_ISR0_AE1_Msk
DECL|DSI_ISR0_AE1_Pos|macro|DSI_ISR0_AE1_Pos
DECL|DSI_ISR0_AE1|macro|DSI_ISR0_AE1
DECL|DSI_ISR0_AE2_Msk|macro|DSI_ISR0_AE2_Msk
DECL|DSI_ISR0_AE2_Pos|macro|DSI_ISR0_AE2_Pos
DECL|DSI_ISR0_AE2|macro|DSI_ISR0_AE2
DECL|DSI_ISR0_AE3_Msk|macro|DSI_ISR0_AE3_Msk
DECL|DSI_ISR0_AE3_Pos|macro|DSI_ISR0_AE3_Pos
DECL|DSI_ISR0_AE3|macro|DSI_ISR0_AE3
DECL|DSI_ISR0_AE4_Msk|macro|DSI_ISR0_AE4_Msk
DECL|DSI_ISR0_AE4_Pos|macro|DSI_ISR0_AE4_Pos
DECL|DSI_ISR0_AE4|macro|DSI_ISR0_AE4
DECL|DSI_ISR0_AE5_Msk|macro|DSI_ISR0_AE5_Msk
DECL|DSI_ISR0_AE5_Pos|macro|DSI_ISR0_AE5_Pos
DECL|DSI_ISR0_AE5|macro|DSI_ISR0_AE5
DECL|DSI_ISR0_AE6_Msk|macro|DSI_ISR0_AE6_Msk
DECL|DSI_ISR0_AE6_Pos|macro|DSI_ISR0_AE6_Pos
DECL|DSI_ISR0_AE6|macro|DSI_ISR0_AE6
DECL|DSI_ISR0_AE7_Msk|macro|DSI_ISR0_AE7_Msk
DECL|DSI_ISR0_AE7_Pos|macro|DSI_ISR0_AE7_Pos
DECL|DSI_ISR0_AE7|macro|DSI_ISR0_AE7
DECL|DSI_ISR0_AE8_Msk|macro|DSI_ISR0_AE8_Msk
DECL|DSI_ISR0_AE8_Pos|macro|DSI_ISR0_AE8_Pos
DECL|DSI_ISR0_AE8|macro|DSI_ISR0_AE8
DECL|DSI_ISR0_AE9_Msk|macro|DSI_ISR0_AE9_Msk
DECL|DSI_ISR0_AE9_Pos|macro|DSI_ISR0_AE9_Pos
DECL|DSI_ISR0_AE9|macro|DSI_ISR0_AE9
DECL|DSI_ISR0_PE0_Msk|macro|DSI_ISR0_PE0_Msk
DECL|DSI_ISR0_PE0_Pos|macro|DSI_ISR0_PE0_Pos
DECL|DSI_ISR0_PE0|macro|DSI_ISR0_PE0
DECL|DSI_ISR0_PE1_Msk|macro|DSI_ISR0_PE1_Msk
DECL|DSI_ISR0_PE1_Pos|macro|DSI_ISR0_PE1_Pos
DECL|DSI_ISR0_PE1|macro|DSI_ISR0_PE1
DECL|DSI_ISR0_PE2_Msk|macro|DSI_ISR0_PE2_Msk
DECL|DSI_ISR0_PE2_Pos|macro|DSI_ISR0_PE2_Pos
DECL|DSI_ISR0_PE2|macro|DSI_ISR0_PE2
DECL|DSI_ISR0_PE3_Msk|macro|DSI_ISR0_PE3_Msk
DECL|DSI_ISR0_PE3_Pos|macro|DSI_ISR0_PE3_Pos
DECL|DSI_ISR0_PE3|macro|DSI_ISR0_PE3
DECL|DSI_ISR0_PE4_Msk|macro|DSI_ISR0_PE4_Msk
DECL|DSI_ISR0_PE4_Pos|macro|DSI_ISR0_PE4_Pos
DECL|DSI_ISR0_PE4|macro|DSI_ISR0_PE4
DECL|DSI_ISR1_CRCE_Msk|macro|DSI_ISR1_CRCE_Msk
DECL|DSI_ISR1_CRCE_Pos|macro|DSI_ISR1_CRCE_Pos
DECL|DSI_ISR1_CRCE|macro|DSI_ISR1_CRCE
DECL|DSI_ISR1_ECCME_Msk|macro|DSI_ISR1_ECCME_Msk
DECL|DSI_ISR1_ECCME_Pos|macro|DSI_ISR1_ECCME_Pos
DECL|DSI_ISR1_ECCME|macro|DSI_ISR1_ECCME
DECL|DSI_ISR1_ECCSE_Msk|macro|DSI_ISR1_ECCSE_Msk
DECL|DSI_ISR1_ECCSE_Pos|macro|DSI_ISR1_ECCSE_Pos
DECL|DSI_ISR1_ECCSE|macro|DSI_ISR1_ECCSE
DECL|DSI_ISR1_EOTPE_Msk|macro|DSI_ISR1_EOTPE_Msk
DECL|DSI_ISR1_EOTPE_Pos|macro|DSI_ISR1_EOTPE_Pos
DECL|DSI_ISR1_EOTPE|macro|DSI_ISR1_EOTPE
DECL|DSI_ISR1_GCWRE_Msk|macro|DSI_ISR1_GCWRE_Msk
DECL|DSI_ISR1_GCWRE_Pos|macro|DSI_ISR1_GCWRE_Pos
DECL|DSI_ISR1_GCWRE|macro|DSI_ISR1_GCWRE
DECL|DSI_ISR1_GPRDE_Msk|macro|DSI_ISR1_GPRDE_Msk
DECL|DSI_ISR1_GPRDE_Pos|macro|DSI_ISR1_GPRDE_Pos
DECL|DSI_ISR1_GPRDE|macro|DSI_ISR1_GPRDE
DECL|DSI_ISR1_GPRXE_Msk|macro|DSI_ISR1_GPRXE_Msk
DECL|DSI_ISR1_GPRXE_Pos|macro|DSI_ISR1_GPRXE_Pos
DECL|DSI_ISR1_GPRXE|macro|DSI_ISR1_GPRXE
DECL|DSI_ISR1_GPTXE_Msk|macro|DSI_ISR1_GPTXE_Msk
DECL|DSI_ISR1_GPTXE_Pos|macro|DSI_ISR1_GPTXE_Pos
DECL|DSI_ISR1_GPTXE|macro|DSI_ISR1_GPTXE
DECL|DSI_ISR1_GPWRE_Msk|macro|DSI_ISR1_GPWRE_Msk
DECL|DSI_ISR1_GPWRE_Pos|macro|DSI_ISR1_GPWRE_Pos
DECL|DSI_ISR1_GPWRE|macro|DSI_ISR1_GPWRE
DECL|DSI_ISR1_LPWRE_Msk|macro|DSI_ISR1_LPWRE_Msk
DECL|DSI_ISR1_LPWRE_Pos|macro|DSI_ISR1_LPWRE_Pos
DECL|DSI_ISR1_LPWRE|macro|DSI_ISR1_LPWRE
DECL|DSI_ISR1_PSE_Msk|macro|DSI_ISR1_PSE_Msk
DECL|DSI_ISR1_PSE_Pos|macro|DSI_ISR1_PSE_Pos
DECL|DSI_ISR1_PSE|macro|DSI_ISR1_PSE
DECL|DSI_ISR1_TOHSTX_Msk|macro|DSI_ISR1_TOHSTX_Msk
DECL|DSI_ISR1_TOHSTX_Pos|macro|DSI_ISR1_TOHSTX_Pos
DECL|DSI_ISR1_TOHSTX|macro|DSI_ISR1_TOHSTX
DECL|DSI_ISR1_TOLPRX_Msk|macro|DSI_ISR1_TOLPRX_Msk
DECL|DSI_ISR1_TOLPRX_Pos|macro|DSI_ISR1_TOLPRX_Pos
DECL|DSI_ISR1_TOLPRX|macro|DSI_ISR1_TOLPRX
DECL|DSI_LCCCR_COLC0_Msk|macro|DSI_LCCCR_COLC0_Msk
DECL|DSI_LCCCR_COLC0_Pos|macro|DSI_LCCCR_COLC0_Pos
DECL|DSI_LCCCR_COLC0|macro|DSI_LCCCR_COLC0
DECL|DSI_LCCCR_COLC1_Msk|macro|DSI_LCCCR_COLC1_Msk
DECL|DSI_LCCCR_COLC1_Pos|macro|DSI_LCCCR_COLC1_Pos
DECL|DSI_LCCCR_COLC1|macro|DSI_LCCCR_COLC1
DECL|DSI_LCCCR_COLC2_Msk|macro|DSI_LCCCR_COLC2_Msk
DECL|DSI_LCCCR_COLC2_Pos|macro|DSI_LCCCR_COLC2_Pos
DECL|DSI_LCCCR_COLC2|macro|DSI_LCCCR_COLC2
DECL|DSI_LCCCR_COLC3_Msk|macro|DSI_LCCCR_COLC3_Msk
DECL|DSI_LCCCR_COLC3_Pos|macro|DSI_LCCCR_COLC3_Pos
DECL|DSI_LCCCR_COLC3|macro|DSI_LCCCR_COLC3
DECL|DSI_LCCCR_COLC_Msk|macro|DSI_LCCCR_COLC_Msk
DECL|DSI_LCCCR_COLC_Pos|macro|DSI_LCCCR_COLC_Pos
DECL|DSI_LCCCR_COLC|macro|DSI_LCCCR_COLC
DECL|DSI_LCCCR_LPE_Msk|macro|DSI_LCCCR_LPE_Msk
DECL|DSI_LCCCR_LPE_Pos|macro|DSI_LCCCR_LPE_Pos
DECL|DSI_LCCCR_LPE|macro|DSI_LCCCR_LPE
DECL|DSI_LCCR_CMDSIZE0_Msk|macro|DSI_LCCR_CMDSIZE0_Msk
DECL|DSI_LCCR_CMDSIZE0_Pos|macro|DSI_LCCR_CMDSIZE0_Pos
DECL|DSI_LCCR_CMDSIZE0|macro|DSI_LCCR_CMDSIZE0
DECL|DSI_LCCR_CMDSIZE10_Msk|macro|DSI_LCCR_CMDSIZE10_Msk
DECL|DSI_LCCR_CMDSIZE10_Pos|macro|DSI_LCCR_CMDSIZE10_Pos
DECL|DSI_LCCR_CMDSIZE10|macro|DSI_LCCR_CMDSIZE10
DECL|DSI_LCCR_CMDSIZE11_Msk|macro|DSI_LCCR_CMDSIZE11_Msk
DECL|DSI_LCCR_CMDSIZE11_Pos|macro|DSI_LCCR_CMDSIZE11_Pos
DECL|DSI_LCCR_CMDSIZE11|macro|DSI_LCCR_CMDSIZE11
DECL|DSI_LCCR_CMDSIZE12_Msk|macro|DSI_LCCR_CMDSIZE12_Msk
DECL|DSI_LCCR_CMDSIZE12_Pos|macro|DSI_LCCR_CMDSIZE12_Pos
DECL|DSI_LCCR_CMDSIZE12|macro|DSI_LCCR_CMDSIZE12
DECL|DSI_LCCR_CMDSIZE13_Msk|macro|DSI_LCCR_CMDSIZE13_Msk
DECL|DSI_LCCR_CMDSIZE13_Pos|macro|DSI_LCCR_CMDSIZE13_Pos
DECL|DSI_LCCR_CMDSIZE13|macro|DSI_LCCR_CMDSIZE13
DECL|DSI_LCCR_CMDSIZE14_Msk|macro|DSI_LCCR_CMDSIZE14_Msk
DECL|DSI_LCCR_CMDSIZE14_Pos|macro|DSI_LCCR_CMDSIZE14_Pos
DECL|DSI_LCCR_CMDSIZE14|macro|DSI_LCCR_CMDSIZE14
DECL|DSI_LCCR_CMDSIZE15_Msk|macro|DSI_LCCR_CMDSIZE15_Msk
DECL|DSI_LCCR_CMDSIZE15_Pos|macro|DSI_LCCR_CMDSIZE15_Pos
DECL|DSI_LCCR_CMDSIZE15|macro|DSI_LCCR_CMDSIZE15
DECL|DSI_LCCR_CMDSIZE1_Msk|macro|DSI_LCCR_CMDSIZE1_Msk
DECL|DSI_LCCR_CMDSIZE1_Pos|macro|DSI_LCCR_CMDSIZE1_Pos
DECL|DSI_LCCR_CMDSIZE1|macro|DSI_LCCR_CMDSIZE1
DECL|DSI_LCCR_CMDSIZE2_Msk|macro|DSI_LCCR_CMDSIZE2_Msk
DECL|DSI_LCCR_CMDSIZE2_Pos|macro|DSI_LCCR_CMDSIZE2_Pos
DECL|DSI_LCCR_CMDSIZE2|macro|DSI_LCCR_CMDSIZE2
DECL|DSI_LCCR_CMDSIZE3_Msk|macro|DSI_LCCR_CMDSIZE3_Msk
DECL|DSI_LCCR_CMDSIZE3_Pos|macro|DSI_LCCR_CMDSIZE3_Pos
DECL|DSI_LCCR_CMDSIZE3|macro|DSI_LCCR_CMDSIZE3
DECL|DSI_LCCR_CMDSIZE4_Msk|macro|DSI_LCCR_CMDSIZE4_Msk
DECL|DSI_LCCR_CMDSIZE4_Pos|macro|DSI_LCCR_CMDSIZE4_Pos
DECL|DSI_LCCR_CMDSIZE4|macro|DSI_LCCR_CMDSIZE4
DECL|DSI_LCCR_CMDSIZE5_Msk|macro|DSI_LCCR_CMDSIZE5_Msk
DECL|DSI_LCCR_CMDSIZE5_Pos|macro|DSI_LCCR_CMDSIZE5_Pos
DECL|DSI_LCCR_CMDSIZE5|macro|DSI_LCCR_CMDSIZE5
DECL|DSI_LCCR_CMDSIZE6_Msk|macro|DSI_LCCR_CMDSIZE6_Msk
DECL|DSI_LCCR_CMDSIZE6_Pos|macro|DSI_LCCR_CMDSIZE6_Pos
DECL|DSI_LCCR_CMDSIZE6|macro|DSI_LCCR_CMDSIZE6
DECL|DSI_LCCR_CMDSIZE7_Msk|macro|DSI_LCCR_CMDSIZE7_Msk
DECL|DSI_LCCR_CMDSIZE7_Pos|macro|DSI_LCCR_CMDSIZE7_Pos
DECL|DSI_LCCR_CMDSIZE7|macro|DSI_LCCR_CMDSIZE7
DECL|DSI_LCCR_CMDSIZE8_Msk|macro|DSI_LCCR_CMDSIZE8_Msk
DECL|DSI_LCCR_CMDSIZE8_Pos|macro|DSI_LCCR_CMDSIZE8_Pos
DECL|DSI_LCCR_CMDSIZE8|macro|DSI_LCCR_CMDSIZE8
DECL|DSI_LCCR_CMDSIZE9_Msk|macro|DSI_LCCR_CMDSIZE9_Msk
DECL|DSI_LCCR_CMDSIZE9_Pos|macro|DSI_LCCR_CMDSIZE9_Pos
DECL|DSI_LCCR_CMDSIZE9|macro|DSI_LCCR_CMDSIZE9
DECL|DSI_LCCR_CMDSIZE_Msk|macro|DSI_LCCR_CMDSIZE_Msk
DECL|DSI_LCCR_CMDSIZE_Pos|macro|DSI_LCCR_CMDSIZE_Pos
DECL|DSI_LCCR_CMDSIZE|macro|DSI_LCCR_CMDSIZE
DECL|DSI_LCOLCR_COLC0_Msk|macro|DSI_LCOLCR_COLC0_Msk
DECL|DSI_LCOLCR_COLC0_Pos|macro|DSI_LCOLCR_COLC0_Pos
DECL|DSI_LCOLCR_COLC0|macro|DSI_LCOLCR_COLC0
DECL|DSI_LCOLCR_COLC1_Msk|macro|DSI_LCOLCR_COLC1_Msk
DECL|DSI_LCOLCR_COLC1_Pos|macro|DSI_LCOLCR_COLC1_Pos
DECL|DSI_LCOLCR_COLC1|macro|DSI_LCOLCR_COLC1
DECL|DSI_LCOLCR_COLC2_Msk|macro|DSI_LCOLCR_COLC2_Msk
DECL|DSI_LCOLCR_COLC2_Pos|macro|DSI_LCOLCR_COLC2_Pos
DECL|DSI_LCOLCR_COLC2|macro|DSI_LCOLCR_COLC2
DECL|DSI_LCOLCR_COLC3_Msk|macro|DSI_LCOLCR_COLC3_Msk
DECL|DSI_LCOLCR_COLC3_Pos|macro|DSI_LCOLCR_COLC3_Pos
DECL|DSI_LCOLCR_COLC3|macro|DSI_LCOLCR_COLC3
DECL|DSI_LCOLCR_COLC_Msk|macro|DSI_LCOLCR_COLC_Msk
DECL|DSI_LCOLCR_COLC_Pos|macro|DSI_LCOLCR_COLC_Pos
DECL|DSI_LCOLCR_COLC|macro|DSI_LCOLCR_COLC
DECL|DSI_LCOLCR_LPE_Msk|macro|DSI_LCOLCR_LPE_Msk
DECL|DSI_LCOLCR_LPE_Pos|macro|DSI_LCOLCR_LPE_Pos
DECL|DSI_LCOLCR_LPE|macro|DSI_LCOLCR_LPE
DECL|DSI_LCVCIDR_VCID0_Msk|macro|DSI_LCVCIDR_VCID0_Msk
DECL|DSI_LCVCIDR_VCID0_Pos|macro|DSI_LCVCIDR_VCID0_Pos
DECL|DSI_LCVCIDR_VCID0|macro|DSI_LCVCIDR_VCID0
DECL|DSI_LCVCIDR_VCID1_Msk|macro|DSI_LCVCIDR_VCID1_Msk
DECL|DSI_LCVCIDR_VCID1_Pos|macro|DSI_LCVCIDR_VCID1_Pos
DECL|DSI_LCVCIDR_VCID1|macro|DSI_LCVCIDR_VCID1
DECL|DSI_LCVCIDR_VCID_Msk|macro|DSI_LCVCIDR_VCID_Msk
DECL|DSI_LCVCIDR_VCID_Pos|macro|DSI_LCVCIDR_VCID_Pos
DECL|DSI_LCVCIDR_VCID|macro|DSI_LCVCIDR_VCID
DECL|DSI_LPCR_DEP_Msk|macro|DSI_LPCR_DEP_Msk
DECL|DSI_LPCR_DEP_Pos|macro|DSI_LPCR_DEP_Pos
DECL|DSI_LPCR_DEP|macro|DSI_LPCR_DEP
DECL|DSI_LPCR_HSP_Msk|macro|DSI_LPCR_HSP_Msk
DECL|DSI_LPCR_HSP_Pos|macro|DSI_LPCR_HSP_Pos
DECL|DSI_LPCR_HSP|macro|DSI_LPCR_HSP
DECL|DSI_LPCR_VSP_Msk|macro|DSI_LPCR_VSP_Msk
DECL|DSI_LPCR_VSP_Pos|macro|DSI_LPCR_VSP_Pos
DECL|DSI_LPCR_VSP|macro|DSI_LPCR_VSP
DECL|DSI_LPMCCR_LPSIZE0_Msk|macro|DSI_LPMCCR_LPSIZE0_Msk
DECL|DSI_LPMCCR_LPSIZE0_Pos|macro|DSI_LPMCCR_LPSIZE0_Pos
DECL|DSI_LPMCCR_LPSIZE0|macro|DSI_LPMCCR_LPSIZE0
DECL|DSI_LPMCCR_LPSIZE1_Msk|macro|DSI_LPMCCR_LPSIZE1_Msk
DECL|DSI_LPMCCR_LPSIZE1_Pos|macro|DSI_LPMCCR_LPSIZE1_Pos
DECL|DSI_LPMCCR_LPSIZE1|macro|DSI_LPMCCR_LPSIZE1
DECL|DSI_LPMCCR_LPSIZE2_Msk|macro|DSI_LPMCCR_LPSIZE2_Msk
DECL|DSI_LPMCCR_LPSIZE2_Pos|macro|DSI_LPMCCR_LPSIZE2_Pos
DECL|DSI_LPMCCR_LPSIZE2|macro|DSI_LPMCCR_LPSIZE2
DECL|DSI_LPMCCR_LPSIZE3_Msk|macro|DSI_LPMCCR_LPSIZE3_Msk
DECL|DSI_LPMCCR_LPSIZE3_Pos|macro|DSI_LPMCCR_LPSIZE3_Pos
DECL|DSI_LPMCCR_LPSIZE3|macro|DSI_LPMCCR_LPSIZE3
DECL|DSI_LPMCCR_LPSIZE4_Msk|macro|DSI_LPMCCR_LPSIZE4_Msk
DECL|DSI_LPMCCR_LPSIZE4_Pos|macro|DSI_LPMCCR_LPSIZE4_Pos
DECL|DSI_LPMCCR_LPSIZE4|macro|DSI_LPMCCR_LPSIZE4
DECL|DSI_LPMCCR_LPSIZE5_Msk|macro|DSI_LPMCCR_LPSIZE5_Msk
DECL|DSI_LPMCCR_LPSIZE5_Pos|macro|DSI_LPMCCR_LPSIZE5_Pos
DECL|DSI_LPMCCR_LPSIZE5|macro|DSI_LPMCCR_LPSIZE5
DECL|DSI_LPMCCR_LPSIZE6_Msk|macro|DSI_LPMCCR_LPSIZE6_Msk
DECL|DSI_LPMCCR_LPSIZE6_Pos|macro|DSI_LPMCCR_LPSIZE6_Pos
DECL|DSI_LPMCCR_LPSIZE6|macro|DSI_LPMCCR_LPSIZE6
DECL|DSI_LPMCCR_LPSIZE7_Msk|macro|DSI_LPMCCR_LPSIZE7_Msk
DECL|DSI_LPMCCR_LPSIZE7_Pos|macro|DSI_LPMCCR_LPSIZE7_Pos
DECL|DSI_LPMCCR_LPSIZE7|macro|DSI_LPMCCR_LPSIZE7
DECL|DSI_LPMCCR_LPSIZE_Msk|macro|DSI_LPMCCR_LPSIZE_Msk
DECL|DSI_LPMCCR_LPSIZE_Pos|macro|DSI_LPMCCR_LPSIZE_Pos
DECL|DSI_LPMCCR_LPSIZE|macro|DSI_LPMCCR_LPSIZE
DECL|DSI_LPMCCR_VLPSIZE0_Msk|macro|DSI_LPMCCR_VLPSIZE0_Msk
DECL|DSI_LPMCCR_VLPSIZE0_Pos|macro|DSI_LPMCCR_VLPSIZE0_Pos
DECL|DSI_LPMCCR_VLPSIZE0|macro|DSI_LPMCCR_VLPSIZE0
DECL|DSI_LPMCCR_VLPSIZE1_Msk|macro|DSI_LPMCCR_VLPSIZE1_Msk
DECL|DSI_LPMCCR_VLPSIZE1_Pos|macro|DSI_LPMCCR_VLPSIZE1_Pos
DECL|DSI_LPMCCR_VLPSIZE1|macro|DSI_LPMCCR_VLPSIZE1
DECL|DSI_LPMCCR_VLPSIZE2_Msk|macro|DSI_LPMCCR_VLPSIZE2_Msk
DECL|DSI_LPMCCR_VLPSIZE2_Pos|macro|DSI_LPMCCR_VLPSIZE2_Pos
DECL|DSI_LPMCCR_VLPSIZE2|macro|DSI_LPMCCR_VLPSIZE2
DECL|DSI_LPMCCR_VLPSIZE3_Msk|macro|DSI_LPMCCR_VLPSIZE3_Msk
DECL|DSI_LPMCCR_VLPSIZE3_Pos|macro|DSI_LPMCCR_VLPSIZE3_Pos
DECL|DSI_LPMCCR_VLPSIZE3|macro|DSI_LPMCCR_VLPSIZE3
DECL|DSI_LPMCCR_VLPSIZE4_Msk|macro|DSI_LPMCCR_VLPSIZE4_Msk
DECL|DSI_LPMCCR_VLPSIZE4_Pos|macro|DSI_LPMCCR_VLPSIZE4_Pos
DECL|DSI_LPMCCR_VLPSIZE4|macro|DSI_LPMCCR_VLPSIZE4
DECL|DSI_LPMCCR_VLPSIZE5_Msk|macro|DSI_LPMCCR_VLPSIZE5_Msk
DECL|DSI_LPMCCR_VLPSIZE5_Pos|macro|DSI_LPMCCR_VLPSIZE5_Pos
DECL|DSI_LPMCCR_VLPSIZE5|macro|DSI_LPMCCR_VLPSIZE5
DECL|DSI_LPMCCR_VLPSIZE6_Msk|macro|DSI_LPMCCR_VLPSIZE6_Msk
DECL|DSI_LPMCCR_VLPSIZE6_Pos|macro|DSI_LPMCCR_VLPSIZE6_Pos
DECL|DSI_LPMCCR_VLPSIZE6|macro|DSI_LPMCCR_VLPSIZE6
DECL|DSI_LPMCCR_VLPSIZE7_Msk|macro|DSI_LPMCCR_VLPSIZE7_Msk
DECL|DSI_LPMCCR_VLPSIZE7_Pos|macro|DSI_LPMCCR_VLPSIZE7_Pos
DECL|DSI_LPMCCR_VLPSIZE7|macro|DSI_LPMCCR_VLPSIZE7
DECL|DSI_LPMCCR_VLPSIZE_Msk|macro|DSI_LPMCCR_VLPSIZE_Msk
DECL|DSI_LPMCCR_VLPSIZE_Pos|macro|DSI_LPMCCR_VLPSIZE_Pos
DECL|DSI_LPMCCR_VLPSIZE|macro|DSI_LPMCCR_VLPSIZE
DECL|DSI_LPMCR_LPSIZE0_Msk|macro|DSI_LPMCR_LPSIZE0_Msk
DECL|DSI_LPMCR_LPSIZE0_Pos|macro|DSI_LPMCR_LPSIZE0_Pos
DECL|DSI_LPMCR_LPSIZE0|macro|DSI_LPMCR_LPSIZE0
DECL|DSI_LPMCR_LPSIZE1_Msk|macro|DSI_LPMCR_LPSIZE1_Msk
DECL|DSI_LPMCR_LPSIZE1_Pos|macro|DSI_LPMCR_LPSIZE1_Pos
DECL|DSI_LPMCR_LPSIZE1|macro|DSI_LPMCR_LPSIZE1
DECL|DSI_LPMCR_LPSIZE2_Msk|macro|DSI_LPMCR_LPSIZE2_Msk
DECL|DSI_LPMCR_LPSIZE2_Pos|macro|DSI_LPMCR_LPSIZE2_Pos
DECL|DSI_LPMCR_LPSIZE2|macro|DSI_LPMCR_LPSIZE2
DECL|DSI_LPMCR_LPSIZE3_Msk|macro|DSI_LPMCR_LPSIZE3_Msk
DECL|DSI_LPMCR_LPSIZE3_Pos|macro|DSI_LPMCR_LPSIZE3_Pos
DECL|DSI_LPMCR_LPSIZE3|macro|DSI_LPMCR_LPSIZE3
DECL|DSI_LPMCR_LPSIZE4_Msk|macro|DSI_LPMCR_LPSIZE4_Msk
DECL|DSI_LPMCR_LPSIZE4_Pos|macro|DSI_LPMCR_LPSIZE4_Pos
DECL|DSI_LPMCR_LPSIZE4|macro|DSI_LPMCR_LPSIZE4
DECL|DSI_LPMCR_LPSIZE5_Msk|macro|DSI_LPMCR_LPSIZE5_Msk
DECL|DSI_LPMCR_LPSIZE5_Pos|macro|DSI_LPMCR_LPSIZE5_Pos
DECL|DSI_LPMCR_LPSIZE5|macro|DSI_LPMCR_LPSIZE5
DECL|DSI_LPMCR_LPSIZE6_Msk|macro|DSI_LPMCR_LPSIZE6_Msk
DECL|DSI_LPMCR_LPSIZE6_Pos|macro|DSI_LPMCR_LPSIZE6_Pos
DECL|DSI_LPMCR_LPSIZE6|macro|DSI_LPMCR_LPSIZE6
DECL|DSI_LPMCR_LPSIZE7_Msk|macro|DSI_LPMCR_LPSIZE7_Msk
DECL|DSI_LPMCR_LPSIZE7_Pos|macro|DSI_LPMCR_LPSIZE7_Pos
DECL|DSI_LPMCR_LPSIZE7|macro|DSI_LPMCR_LPSIZE7
DECL|DSI_LPMCR_LPSIZE_Msk|macro|DSI_LPMCR_LPSIZE_Msk
DECL|DSI_LPMCR_LPSIZE_Pos|macro|DSI_LPMCR_LPSIZE_Pos
DECL|DSI_LPMCR_LPSIZE|macro|DSI_LPMCR_LPSIZE
DECL|DSI_LPMCR_VLPSIZE0_Msk|macro|DSI_LPMCR_VLPSIZE0_Msk
DECL|DSI_LPMCR_VLPSIZE0_Pos|macro|DSI_LPMCR_VLPSIZE0_Pos
DECL|DSI_LPMCR_VLPSIZE0|macro|DSI_LPMCR_VLPSIZE0
DECL|DSI_LPMCR_VLPSIZE1_Msk|macro|DSI_LPMCR_VLPSIZE1_Msk
DECL|DSI_LPMCR_VLPSIZE1_Pos|macro|DSI_LPMCR_VLPSIZE1_Pos
DECL|DSI_LPMCR_VLPSIZE1|macro|DSI_LPMCR_VLPSIZE1
DECL|DSI_LPMCR_VLPSIZE2_Msk|macro|DSI_LPMCR_VLPSIZE2_Msk
DECL|DSI_LPMCR_VLPSIZE2_Pos|macro|DSI_LPMCR_VLPSIZE2_Pos
DECL|DSI_LPMCR_VLPSIZE2|macro|DSI_LPMCR_VLPSIZE2
DECL|DSI_LPMCR_VLPSIZE3_Msk|macro|DSI_LPMCR_VLPSIZE3_Msk
DECL|DSI_LPMCR_VLPSIZE3_Pos|macro|DSI_LPMCR_VLPSIZE3_Pos
DECL|DSI_LPMCR_VLPSIZE3|macro|DSI_LPMCR_VLPSIZE3
DECL|DSI_LPMCR_VLPSIZE4_Msk|macro|DSI_LPMCR_VLPSIZE4_Msk
DECL|DSI_LPMCR_VLPSIZE4_Pos|macro|DSI_LPMCR_VLPSIZE4_Pos
DECL|DSI_LPMCR_VLPSIZE4|macro|DSI_LPMCR_VLPSIZE4
DECL|DSI_LPMCR_VLPSIZE5_Msk|macro|DSI_LPMCR_VLPSIZE5_Msk
DECL|DSI_LPMCR_VLPSIZE5_Pos|macro|DSI_LPMCR_VLPSIZE5_Pos
DECL|DSI_LPMCR_VLPSIZE5|macro|DSI_LPMCR_VLPSIZE5
DECL|DSI_LPMCR_VLPSIZE6_Msk|macro|DSI_LPMCR_VLPSIZE6_Msk
DECL|DSI_LPMCR_VLPSIZE6_Pos|macro|DSI_LPMCR_VLPSIZE6_Pos
DECL|DSI_LPMCR_VLPSIZE6|macro|DSI_LPMCR_VLPSIZE6
DECL|DSI_LPMCR_VLPSIZE7_Msk|macro|DSI_LPMCR_VLPSIZE7_Msk
DECL|DSI_LPMCR_VLPSIZE7_Pos|macro|DSI_LPMCR_VLPSIZE7_Pos
DECL|DSI_LPMCR_VLPSIZE7|macro|DSI_LPMCR_VLPSIZE7
DECL|DSI_LPMCR_VLPSIZE_Msk|macro|DSI_LPMCR_VLPSIZE_Msk
DECL|DSI_LPMCR_VLPSIZE_Pos|macro|DSI_LPMCR_VLPSIZE_Pos
DECL|DSI_LPMCR_VLPSIZE|macro|DSI_LPMCR_VLPSIZE
DECL|DSI_LVCIDR_VCID0_Msk|macro|DSI_LVCIDR_VCID0_Msk
DECL|DSI_LVCIDR_VCID0_Pos|macro|DSI_LVCIDR_VCID0_Pos
DECL|DSI_LVCIDR_VCID0|macro|DSI_LVCIDR_VCID0
DECL|DSI_LVCIDR_VCID1_Msk|macro|DSI_LVCIDR_VCID1_Msk
DECL|DSI_LVCIDR_VCID1_Pos|macro|DSI_LVCIDR_VCID1_Pos
DECL|DSI_LVCIDR_VCID1|macro|DSI_LVCIDR_VCID1
DECL|DSI_LVCIDR_VCID_Msk|macro|DSI_LVCIDR_VCID_Msk
DECL|DSI_LVCIDR_VCID_Pos|macro|DSI_LVCIDR_VCID_Pos
DECL|DSI_LVCIDR_VCID|macro|DSI_LVCIDR_VCID
DECL|DSI_MCR_CMDM_Msk|macro|DSI_MCR_CMDM_Msk
DECL|DSI_MCR_CMDM_Pos|macro|DSI_MCR_CMDM_Pos
DECL|DSI_MCR_CMDM|macro|DSI_MCR_CMDM
DECL|DSI_PCONFR_NL0_Msk|macro|DSI_PCONFR_NL0_Msk
DECL|DSI_PCONFR_NL0_Pos|macro|DSI_PCONFR_NL0_Pos
DECL|DSI_PCONFR_NL0|macro|DSI_PCONFR_NL0
DECL|DSI_PCONFR_NL1_Msk|macro|DSI_PCONFR_NL1_Msk
DECL|DSI_PCONFR_NL1_Pos|macro|DSI_PCONFR_NL1_Pos
DECL|DSI_PCONFR_NL1|macro|DSI_PCONFR_NL1
DECL|DSI_PCONFR_NL_Msk|macro|DSI_PCONFR_NL_Msk
DECL|DSI_PCONFR_NL_Pos|macro|DSI_PCONFR_NL_Pos
DECL|DSI_PCONFR_NL|macro|DSI_PCONFR_NL
DECL|DSI_PCONFR_SW_TIME0_Msk|macro|DSI_PCONFR_SW_TIME0_Msk
DECL|DSI_PCONFR_SW_TIME0_Pos|macro|DSI_PCONFR_SW_TIME0_Pos
DECL|DSI_PCONFR_SW_TIME0|macro|DSI_PCONFR_SW_TIME0
DECL|DSI_PCONFR_SW_TIME1_Msk|macro|DSI_PCONFR_SW_TIME1_Msk
DECL|DSI_PCONFR_SW_TIME1_Pos|macro|DSI_PCONFR_SW_TIME1_Pos
DECL|DSI_PCONFR_SW_TIME1|macro|DSI_PCONFR_SW_TIME1
DECL|DSI_PCONFR_SW_TIME2_Msk|macro|DSI_PCONFR_SW_TIME2_Msk
DECL|DSI_PCONFR_SW_TIME2_Pos|macro|DSI_PCONFR_SW_TIME2_Pos
DECL|DSI_PCONFR_SW_TIME2|macro|DSI_PCONFR_SW_TIME2
DECL|DSI_PCONFR_SW_TIME3_Msk|macro|DSI_PCONFR_SW_TIME3_Msk
DECL|DSI_PCONFR_SW_TIME3_Pos|macro|DSI_PCONFR_SW_TIME3_Pos
DECL|DSI_PCONFR_SW_TIME3|macro|DSI_PCONFR_SW_TIME3
DECL|DSI_PCONFR_SW_TIME4_Msk|macro|DSI_PCONFR_SW_TIME4_Msk
DECL|DSI_PCONFR_SW_TIME4_Pos|macro|DSI_PCONFR_SW_TIME4_Pos
DECL|DSI_PCONFR_SW_TIME4|macro|DSI_PCONFR_SW_TIME4
DECL|DSI_PCONFR_SW_TIME5_Msk|macro|DSI_PCONFR_SW_TIME5_Msk
DECL|DSI_PCONFR_SW_TIME5_Pos|macro|DSI_PCONFR_SW_TIME5_Pos
DECL|DSI_PCONFR_SW_TIME5|macro|DSI_PCONFR_SW_TIME5
DECL|DSI_PCONFR_SW_TIME6_Msk|macro|DSI_PCONFR_SW_TIME6_Msk
DECL|DSI_PCONFR_SW_TIME6_Pos|macro|DSI_PCONFR_SW_TIME6_Pos
DECL|DSI_PCONFR_SW_TIME6|macro|DSI_PCONFR_SW_TIME6
DECL|DSI_PCONFR_SW_TIME7_Msk|macro|DSI_PCONFR_SW_TIME7_Msk
DECL|DSI_PCONFR_SW_TIME7_Pos|macro|DSI_PCONFR_SW_TIME7_Pos
DECL|DSI_PCONFR_SW_TIME7|macro|DSI_PCONFR_SW_TIME7
DECL|DSI_PCONFR_SW_TIME_Msk|macro|DSI_PCONFR_SW_TIME_Msk
DECL|DSI_PCONFR_SW_TIME_Pos|macro|DSI_PCONFR_SW_TIME_Pos
DECL|DSI_PCONFR_SW_TIME|macro|DSI_PCONFR_SW_TIME
DECL|DSI_PCR_BTAE_Msk|macro|DSI_PCR_BTAE_Msk
DECL|DSI_PCR_BTAE_Pos|macro|DSI_PCR_BTAE_Pos
DECL|DSI_PCR_BTAE|macro|DSI_PCR_BTAE
DECL|DSI_PCR_CRCRXE_Msk|macro|DSI_PCR_CRCRXE_Msk
DECL|DSI_PCR_CRCRXE_Pos|macro|DSI_PCR_CRCRXE_Pos
DECL|DSI_PCR_CRCRXE|macro|DSI_PCR_CRCRXE
DECL|DSI_PCR_ECCRXE_Msk|macro|DSI_PCR_ECCRXE_Msk
DECL|DSI_PCR_ECCRXE_Pos|macro|DSI_PCR_ECCRXE_Pos
DECL|DSI_PCR_ECCRXE|macro|DSI_PCR_ECCRXE
DECL|DSI_PCR_ETRXE_Msk|macro|DSI_PCR_ETRXE_Msk
DECL|DSI_PCR_ETRXE_Pos|macro|DSI_PCR_ETRXE_Pos
DECL|DSI_PCR_ETRXE|macro|DSI_PCR_ETRXE
DECL|DSI_PCR_ETTXE_Msk|macro|DSI_PCR_ETTXE_Msk
DECL|DSI_PCR_ETTXE_Pos|macro|DSI_PCR_ETTXE_Pos
DECL|DSI_PCR_ETTXE|macro|DSI_PCR_ETTXE
DECL|DSI_PCTLR_CKE_Msk|macro|DSI_PCTLR_CKE_Msk
DECL|DSI_PCTLR_CKE_Pos|macro|DSI_PCTLR_CKE_Pos
DECL|DSI_PCTLR_CKE|macro|DSI_PCTLR_CKE
DECL|DSI_PCTLR_DEN_Msk|macro|DSI_PCTLR_DEN_Msk
DECL|DSI_PCTLR_DEN_Pos|macro|DSI_PCTLR_DEN_Pos
DECL|DSI_PCTLR_DEN|macro|DSI_PCTLR_DEN
DECL|DSI_PSR_PD_Msk|macro|DSI_PSR_PD_Msk
DECL|DSI_PSR_PD_Pos|macro|DSI_PSR_PD_Pos
DECL|DSI_PSR_PD|macro|DSI_PSR_PD
DECL|DSI_PSR_PSS0_Msk|macro|DSI_PSR_PSS0_Msk
DECL|DSI_PSR_PSS0_Pos|macro|DSI_PSR_PSS0_Pos
DECL|DSI_PSR_PSS0|macro|DSI_PSR_PSS0
DECL|DSI_PSR_PSS1_Msk|macro|DSI_PSR_PSS1_Msk
DECL|DSI_PSR_PSS1_Pos|macro|DSI_PSR_PSS1_Pos
DECL|DSI_PSR_PSS1|macro|DSI_PSR_PSS1
DECL|DSI_PSR_PSSC_Msk|macro|DSI_PSR_PSSC_Msk
DECL|DSI_PSR_PSSC_Pos|macro|DSI_PSR_PSSC_Pos
DECL|DSI_PSR_PSSC|macro|DSI_PSR_PSSC
DECL|DSI_PSR_RUE0_Msk|macro|DSI_PSR_RUE0_Msk
DECL|DSI_PSR_RUE0_Pos|macro|DSI_PSR_RUE0_Pos
DECL|DSI_PSR_RUE0|macro|DSI_PSR_RUE0
DECL|DSI_PSR_UAN0_Msk|macro|DSI_PSR_UAN0_Msk
DECL|DSI_PSR_UAN0_Pos|macro|DSI_PSR_UAN0_Pos
DECL|DSI_PSR_UAN0|macro|DSI_PSR_UAN0
DECL|DSI_PSR_UAN1_Msk|macro|DSI_PSR_UAN1_Msk
DECL|DSI_PSR_UAN1_Pos|macro|DSI_PSR_UAN1_Pos
DECL|DSI_PSR_UAN1|macro|DSI_PSR_UAN1
DECL|DSI_PSR_UANC_Msk|macro|DSI_PSR_UANC_Msk
DECL|DSI_PSR_UANC_Pos|macro|DSI_PSR_UANC_Pos
DECL|DSI_PSR_UANC|macro|DSI_PSR_UANC
DECL|DSI_PTTCR_TX_TRIG0_Msk|macro|DSI_PTTCR_TX_TRIG0_Msk
DECL|DSI_PTTCR_TX_TRIG0_Pos|macro|DSI_PTTCR_TX_TRIG0_Pos
DECL|DSI_PTTCR_TX_TRIG0|macro|DSI_PTTCR_TX_TRIG0
DECL|DSI_PTTCR_TX_TRIG1_Msk|macro|DSI_PTTCR_TX_TRIG1_Msk
DECL|DSI_PTTCR_TX_TRIG1_Pos|macro|DSI_PTTCR_TX_TRIG1_Pos
DECL|DSI_PTTCR_TX_TRIG1|macro|DSI_PTTCR_TX_TRIG1
DECL|DSI_PTTCR_TX_TRIG2_Msk|macro|DSI_PTTCR_TX_TRIG2_Msk
DECL|DSI_PTTCR_TX_TRIG2_Pos|macro|DSI_PTTCR_TX_TRIG2_Pos
DECL|DSI_PTTCR_TX_TRIG2|macro|DSI_PTTCR_TX_TRIG2
DECL|DSI_PTTCR_TX_TRIG3_Msk|macro|DSI_PTTCR_TX_TRIG3_Msk
DECL|DSI_PTTCR_TX_TRIG3_Pos|macro|DSI_PTTCR_TX_TRIG3_Pos
DECL|DSI_PTTCR_TX_TRIG3|macro|DSI_PTTCR_TX_TRIG3
DECL|DSI_PTTCR_TX_TRIG_Msk|macro|DSI_PTTCR_TX_TRIG_Msk
DECL|DSI_PTTCR_TX_TRIG_Pos|macro|DSI_PTTCR_TX_TRIG_Pos
DECL|DSI_PTTCR_TX_TRIG|macro|DSI_PTTCR_TX_TRIG
DECL|DSI_PUCR_UECL_Msk|macro|DSI_PUCR_UECL_Msk
DECL|DSI_PUCR_UECL_Pos|macro|DSI_PUCR_UECL_Pos
DECL|DSI_PUCR_UECL|macro|DSI_PUCR_UECL
DECL|DSI_PUCR_UEDL_Msk|macro|DSI_PUCR_UEDL_Msk
DECL|DSI_PUCR_UEDL_Pos|macro|DSI_PUCR_UEDL_Pos
DECL|DSI_PUCR_UEDL|macro|DSI_PUCR_UEDL
DECL|DSI_PUCR_URCL_Msk|macro|DSI_PUCR_URCL_Msk
DECL|DSI_PUCR_URCL_Pos|macro|DSI_PUCR_URCL_Pos
DECL|DSI_PUCR_URCL|macro|DSI_PUCR_URCL
DECL|DSI_PUCR_URDL_Msk|macro|DSI_PUCR_URDL_Msk
DECL|DSI_PUCR_URDL_Pos|macro|DSI_PUCR_URDL_Pos
DECL|DSI_PUCR_URDL|macro|DSI_PUCR_URDL
DECL|DSI_TCCR0_HSTX_TOCNT0_Msk|macro|DSI_TCCR0_HSTX_TOCNT0_Msk
DECL|DSI_TCCR0_HSTX_TOCNT0_Pos|macro|DSI_TCCR0_HSTX_TOCNT0_Pos
DECL|DSI_TCCR0_HSTX_TOCNT0|macro|DSI_TCCR0_HSTX_TOCNT0
DECL|DSI_TCCR0_HSTX_TOCNT10_Msk|macro|DSI_TCCR0_HSTX_TOCNT10_Msk
DECL|DSI_TCCR0_HSTX_TOCNT10_Pos|macro|DSI_TCCR0_HSTX_TOCNT10_Pos
DECL|DSI_TCCR0_HSTX_TOCNT10|macro|DSI_TCCR0_HSTX_TOCNT10
DECL|DSI_TCCR0_HSTX_TOCNT11_Msk|macro|DSI_TCCR0_HSTX_TOCNT11_Msk
DECL|DSI_TCCR0_HSTX_TOCNT11_Pos|macro|DSI_TCCR0_HSTX_TOCNT11_Pos
DECL|DSI_TCCR0_HSTX_TOCNT11|macro|DSI_TCCR0_HSTX_TOCNT11
DECL|DSI_TCCR0_HSTX_TOCNT12_Msk|macro|DSI_TCCR0_HSTX_TOCNT12_Msk
DECL|DSI_TCCR0_HSTX_TOCNT12_Pos|macro|DSI_TCCR0_HSTX_TOCNT12_Pos
DECL|DSI_TCCR0_HSTX_TOCNT12|macro|DSI_TCCR0_HSTX_TOCNT12
DECL|DSI_TCCR0_HSTX_TOCNT13_Msk|macro|DSI_TCCR0_HSTX_TOCNT13_Msk
DECL|DSI_TCCR0_HSTX_TOCNT13_Pos|macro|DSI_TCCR0_HSTX_TOCNT13_Pos
DECL|DSI_TCCR0_HSTX_TOCNT13|macro|DSI_TCCR0_HSTX_TOCNT13
DECL|DSI_TCCR0_HSTX_TOCNT14_Msk|macro|DSI_TCCR0_HSTX_TOCNT14_Msk
DECL|DSI_TCCR0_HSTX_TOCNT14_Pos|macro|DSI_TCCR0_HSTX_TOCNT14_Pos
DECL|DSI_TCCR0_HSTX_TOCNT14|macro|DSI_TCCR0_HSTX_TOCNT14
DECL|DSI_TCCR0_HSTX_TOCNT15_Msk|macro|DSI_TCCR0_HSTX_TOCNT15_Msk
DECL|DSI_TCCR0_HSTX_TOCNT15_Pos|macro|DSI_TCCR0_HSTX_TOCNT15_Pos
DECL|DSI_TCCR0_HSTX_TOCNT15|macro|DSI_TCCR0_HSTX_TOCNT15
DECL|DSI_TCCR0_HSTX_TOCNT1_Msk|macro|DSI_TCCR0_HSTX_TOCNT1_Msk
DECL|DSI_TCCR0_HSTX_TOCNT1_Pos|macro|DSI_TCCR0_HSTX_TOCNT1_Pos
DECL|DSI_TCCR0_HSTX_TOCNT1|macro|DSI_TCCR0_HSTX_TOCNT1
DECL|DSI_TCCR0_HSTX_TOCNT2_Msk|macro|DSI_TCCR0_HSTX_TOCNT2_Msk
DECL|DSI_TCCR0_HSTX_TOCNT2_Pos|macro|DSI_TCCR0_HSTX_TOCNT2_Pos
DECL|DSI_TCCR0_HSTX_TOCNT2|macro|DSI_TCCR0_HSTX_TOCNT2
DECL|DSI_TCCR0_HSTX_TOCNT3_Msk|macro|DSI_TCCR0_HSTX_TOCNT3_Msk
DECL|DSI_TCCR0_HSTX_TOCNT3_Pos|macro|DSI_TCCR0_HSTX_TOCNT3_Pos
DECL|DSI_TCCR0_HSTX_TOCNT3|macro|DSI_TCCR0_HSTX_TOCNT3
DECL|DSI_TCCR0_HSTX_TOCNT4_Msk|macro|DSI_TCCR0_HSTX_TOCNT4_Msk
DECL|DSI_TCCR0_HSTX_TOCNT4_Pos|macro|DSI_TCCR0_HSTX_TOCNT4_Pos
DECL|DSI_TCCR0_HSTX_TOCNT4|macro|DSI_TCCR0_HSTX_TOCNT4
DECL|DSI_TCCR0_HSTX_TOCNT5_Msk|macro|DSI_TCCR0_HSTX_TOCNT5_Msk
DECL|DSI_TCCR0_HSTX_TOCNT5_Pos|macro|DSI_TCCR0_HSTX_TOCNT5_Pos
DECL|DSI_TCCR0_HSTX_TOCNT5|macro|DSI_TCCR0_HSTX_TOCNT5
DECL|DSI_TCCR0_HSTX_TOCNT6_Msk|macro|DSI_TCCR0_HSTX_TOCNT6_Msk
DECL|DSI_TCCR0_HSTX_TOCNT6_Pos|macro|DSI_TCCR0_HSTX_TOCNT6_Pos
DECL|DSI_TCCR0_HSTX_TOCNT6|macro|DSI_TCCR0_HSTX_TOCNT6
DECL|DSI_TCCR0_HSTX_TOCNT7_Msk|macro|DSI_TCCR0_HSTX_TOCNT7_Msk
DECL|DSI_TCCR0_HSTX_TOCNT7_Pos|macro|DSI_TCCR0_HSTX_TOCNT7_Pos
DECL|DSI_TCCR0_HSTX_TOCNT7|macro|DSI_TCCR0_HSTX_TOCNT7
DECL|DSI_TCCR0_HSTX_TOCNT8_Msk|macro|DSI_TCCR0_HSTX_TOCNT8_Msk
DECL|DSI_TCCR0_HSTX_TOCNT8_Pos|macro|DSI_TCCR0_HSTX_TOCNT8_Pos
DECL|DSI_TCCR0_HSTX_TOCNT8|macro|DSI_TCCR0_HSTX_TOCNT8
DECL|DSI_TCCR0_HSTX_TOCNT9_Msk|macro|DSI_TCCR0_HSTX_TOCNT9_Msk
DECL|DSI_TCCR0_HSTX_TOCNT9_Pos|macro|DSI_TCCR0_HSTX_TOCNT9_Pos
DECL|DSI_TCCR0_HSTX_TOCNT9|macro|DSI_TCCR0_HSTX_TOCNT9
DECL|DSI_TCCR0_HSTX_TOCNT_Msk|macro|DSI_TCCR0_HSTX_TOCNT_Msk
DECL|DSI_TCCR0_HSTX_TOCNT_Pos|macro|DSI_TCCR0_HSTX_TOCNT_Pos
DECL|DSI_TCCR0_HSTX_TOCNT|macro|DSI_TCCR0_HSTX_TOCNT
DECL|DSI_TCCR0_LPRX_TOCNT0_Msk|macro|DSI_TCCR0_LPRX_TOCNT0_Msk
DECL|DSI_TCCR0_LPRX_TOCNT0_Pos|macro|DSI_TCCR0_LPRX_TOCNT0_Pos
DECL|DSI_TCCR0_LPRX_TOCNT0|macro|DSI_TCCR0_LPRX_TOCNT0
DECL|DSI_TCCR0_LPRX_TOCNT10_Msk|macro|DSI_TCCR0_LPRX_TOCNT10_Msk
DECL|DSI_TCCR0_LPRX_TOCNT10_Pos|macro|DSI_TCCR0_LPRX_TOCNT10_Pos
DECL|DSI_TCCR0_LPRX_TOCNT10|macro|DSI_TCCR0_LPRX_TOCNT10
DECL|DSI_TCCR0_LPRX_TOCNT11_Msk|macro|DSI_TCCR0_LPRX_TOCNT11_Msk
DECL|DSI_TCCR0_LPRX_TOCNT11_Pos|macro|DSI_TCCR0_LPRX_TOCNT11_Pos
DECL|DSI_TCCR0_LPRX_TOCNT11|macro|DSI_TCCR0_LPRX_TOCNT11
DECL|DSI_TCCR0_LPRX_TOCNT12_Msk|macro|DSI_TCCR0_LPRX_TOCNT12_Msk
DECL|DSI_TCCR0_LPRX_TOCNT12_Pos|macro|DSI_TCCR0_LPRX_TOCNT12_Pos
DECL|DSI_TCCR0_LPRX_TOCNT12|macro|DSI_TCCR0_LPRX_TOCNT12
DECL|DSI_TCCR0_LPRX_TOCNT13_Msk|macro|DSI_TCCR0_LPRX_TOCNT13_Msk
DECL|DSI_TCCR0_LPRX_TOCNT13_Pos|macro|DSI_TCCR0_LPRX_TOCNT13_Pos
DECL|DSI_TCCR0_LPRX_TOCNT13|macro|DSI_TCCR0_LPRX_TOCNT13
DECL|DSI_TCCR0_LPRX_TOCNT14_Msk|macro|DSI_TCCR0_LPRX_TOCNT14_Msk
DECL|DSI_TCCR0_LPRX_TOCNT14_Pos|macro|DSI_TCCR0_LPRX_TOCNT14_Pos
DECL|DSI_TCCR0_LPRX_TOCNT14|macro|DSI_TCCR0_LPRX_TOCNT14
DECL|DSI_TCCR0_LPRX_TOCNT15_Msk|macro|DSI_TCCR0_LPRX_TOCNT15_Msk
DECL|DSI_TCCR0_LPRX_TOCNT15_Pos|macro|DSI_TCCR0_LPRX_TOCNT15_Pos
DECL|DSI_TCCR0_LPRX_TOCNT15|macro|DSI_TCCR0_LPRX_TOCNT15
DECL|DSI_TCCR0_LPRX_TOCNT1_Msk|macro|DSI_TCCR0_LPRX_TOCNT1_Msk
DECL|DSI_TCCR0_LPRX_TOCNT1_Pos|macro|DSI_TCCR0_LPRX_TOCNT1_Pos
DECL|DSI_TCCR0_LPRX_TOCNT1|macro|DSI_TCCR0_LPRX_TOCNT1
DECL|DSI_TCCR0_LPRX_TOCNT2_Msk|macro|DSI_TCCR0_LPRX_TOCNT2_Msk
DECL|DSI_TCCR0_LPRX_TOCNT2_Pos|macro|DSI_TCCR0_LPRX_TOCNT2_Pos
DECL|DSI_TCCR0_LPRX_TOCNT2|macro|DSI_TCCR0_LPRX_TOCNT2
DECL|DSI_TCCR0_LPRX_TOCNT3_Msk|macro|DSI_TCCR0_LPRX_TOCNT3_Msk
DECL|DSI_TCCR0_LPRX_TOCNT3_Pos|macro|DSI_TCCR0_LPRX_TOCNT3_Pos
DECL|DSI_TCCR0_LPRX_TOCNT3|macro|DSI_TCCR0_LPRX_TOCNT3
DECL|DSI_TCCR0_LPRX_TOCNT4_Msk|macro|DSI_TCCR0_LPRX_TOCNT4_Msk
DECL|DSI_TCCR0_LPRX_TOCNT4_Pos|macro|DSI_TCCR0_LPRX_TOCNT4_Pos
DECL|DSI_TCCR0_LPRX_TOCNT4|macro|DSI_TCCR0_LPRX_TOCNT4
DECL|DSI_TCCR0_LPRX_TOCNT5_Msk|macro|DSI_TCCR0_LPRX_TOCNT5_Msk
DECL|DSI_TCCR0_LPRX_TOCNT5_Pos|macro|DSI_TCCR0_LPRX_TOCNT5_Pos
DECL|DSI_TCCR0_LPRX_TOCNT5|macro|DSI_TCCR0_LPRX_TOCNT5
DECL|DSI_TCCR0_LPRX_TOCNT6_Msk|macro|DSI_TCCR0_LPRX_TOCNT6_Msk
DECL|DSI_TCCR0_LPRX_TOCNT6_Pos|macro|DSI_TCCR0_LPRX_TOCNT6_Pos
DECL|DSI_TCCR0_LPRX_TOCNT6|macro|DSI_TCCR0_LPRX_TOCNT6
DECL|DSI_TCCR0_LPRX_TOCNT7_Msk|macro|DSI_TCCR0_LPRX_TOCNT7_Msk
DECL|DSI_TCCR0_LPRX_TOCNT7_Pos|macro|DSI_TCCR0_LPRX_TOCNT7_Pos
DECL|DSI_TCCR0_LPRX_TOCNT7|macro|DSI_TCCR0_LPRX_TOCNT7
DECL|DSI_TCCR0_LPRX_TOCNT8_Msk|macro|DSI_TCCR0_LPRX_TOCNT8_Msk
DECL|DSI_TCCR0_LPRX_TOCNT8_Pos|macro|DSI_TCCR0_LPRX_TOCNT8_Pos
DECL|DSI_TCCR0_LPRX_TOCNT8|macro|DSI_TCCR0_LPRX_TOCNT8
DECL|DSI_TCCR0_LPRX_TOCNT9_Msk|macro|DSI_TCCR0_LPRX_TOCNT9_Msk
DECL|DSI_TCCR0_LPRX_TOCNT9_Pos|macro|DSI_TCCR0_LPRX_TOCNT9_Pos
DECL|DSI_TCCR0_LPRX_TOCNT9|macro|DSI_TCCR0_LPRX_TOCNT9
DECL|DSI_TCCR0_LPRX_TOCNT_Msk|macro|DSI_TCCR0_LPRX_TOCNT_Msk
DECL|DSI_TCCR0_LPRX_TOCNT_Pos|macro|DSI_TCCR0_LPRX_TOCNT_Pos
DECL|DSI_TCCR0_LPRX_TOCNT|macro|DSI_TCCR0_LPRX_TOCNT
DECL|DSI_TCCR1_HSRD_TOCNT0_Msk|macro|DSI_TCCR1_HSRD_TOCNT0_Msk
DECL|DSI_TCCR1_HSRD_TOCNT0_Pos|macro|DSI_TCCR1_HSRD_TOCNT0_Pos
DECL|DSI_TCCR1_HSRD_TOCNT0|macro|DSI_TCCR1_HSRD_TOCNT0
DECL|DSI_TCCR1_HSRD_TOCNT10_Msk|macro|DSI_TCCR1_HSRD_TOCNT10_Msk
DECL|DSI_TCCR1_HSRD_TOCNT10_Pos|macro|DSI_TCCR1_HSRD_TOCNT10_Pos
DECL|DSI_TCCR1_HSRD_TOCNT10|macro|DSI_TCCR1_HSRD_TOCNT10
DECL|DSI_TCCR1_HSRD_TOCNT11_Msk|macro|DSI_TCCR1_HSRD_TOCNT11_Msk
DECL|DSI_TCCR1_HSRD_TOCNT11_Pos|macro|DSI_TCCR1_HSRD_TOCNT11_Pos
DECL|DSI_TCCR1_HSRD_TOCNT11|macro|DSI_TCCR1_HSRD_TOCNT11
DECL|DSI_TCCR1_HSRD_TOCNT12_Msk|macro|DSI_TCCR1_HSRD_TOCNT12_Msk
DECL|DSI_TCCR1_HSRD_TOCNT12_Pos|macro|DSI_TCCR1_HSRD_TOCNT12_Pos
DECL|DSI_TCCR1_HSRD_TOCNT12|macro|DSI_TCCR1_HSRD_TOCNT12
DECL|DSI_TCCR1_HSRD_TOCNT13_Msk|macro|DSI_TCCR1_HSRD_TOCNT13_Msk
DECL|DSI_TCCR1_HSRD_TOCNT13_Pos|macro|DSI_TCCR1_HSRD_TOCNT13_Pos
DECL|DSI_TCCR1_HSRD_TOCNT13|macro|DSI_TCCR1_HSRD_TOCNT13
DECL|DSI_TCCR1_HSRD_TOCNT14_Msk|macro|DSI_TCCR1_HSRD_TOCNT14_Msk
DECL|DSI_TCCR1_HSRD_TOCNT14_Pos|macro|DSI_TCCR1_HSRD_TOCNT14_Pos
DECL|DSI_TCCR1_HSRD_TOCNT14|macro|DSI_TCCR1_HSRD_TOCNT14
DECL|DSI_TCCR1_HSRD_TOCNT15_Msk|macro|DSI_TCCR1_HSRD_TOCNT15_Msk
DECL|DSI_TCCR1_HSRD_TOCNT15_Pos|macro|DSI_TCCR1_HSRD_TOCNT15_Pos
DECL|DSI_TCCR1_HSRD_TOCNT15|macro|DSI_TCCR1_HSRD_TOCNT15
DECL|DSI_TCCR1_HSRD_TOCNT1_Msk|macro|DSI_TCCR1_HSRD_TOCNT1_Msk
DECL|DSI_TCCR1_HSRD_TOCNT1_Pos|macro|DSI_TCCR1_HSRD_TOCNT1_Pos
DECL|DSI_TCCR1_HSRD_TOCNT1|macro|DSI_TCCR1_HSRD_TOCNT1
DECL|DSI_TCCR1_HSRD_TOCNT2_Msk|macro|DSI_TCCR1_HSRD_TOCNT2_Msk
DECL|DSI_TCCR1_HSRD_TOCNT2_Pos|macro|DSI_TCCR1_HSRD_TOCNT2_Pos
DECL|DSI_TCCR1_HSRD_TOCNT2|macro|DSI_TCCR1_HSRD_TOCNT2
DECL|DSI_TCCR1_HSRD_TOCNT3_Msk|macro|DSI_TCCR1_HSRD_TOCNT3_Msk
DECL|DSI_TCCR1_HSRD_TOCNT3_Pos|macro|DSI_TCCR1_HSRD_TOCNT3_Pos
DECL|DSI_TCCR1_HSRD_TOCNT3|macro|DSI_TCCR1_HSRD_TOCNT3
DECL|DSI_TCCR1_HSRD_TOCNT4_Msk|macro|DSI_TCCR1_HSRD_TOCNT4_Msk
DECL|DSI_TCCR1_HSRD_TOCNT4_Pos|macro|DSI_TCCR1_HSRD_TOCNT4_Pos
DECL|DSI_TCCR1_HSRD_TOCNT4|macro|DSI_TCCR1_HSRD_TOCNT4
DECL|DSI_TCCR1_HSRD_TOCNT5_Msk|macro|DSI_TCCR1_HSRD_TOCNT5_Msk
DECL|DSI_TCCR1_HSRD_TOCNT5_Pos|macro|DSI_TCCR1_HSRD_TOCNT5_Pos
DECL|DSI_TCCR1_HSRD_TOCNT5|macro|DSI_TCCR1_HSRD_TOCNT5
DECL|DSI_TCCR1_HSRD_TOCNT6_Msk|macro|DSI_TCCR1_HSRD_TOCNT6_Msk
DECL|DSI_TCCR1_HSRD_TOCNT6_Pos|macro|DSI_TCCR1_HSRD_TOCNT6_Pos
DECL|DSI_TCCR1_HSRD_TOCNT6|macro|DSI_TCCR1_HSRD_TOCNT6
DECL|DSI_TCCR1_HSRD_TOCNT7_Msk|macro|DSI_TCCR1_HSRD_TOCNT7_Msk
DECL|DSI_TCCR1_HSRD_TOCNT7_Pos|macro|DSI_TCCR1_HSRD_TOCNT7_Pos
DECL|DSI_TCCR1_HSRD_TOCNT7|macro|DSI_TCCR1_HSRD_TOCNT7
DECL|DSI_TCCR1_HSRD_TOCNT8_Msk|macro|DSI_TCCR1_HSRD_TOCNT8_Msk
DECL|DSI_TCCR1_HSRD_TOCNT8_Pos|macro|DSI_TCCR1_HSRD_TOCNT8_Pos
DECL|DSI_TCCR1_HSRD_TOCNT8|macro|DSI_TCCR1_HSRD_TOCNT8
DECL|DSI_TCCR1_HSRD_TOCNT9_Msk|macro|DSI_TCCR1_HSRD_TOCNT9_Msk
DECL|DSI_TCCR1_HSRD_TOCNT9_Pos|macro|DSI_TCCR1_HSRD_TOCNT9_Pos
DECL|DSI_TCCR1_HSRD_TOCNT9|macro|DSI_TCCR1_HSRD_TOCNT9
DECL|DSI_TCCR1_HSRD_TOCNT_Msk|macro|DSI_TCCR1_HSRD_TOCNT_Msk
DECL|DSI_TCCR1_HSRD_TOCNT_Pos|macro|DSI_TCCR1_HSRD_TOCNT_Pos
DECL|DSI_TCCR1_HSRD_TOCNT|macro|DSI_TCCR1_HSRD_TOCNT
DECL|DSI_TCCR2_LPRD_TOCNT0_Msk|macro|DSI_TCCR2_LPRD_TOCNT0_Msk
DECL|DSI_TCCR2_LPRD_TOCNT0_Pos|macro|DSI_TCCR2_LPRD_TOCNT0_Pos
DECL|DSI_TCCR2_LPRD_TOCNT0|macro|DSI_TCCR2_LPRD_TOCNT0
DECL|DSI_TCCR2_LPRD_TOCNT10_Msk|macro|DSI_TCCR2_LPRD_TOCNT10_Msk
DECL|DSI_TCCR2_LPRD_TOCNT10_Pos|macro|DSI_TCCR2_LPRD_TOCNT10_Pos
DECL|DSI_TCCR2_LPRD_TOCNT10|macro|DSI_TCCR2_LPRD_TOCNT10
DECL|DSI_TCCR2_LPRD_TOCNT11_Msk|macro|DSI_TCCR2_LPRD_TOCNT11_Msk
DECL|DSI_TCCR2_LPRD_TOCNT11_Pos|macro|DSI_TCCR2_LPRD_TOCNT11_Pos
DECL|DSI_TCCR2_LPRD_TOCNT11|macro|DSI_TCCR2_LPRD_TOCNT11
DECL|DSI_TCCR2_LPRD_TOCNT12_Msk|macro|DSI_TCCR2_LPRD_TOCNT12_Msk
DECL|DSI_TCCR2_LPRD_TOCNT12_Pos|macro|DSI_TCCR2_LPRD_TOCNT12_Pos
DECL|DSI_TCCR2_LPRD_TOCNT12|macro|DSI_TCCR2_LPRD_TOCNT12
DECL|DSI_TCCR2_LPRD_TOCNT13_Msk|macro|DSI_TCCR2_LPRD_TOCNT13_Msk
DECL|DSI_TCCR2_LPRD_TOCNT13_Pos|macro|DSI_TCCR2_LPRD_TOCNT13_Pos
DECL|DSI_TCCR2_LPRD_TOCNT13|macro|DSI_TCCR2_LPRD_TOCNT13
DECL|DSI_TCCR2_LPRD_TOCNT14_Msk|macro|DSI_TCCR2_LPRD_TOCNT14_Msk
DECL|DSI_TCCR2_LPRD_TOCNT14_Pos|macro|DSI_TCCR2_LPRD_TOCNT14_Pos
DECL|DSI_TCCR2_LPRD_TOCNT14|macro|DSI_TCCR2_LPRD_TOCNT14
DECL|DSI_TCCR2_LPRD_TOCNT15_Msk|macro|DSI_TCCR2_LPRD_TOCNT15_Msk
DECL|DSI_TCCR2_LPRD_TOCNT15_Pos|macro|DSI_TCCR2_LPRD_TOCNT15_Pos
DECL|DSI_TCCR2_LPRD_TOCNT15|macro|DSI_TCCR2_LPRD_TOCNT15
DECL|DSI_TCCR2_LPRD_TOCNT1_Msk|macro|DSI_TCCR2_LPRD_TOCNT1_Msk
DECL|DSI_TCCR2_LPRD_TOCNT1_Pos|macro|DSI_TCCR2_LPRD_TOCNT1_Pos
DECL|DSI_TCCR2_LPRD_TOCNT1|macro|DSI_TCCR2_LPRD_TOCNT1
DECL|DSI_TCCR2_LPRD_TOCNT2_Msk|macro|DSI_TCCR2_LPRD_TOCNT2_Msk
DECL|DSI_TCCR2_LPRD_TOCNT2_Pos|macro|DSI_TCCR2_LPRD_TOCNT2_Pos
DECL|DSI_TCCR2_LPRD_TOCNT2|macro|DSI_TCCR2_LPRD_TOCNT2
DECL|DSI_TCCR2_LPRD_TOCNT3_Msk|macro|DSI_TCCR2_LPRD_TOCNT3_Msk
DECL|DSI_TCCR2_LPRD_TOCNT3_Pos|macro|DSI_TCCR2_LPRD_TOCNT3_Pos
DECL|DSI_TCCR2_LPRD_TOCNT3|macro|DSI_TCCR2_LPRD_TOCNT3
DECL|DSI_TCCR2_LPRD_TOCNT4_Msk|macro|DSI_TCCR2_LPRD_TOCNT4_Msk
DECL|DSI_TCCR2_LPRD_TOCNT4_Pos|macro|DSI_TCCR2_LPRD_TOCNT4_Pos
DECL|DSI_TCCR2_LPRD_TOCNT4|macro|DSI_TCCR2_LPRD_TOCNT4
DECL|DSI_TCCR2_LPRD_TOCNT5_Msk|macro|DSI_TCCR2_LPRD_TOCNT5_Msk
DECL|DSI_TCCR2_LPRD_TOCNT5_Pos|macro|DSI_TCCR2_LPRD_TOCNT5_Pos
DECL|DSI_TCCR2_LPRD_TOCNT5|macro|DSI_TCCR2_LPRD_TOCNT5
DECL|DSI_TCCR2_LPRD_TOCNT6_Msk|macro|DSI_TCCR2_LPRD_TOCNT6_Msk
DECL|DSI_TCCR2_LPRD_TOCNT6_Pos|macro|DSI_TCCR2_LPRD_TOCNT6_Pos
DECL|DSI_TCCR2_LPRD_TOCNT6|macro|DSI_TCCR2_LPRD_TOCNT6
DECL|DSI_TCCR2_LPRD_TOCNT7_Msk|macro|DSI_TCCR2_LPRD_TOCNT7_Msk
DECL|DSI_TCCR2_LPRD_TOCNT7_Pos|macro|DSI_TCCR2_LPRD_TOCNT7_Pos
DECL|DSI_TCCR2_LPRD_TOCNT7|macro|DSI_TCCR2_LPRD_TOCNT7
DECL|DSI_TCCR2_LPRD_TOCNT8_Msk|macro|DSI_TCCR2_LPRD_TOCNT8_Msk
DECL|DSI_TCCR2_LPRD_TOCNT8_Pos|macro|DSI_TCCR2_LPRD_TOCNT8_Pos
DECL|DSI_TCCR2_LPRD_TOCNT8|macro|DSI_TCCR2_LPRD_TOCNT8
DECL|DSI_TCCR2_LPRD_TOCNT9_Msk|macro|DSI_TCCR2_LPRD_TOCNT9_Msk
DECL|DSI_TCCR2_LPRD_TOCNT9_Pos|macro|DSI_TCCR2_LPRD_TOCNT9_Pos
DECL|DSI_TCCR2_LPRD_TOCNT9|macro|DSI_TCCR2_LPRD_TOCNT9
DECL|DSI_TCCR2_LPRD_TOCNT_Msk|macro|DSI_TCCR2_LPRD_TOCNT_Msk
DECL|DSI_TCCR2_LPRD_TOCNT_Pos|macro|DSI_TCCR2_LPRD_TOCNT_Pos
DECL|DSI_TCCR2_LPRD_TOCNT|macro|DSI_TCCR2_LPRD_TOCNT
DECL|DSI_TCCR3_HSWR_TOCNT0_Msk|macro|DSI_TCCR3_HSWR_TOCNT0_Msk
DECL|DSI_TCCR3_HSWR_TOCNT0_Pos|macro|DSI_TCCR3_HSWR_TOCNT0_Pos
DECL|DSI_TCCR3_HSWR_TOCNT0|macro|DSI_TCCR3_HSWR_TOCNT0
DECL|DSI_TCCR3_HSWR_TOCNT10_Msk|macro|DSI_TCCR3_HSWR_TOCNT10_Msk
DECL|DSI_TCCR3_HSWR_TOCNT10_Pos|macro|DSI_TCCR3_HSWR_TOCNT10_Pos
DECL|DSI_TCCR3_HSWR_TOCNT10|macro|DSI_TCCR3_HSWR_TOCNT10
DECL|DSI_TCCR3_HSWR_TOCNT11_Msk|macro|DSI_TCCR3_HSWR_TOCNT11_Msk
DECL|DSI_TCCR3_HSWR_TOCNT11_Pos|macro|DSI_TCCR3_HSWR_TOCNT11_Pos
DECL|DSI_TCCR3_HSWR_TOCNT11|macro|DSI_TCCR3_HSWR_TOCNT11
DECL|DSI_TCCR3_HSWR_TOCNT12_Msk|macro|DSI_TCCR3_HSWR_TOCNT12_Msk
DECL|DSI_TCCR3_HSWR_TOCNT12_Pos|macro|DSI_TCCR3_HSWR_TOCNT12_Pos
DECL|DSI_TCCR3_HSWR_TOCNT12|macro|DSI_TCCR3_HSWR_TOCNT12
DECL|DSI_TCCR3_HSWR_TOCNT13_Msk|macro|DSI_TCCR3_HSWR_TOCNT13_Msk
DECL|DSI_TCCR3_HSWR_TOCNT13_Pos|macro|DSI_TCCR3_HSWR_TOCNT13_Pos
DECL|DSI_TCCR3_HSWR_TOCNT13|macro|DSI_TCCR3_HSWR_TOCNT13
DECL|DSI_TCCR3_HSWR_TOCNT14_Msk|macro|DSI_TCCR3_HSWR_TOCNT14_Msk
DECL|DSI_TCCR3_HSWR_TOCNT14_Pos|macro|DSI_TCCR3_HSWR_TOCNT14_Pos
DECL|DSI_TCCR3_HSWR_TOCNT14|macro|DSI_TCCR3_HSWR_TOCNT14
DECL|DSI_TCCR3_HSWR_TOCNT15_Msk|macro|DSI_TCCR3_HSWR_TOCNT15_Msk
DECL|DSI_TCCR3_HSWR_TOCNT15_Pos|macro|DSI_TCCR3_HSWR_TOCNT15_Pos
DECL|DSI_TCCR3_HSWR_TOCNT15|macro|DSI_TCCR3_HSWR_TOCNT15
DECL|DSI_TCCR3_HSWR_TOCNT1_Msk|macro|DSI_TCCR3_HSWR_TOCNT1_Msk
DECL|DSI_TCCR3_HSWR_TOCNT1_Pos|macro|DSI_TCCR3_HSWR_TOCNT1_Pos
DECL|DSI_TCCR3_HSWR_TOCNT1|macro|DSI_TCCR3_HSWR_TOCNT1
DECL|DSI_TCCR3_HSWR_TOCNT2_Msk|macro|DSI_TCCR3_HSWR_TOCNT2_Msk
DECL|DSI_TCCR3_HSWR_TOCNT2_Pos|macro|DSI_TCCR3_HSWR_TOCNT2_Pos
DECL|DSI_TCCR3_HSWR_TOCNT2|macro|DSI_TCCR3_HSWR_TOCNT2
DECL|DSI_TCCR3_HSWR_TOCNT3_Msk|macro|DSI_TCCR3_HSWR_TOCNT3_Msk
DECL|DSI_TCCR3_HSWR_TOCNT3_Pos|macro|DSI_TCCR3_HSWR_TOCNT3_Pos
DECL|DSI_TCCR3_HSWR_TOCNT3|macro|DSI_TCCR3_HSWR_TOCNT3
DECL|DSI_TCCR3_HSWR_TOCNT4_Msk|macro|DSI_TCCR3_HSWR_TOCNT4_Msk
DECL|DSI_TCCR3_HSWR_TOCNT4_Pos|macro|DSI_TCCR3_HSWR_TOCNT4_Pos
DECL|DSI_TCCR3_HSWR_TOCNT4|macro|DSI_TCCR3_HSWR_TOCNT4
DECL|DSI_TCCR3_HSWR_TOCNT5_Msk|macro|DSI_TCCR3_HSWR_TOCNT5_Msk
DECL|DSI_TCCR3_HSWR_TOCNT5_Pos|macro|DSI_TCCR3_HSWR_TOCNT5_Pos
DECL|DSI_TCCR3_HSWR_TOCNT5|macro|DSI_TCCR3_HSWR_TOCNT5
DECL|DSI_TCCR3_HSWR_TOCNT6_Msk|macro|DSI_TCCR3_HSWR_TOCNT6_Msk
DECL|DSI_TCCR3_HSWR_TOCNT6_Pos|macro|DSI_TCCR3_HSWR_TOCNT6_Pos
DECL|DSI_TCCR3_HSWR_TOCNT6|macro|DSI_TCCR3_HSWR_TOCNT6
DECL|DSI_TCCR3_HSWR_TOCNT7_Msk|macro|DSI_TCCR3_HSWR_TOCNT7_Msk
DECL|DSI_TCCR3_HSWR_TOCNT7_Pos|macro|DSI_TCCR3_HSWR_TOCNT7_Pos
DECL|DSI_TCCR3_HSWR_TOCNT7|macro|DSI_TCCR3_HSWR_TOCNT7
DECL|DSI_TCCR3_HSWR_TOCNT8_Msk|macro|DSI_TCCR3_HSWR_TOCNT8_Msk
DECL|DSI_TCCR3_HSWR_TOCNT8_Pos|macro|DSI_TCCR3_HSWR_TOCNT8_Pos
DECL|DSI_TCCR3_HSWR_TOCNT8|macro|DSI_TCCR3_HSWR_TOCNT8
DECL|DSI_TCCR3_HSWR_TOCNT9_Msk|macro|DSI_TCCR3_HSWR_TOCNT9_Msk
DECL|DSI_TCCR3_HSWR_TOCNT9_Pos|macro|DSI_TCCR3_HSWR_TOCNT9_Pos
DECL|DSI_TCCR3_HSWR_TOCNT9|macro|DSI_TCCR3_HSWR_TOCNT9
DECL|DSI_TCCR3_HSWR_TOCNT_Msk|macro|DSI_TCCR3_HSWR_TOCNT_Msk
DECL|DSI_TCCR3_HSWR_TOCNT_Pos|macro|DSI_TCCR3_HSWR_TOCNT_Pos
DECL|DSI_TCCR3_HSWR_TOCNT|macro|DSI_TCCR3_HSWR_TOCNT
DECL|DSI_TCCR3_PM_Msk|macro|DSI_TCCR3_PM_Msk
DECL|DSI_TCCR3_PM_Pos|macro|DSI_TCCR3_PM_Pos
DECL|DSI_TCCR3_PM|macro|DSI_TCCR3_PM
DECL|DSI_TCCR4_LPWR_TOCNT0_Msk|macro|DSI_TCCR4_LPWR_TOCNT0_Msk
DECL|DSI_TCCR4_LPWR_TOCNT0_Pos|macro|DSI_TCCR4_LPWR_TOCNT0_Pos
DECL|DSI_TCCR4_LPWR_TOCNT0|macro|DSI_TCCR4_LPWR_TOCNT0
DECL|DSI_TCCR4_LPWR_TOCNT10_Msk|macro|DSI_TCCR4_LPWR_TOCNT10_Msk
DECL|DSI_TCCR4_LPWR_TOCNT10_Pos|macro|DSI_TCCR4_LPWR_TOCNT10_Pos
DECL|DSI_TCCR4_LPWR_TOCNT10|macro|DSI_TCCR4_LPWR_TOCNT10
DECL|DSI_TCCR4_LPWR_TOCNT11_Msk|macro|DSI_TCCR4_LPWR_TOCNT11_Msk
DECL|DSI_TCCR4_LPWR_TOCNT11_Pos|macro|DSI_TCCR4_LPWR_TOCNT11_Pos
DECL|DSI_TCCR4_LPWR_TOCNT11|macro|DSI_TCCR4_LPWR_TOCNT11
DECL|DSI_TCCR4_LPWR_TOCNT12_Msk|macro|DSI_TCCR4_LPWR_TOCNT12_Msk
DECL|DSI_TCCR4_LPWR_TOCNT12_Pos|macro|DSI_TCCR4_LPWR_TOCNT12_Pos
DECL|DSI_TCCR4_LPWR_TOCNT12|macro|DSI_TCCR4_LPWR_TOCNT12
DECL|DSI_TCCR4_LPWR_TOCNT13_Msk|macro|DSI_TCCR4_LPWR_TOCNT13_Msk
DECL|DSI_TCCR4_LPWR_TOCNT13_Pos|macro|DSI_TCCR4_LPWR_TOCNT13_Pos
DECL|DSI_TCCR4_LPWR_TOCNT13|macro|DSI_TCCR4_LPWR_TOCNT13
DECL|DSI_TCCR4_LPWR_TOCNT14_Msk|macro|DSI_TCCR4_LPWR_TOCNT14_Msk
DECL|DSI_TCCR4_LPWR_TOCNT14_Pos|macro|DSI_TCCR4_LPWR_TOCNT14_Pos
DECL|DSI_TCCR4_LPWR_TOCNT14|macro|DSI_TCCR4_LPWR_TOCNT14
DECL|DSI_TCCR4_LPWR_TOCNT15_Msk|macro|DSI_TCCR4_LPWR_TOCNT15_Msk
DECL|DSI_TCCR4_LPWR_TOCNT15_Pos|macro|DSI_TCCR4_LPWR_TOCNT15_Pos
DECL|DSI_TCCR4_LPWR_TOCNT15|macro|DSI_TCCR4_LPWR_TOCNT15
DECL|DSI_TCCR4_LPWR_TOCNT1_Msk|macro|DSI_TCCR4_LPWR_TOCNT1_Msk
DECL|DSI_TCCR4_LPWR_TOCNT1_Pos|macro|DSI_TCCR4_LPWR_TOCNT1_Pos
DECL|DSI_TCCR4_LPWR_TOCNT1|macro|DSI_TCCR4_LPWR_TOCNT1
DECL|DSI_TCCR4_LPWR_TOCNT2_Msk|macro|DSI_TCCR4_LPWR_TOCNT2_Msk
DECL|DSI_TCCR4_LPWR_TOCNT2_Pos|macro|DSI_TCCR4_LPWR_TOCNT2_Pos
DECL|DSI_TCCR4_LPWR_TOCNT2|macro|DSI_TCCR4_LPWR_TOCNT2
DECL|DSI_TCCR4_LPWR_TOCNT3_Msk|macro|DSI_TCCR4_LPWR_TOCNT3_Msk
DECL|DSI_TCCR4_LPWR_TOCNT3_Pos|macro|DSI_TCCR4_LPWR_TOCNT3_Pos
DECL|DSI_TCCR4_LPWR_TOCNT3|macro|DSI_TCCR4_LPWR_TOCNT3
DECL|DSI_TCCR4_LPWR_TOCNT4_Msk|macro|DSI_TCCR4_LPWR_TOCNT4_Msk
DECL|DSI_TCCR4_LPWR_TOCNT4_Pos|macro|DSI_TCCR4_LPWR_TOCNT4_Pos
DECL|DSI_TCCR4_LPWR_TOCNT4|macro|DSI_TCCR4_LPWR_TOCNT4
DECL|DSI_TCCR4_LPWR_TOCNT5_Msk|macro|DSI_TCCR4_LPWR_TOCNT5_Msk
DECL|DSI_TCCR4_LPWR_TOCNT5_Pos|macro|DSI_TCCR4_LPWR_TOCNT5_Pos
DECL|DSI_TCCR4_LPWR_TOCNT5|macro|DSI_TCCR4_LPWR_TOCNT5
DECL|DSI_TCCR4_LPWR_TOCNT6_Msk|macro|DSI_TCCR4_LPWR_TOCNT6_Msk
DECL|DSI_TCCR4_LPWR_TOCNT6_Pos|macro|DSI_TCCR4_LPWR_TOCNT6_Pos
DECL|DSI_TCCR4_LPWR_TOCNT6|macro|DSI_TCCR4_LPWR_TOCNT6
DECL|DSI_TCCR4_LPWR_TOCNT7_Msk|macro|DSI_TCCR4_LPWR_TOCNT7_Msk
DECL|DSI_TCCR4_LPWR_TOCNT7_Pos|macro|DSI_TCCR4_LPWR_TOCNT7_Pos
DECL|DSI_TCCR4_LPWR_TOCNT7|macro|DSI_TCCR4_LPWR_TOCNT7
DECL|DSI_TCCR4_LPWR_TOCNT8_Msk|macro|DSI_TCCR4_LPWR_TOCNT8_Msk
DECL|DSI_TCCR4_LPWR_TOCNT8_Pos|macro|DSI_TCCR4_LPWR_TOCNT8_Pos
DECL|DSI_TCCR4_LPWR_TOCNT8|macro|DSI_TCCR4_LPWR_TOCNT8
DECL|DSI_TCCR4_LPWR_TOCNT9_Msk|macro|DSI_TCCR4_LPWR_TOCNT9_Msk
DECL|DSI_TCCR4_LPWR_TOCNT9_Pos|macro|DSI_TCCR4_LPWR_TOCNT9_Pos
DECL|DSI_TCCR4_LPWR_TOCNT9|macro|DSI_TCCR4_LPWR_TOCNT9
DECL|DSI_TCCR4_LPWR_TOCNT_Msk|macro|DSI_TCCR4_LPWR_TOCNT_Msk
DECL|DSI_TCCR4_LPWR_TOCNT_Pos|macro|DSI_TCCR4_LPWR_TOCNT_Pos
DECL|DSI_TCCR4_LPWR_TOCNT|macro|DSI_TCCR4_LPWR_TOCNT
DECL|DSI_TCCR5_BTA_TOCNT0_Msk|macro|DSI_TCCR5_BTA_TOCNT0_Msk
DECL|DSI_TCCR5_BTA_TOCNT0_Pos|macro|DSI_TCCR5_BTA_TOCNT0_Pos
DECL|DSI_TCCR5_BTA_TOCNT0|macro|DSI_TCCR5_BTA_TOCNT0
DECL|DSI_TCCR5_BTA_TOCNT10_Msk|macro|DSI_TCCR5_BTA_TOCNT10_Msk
DECL|DSI_TCCR5_BTA_TOCNT10_Pos|macro|DSI_TCCR5_BTA_TOCNT10_Pos
DECL|DSI_TCCR5_BTA_TOCNT10|macro|DSI_TCCR5_BTA_TOCNT10
DECL|DSI_TCCR5_BTA_TOCNT11_Msk|macro|DSI_TCCR5_BTA_TOCNT11_Msk
DECL|DSI_TCCR5_BTA_TOCNT11_Pos|macro|DSI_TCCR5_BTA_TOCNT11_Pos
DECL|DSI_TCCR5_BTA_TOCNT11|macro|DSI_TCCR5_BTA_TOCNT11
DECL|DSI_TCCR5_BTA_TOCNT12_Msk|macro|DSI_TCCR5_BTA_TOCNT12_Msk
DECL|DSI_TCCR5_BTA_TOCNT12_Pos|macro|DSI_TCCR5_BTA_TOCNT12_Pos
DECL|DSI_TCCR5_BTA_TOCNT12|macro|DSI_TCCR5_BTA_TOCNT12
DECL|DSI_TCCR5_BTA_TOCNT13_Msk|macro|DSI_TCCR5_BTA_TOCNT13_Msk
DECL|DSI_TCCR5_BTA_TOCNT13_Pos|macro|DSI_TCCR5_BTA_TOCNT13_Pos
DECL|DSI_TCCR5_BTA_TOCNT13|macro|DSI_TCCR5_BTA_TOCNT13
DECL|DSI_TCCR5_BTA_TOCNT14_Msk|macro|DSI_TCCR5_BTA_TOCNT14_Msk
DECL|DSI_TCCR5_BTA_TOCNT14_Pos|macro|DSI_TCCR5_BTA_TOCNT14_Pos
DECL|DSI_TCCR5_BTA_TOCNT14|macro|DSI_TCCR5_BTA_TOCNT14
DECL|DSI_TCCR5_BTA_TOCNT15_Msk|macro|DSI_TCCR5_BTA_TOCNT15_Msk
DECL|DSI_TCCR5_BTA_TOCNT15_Pos|macro|DSI_TCCR5_BTA_TOCNT15_Pos
DECL|DSI_TCCR5_BTA_TOCNT15|macro|DSI_TCCR5_BTA_TOCNT15
DECL|DSI_TCCR5_BTA_TOCNT1_Msk|macro|DSI_TCCR5_BTA_TOCNT1_Msk
DECL|DSI_TCCR5_BTA_TOCNT1_Pos|macro|DSI_TCCR5_BTA_TOCNT1_Pos
DECL|DSI_TCCR5_BTA_TOCNT1|macro|DSI_TCCR5_BTA_TOCNT1
DECL|DSI_TCCR5_BTA_TOCNT2_Msk|macro|DSI_TCCR5_BTA_TOCNT2_Msk
DECL|DSI_TCCR5_BTA_TOCNT2_Pos|macro|DSI_TCCR5_BTA_TOCNT2_Pos
DECL|DSI_TCCR5_BTA_TOCNT2|macro|DSI_TCCR5_BTA_TOCNT2
DECL|DSI_TCCR5_BTA_TOCNT3_Msk|macro|DSI_TCCR5_BTA_TOCNT3_Msk
DECL|DSI_TCCR5_BTA_TOCNT3_Pos|macro|DSI_TCCR5_BTA_TOCNT3_Pos
DECL|DSI_TCCR5_BTA_TOCNT3|macro|DSI_TCCR5_BTA_TOCNT3
DECL|DSI_TCCR5_BTA_TOCNT4_Msk|macro|DSI_TCCR5_BTA_TOCNT4_Msk
DECL|DSI_TCCR5_BTA_TOCNT4_Pos|macro|DSI_TCCR5_BTA_TOCNT4_Pos
DECL|DSI_TCCR5_BTA_TOCNT4|macro|DSI_TCCR5_BTA_TOCNT4
DECL|DSI_TCCR5_BTA_TOCNT5_Msk|macro|DSI_TCCR5_BTA_TOCNT5_Msk
DECL|DSI_TCCR5_BTA_TOCNT5_Pos|macro|DSI_TCCR5_BTA_TOCNT5_Pos
DECL|DSI_TCCR5_BTA_TOCNT5|macro|DSI_TCCR5_BTA_TOCNT5
DECL|DSI_TCCR5_BTA_TOCNT6_Msk|macro|DSI_TCCR5_BTA_TOCNT6_Msk
DECL|DSI_TCCR5_BTA_TOCNT6_Pos|macro|DSI_TCCR5_BTA_TOCNT6_Pos
DECL|DSI_TCCR5_BTA_TOCNT6|macro|DSI_TCCR5_BTA_TOCNT6
DECL|DSI_TCCR5_BTA_TOCNT7_Msk|macro|DSI_TCCR5_BTA_TOCNT7_Msk
DECL|DSI_TCCR5_BTA_TOCNT7_Pos|macro|DSI_TCCR5_BTA_TOCNT7_Pos
DECL|DSI_TCCR5_BTA_TOCNT7|macro|DSI_TCCR5_BTA_TOCNT7
DECL|DSI_TCCR5_BTA_TOCNT8_Msk|macro|DSI_TCCR5_BTA_TOCNT8_Msk
DECL|DSI_TCCR5_BTA_TOCNT8_Pos|macro|DSI_TCCR5_BTA_TOCNT8_Pos
DECL|DSI_TCCR5_BTA_TOCNT8|macro|DSI_TCCR5_BTA_TOCNT8
DECL|DSI_TCCR5_BTA_TOCNT9_Msk|macro|DSI_TCCR5_BTA_TOCNT9_Msk
DECL|DSI_TCCR5_BTA_TOCNT9_Pos|macro|DSI_TCCR5_BTA_TOCNT9_Pos
DECL|DSI_TCCR5_BTA_TOCNT9|macro|DSI_TCCR5_BTA_TOCNT9
DECL|DSI_TCCR5_BTA_TOCNT_Msk|macro|DSI_TCCR5_BTA_TOCNT_Msk
DECL|DSI_TCCR5_BTA_TOCNT_Pos|macro|DSI_TCCR5_BTA_TOCNT_Pos
DECL|DSI_TCCR5_BTA_TOCNT|macro|DSI_TCCR5_BTA_TOCNT
DECL|DSI_TDCCR_3DF0|macro|DSI_TDCCR_3DF0
DECL|DSI_TDCCR_3DF1|macro|DSI_TDCCR_3DF1
DECL|DSI_TDCCR_3DF|macro|DSI_TDCCR_3DF
DECL|DSI_TDCCR_3DM0|macro|DSI_TDCCR_3DM0
DECL|DSI_TDCCR_3DM1|macro|DSI_TDCCR_3DM1
DECL|DSI_TDCCR_3DM|macro|DSI_TDCCR_3DM
DECL|DSI_TDCCR_RF_Msk|macro|DSI_TDCCR_RF_Msk
DECL|DSI_TDCCR_RF_Pos|macro|DSI_TDCCR_RF_Pos
DECL|DSI_TDCCR_RF|macro|DSI_TDCCR_RF
DECL|DSI_TDCCR_S3DC_Msk|macro|DSI_TDCCR_S3DC_Msk
DECL|DSI_TDCCR_S3DC_Pos|macro|DSI_TDCCR_S3DC_Pos
DECL|DSI_TDCCR_S3DC|macro|DSI_TDCCR_S3DC
DECL|DSI_TDCCR_SVS_Msk|macro|DSI_TDCCR_SVS_Msk
DECL|DSI_TDCCR_SVS_Pos|macro|DSI_TDCCR_SVS_Pos
DECL|DSI_TDCCR_SVS|macro|DSI_TDCCR_SVS
DECL|DSI_TDCR_3DF0|macro|DSI_TDCR_3DF0
DECL|DSI_TDCR_3DF1|macro|DSI_TDCR_3DF1
DECL|DSI_TDCR_3DF|macro|DSI_TDCR_3DF
DECL|DSI_TDCR_3DM0|macro|DSI_TDCR_3DM0
DECL|DSI_TDCR_3DM1|macro|DSI_TDCR_3DM1
DECL|DSI_TDCR_3DM|macro|DSI_TDCR_3DM
DECL|DSI_TDCR_RF_Msk|macro|DSI_TDCR_RF_Msk
DECL|DSI_TDCR_RF_Pos|macro|DSI_TDCR_RF_Pos
DECL|DSI_TDCR_RF|macro|DSI_TDCR_RF
DECL|DSI_TDCR_S3DC_Msk|macro|DSI_TDCR_S3DC_Msk
DECL|DSI_TDCR_S3DC_Pos|macro|DSI_TDCR_S3DC_Pos
DECL|DSI_TDCR_S3DC|macro|DSI_TDCR_S3DC
DECL|DSI_TDCR_SVS_Msk|macro|DSI_TDCR_SVS_Msk
DECL|DSI_TDCR_SVS_Pos|macro|DSI_TDCR_SVS_Pos
DECL|DSI_TDCR_SVS|macro|DSI_TDCR_SVS
DECL|DSI_TypeDef|typedef|} DSI_TypeDef;
DECL|DSI_VCCCR_NUMC0_Msk|macro|DSI_VCCCR_NUMC0_Msk
DECL|DSI_VCCCR_NUMC0_Pos|macro|DSI_VCCCR_NUMC0_Pos
DECL|DSI_VCCCR_NUMC0|macro|DSI_VCCCR_NUMC0
DECL|DSI_VCCCR_NUMC10_Msk|macro|DSI_VCCCR_NUMC10_Msk
DECL|DSI_VCCCR_NUMC10_Pos|macro|DSI_VCCCR_NUMC10_Pos
DECL|DSI_VCCCR_NUMC10|macro|DSI_VCCCR_NUMC10
DECL|DSI_VCCCR_NUMC11_Msk|macro|DSI_VCCCR_NUMC11_Msk
DECL|DSI_VCCCR_NUMC11_Pos|macro|DSI_VCCCR_NUMC11_Pos
DECL|DSI_VCCCR_NUMC11|macro|DSI_VCCCR_NUMC11
DECL|DSI_VCCCR_NUMC12_Msk|macro|DSI_VCCCR_NUMC12_Msk
DECL|DSI_VCCCR_NUMC12_Pos|macro|DSI_VCCCR_NUMC12_Pos
DECL|DSI_VCCCR_NUMC12|macro|DSI_VCCCR_NUMC12
DECL|DSI_VCCCR_NUMC1_Msk|macro|DSI_VCCCR_NUMC1_Msk
DECL|DSI_VCCCR_NUMC1_Pos|macro|DSI_VCCCR_NUMC1_Pos
DECL|DSI_VCCCR_NUMC1|macro|DSI_VCCCR_NUMC1
DECL|DSI_VCCCR_NUMC2_Msk|macro|DSI_VCCCR_NUMC2_Msk
DECL|DSI_VCCCR_NUMC2_Pos|macro|DSI_VCCCR_NUMC2_Pos
DECL|DSI_VCCCR_NUMC2|macro|DSI_VCCCR_NUMC2
DECL|DSI_VCCCR_NUMC3_Msk|macro|DSI_VCCCR_NUMC3_Msk
DECL|DSI_VCCCR_NUMC3_Pos|macro|DSI_VCCCR_NUMC3_Pos
DECL|DSI_VCCCR_NUMC3|macro|DSI_VCCCR_NUMC3
DECL|DSI_VCCCR_NUMC4_Msk|macro|DSI_VCCCR_NUMC4_Msk
DECL|DSI_VCCCR_NUMC4_Pos|macro|DSI_VCCCR_NUMC4_Pos
DECL|DSI_VCCCR_NUMC4|macro|DSI_VCCCR_NUMC4
DECL|DSI_VCCCR_NUMC5_Msk|macro|DSI_VCCCR_NUMC5_Msk
DECL|DSI_VCCCR_NUMC5_Pos|macro|DSI_VCCCR_NUMC5_Pos
DECL|DSI_VCCCR_NUMC5|macro|DSI_VCCCR_NUMC5
DECL|DSI_VCCCR_NUMC6_Msk|macro|DSI_VCCCR_NUMC6_Msk
DECL|DSI_VCCCR_NUMC6_Pos|macro|DSI_VCCCR_NUMC6_Pos
DECL|DSI_VCCCR_NUMC6|macro|DSI_VCCCR_NUMC6
DECL|DSI_VCCCR_NUMC7_Msk|macro|DSI_VCCCR_NUMC7_Msk
DECL|DSI_VCCCR_NUMC7_Pos|macro|DSI_VCCCR_NUMC7_Pos
DECL|DSI_VCCCR_NUMC7|macro|DSI_VCCCR_NUMC7
DECL|DSI_VCCCR_NUMC8_Msk|macro|DSI_VCCCR_NUMC8_Msk
DECL|DSI_VCCCR_NUMC8_Pos|macro|DSI_VCCCR_NUMC8_Pos
DECL|DSI_VCCCR_NUMC8|macro|DSI_VCCCR_NUMC8
DECL|DSI_VCCCR_NUMC9_Msk|macro|DSI_VCCCR_NUMC9_Msk
DECL|DSI_VCCCR_NUMC9_Pos|macro|DSI_VCCCR_NUMC9_Pos
DECL|DSI_VCCCR_NUMC9|macro|DSI_VCCCR_NUMC9
DECL|DSI_VCCCR_NUMC_Msk|macro|DSI_VCCCR_NUMC_Msk
DECL|DSI_VCCCR_NUMC_Pos|macro|DSI_VCCCR_NUMC_Pos
DECL|DSI_VCCCR_NUMC|macro|DSI_VCCCR_NUMC
DECL|DSI_VCCR_NUMC0_Msk|macro|DSI_VCCR_NUMC0_Msk
DECL|DSI_VCCR_NUMC0_Pos|macro|DSI_VCCR_NUMC0_Pos
DECL|DSI_VCCR_NUMC0|macro|DSI_VCCR_NUMC0
DECL|DSI_VCCR_NUMC10_Msk|macro|DSI_VCCR_NUMC10_Msk
DECL|DSI_VCCR_NUMC10_Pos|macro|DSI_VCCR_NUMC10_Pos
DECL|DSI_VCCR_NUMC10|macro|DSI_VCCR_NUMC10
DECL|DSI_VCCR_NUMC11_Msk|macro|DSI_VCCR_NUMC11_Msk
DECL|DSI_VCCR_NUMC11_Pos|macro|DSI_VCCR_NUMC11_Pos
DECL|DSI_VCCR_NUMC11|macro|DSI_VCCR_NUMC11
DECL|DSI_VCCR_NUMC12_Msk|macro|DSI_VCCR_NUMC12_Msk
DECL|DSI_VCCR_NUMC12_Pos|macro|DSI_VCCR_NUMC12_Pos
DECL|DSI_VCCR_NUMC12|macro|DSI_VCCR_NUMC12
DECL|DSI_VCCR_NUMC1_Msk|macro|DSI_VCCR_NUMC1_Msk
DECL|DSI_VCCR_NUMC1_Pos|macro|DSI_VCCR_NUMC1_Pos
DECL|DSI_VCCR_NUMC1|macro|DSI_VCCR_NUMC1
DECL|DSI_VCCR_NUMC2_Msk|macro|DSI_VCCR_NUMC2_Msk
DECL|DSI_VCCR_NUMC2_Pos|macro|DSI_VCCR_NUMC2_Pos
DECL|DSI_VCCR_NUMC2|macro|DSI_VCCR_NUMC2
DECL|DSI_VCCR_NUMC3_Msk|macro|DSI_VCCR_NUMC3_Msk
DECL|DSI_VCCR_NUMC3_Pos|macro|DSI_VCCR_NUMC3_Pos
DECL|DSI_VCCR_NUMC3|macro|DSI_VCCR_NUMC3
DECL|DSI_VCCR_NUMC4_Msk|macro|DSI_VCCR_NUMC4_Msk
DECL|DSI_VCCR_NUMC4_Pos|macro|DSI_VCCR_NUMC4_Pos
DECL|DSI_VCCR_NUMC4|macro|DSI_VCCR_NUMC4
DECL|DSI_VCCR_NUMC5_Msk|macro|DSI_VCCR_NUMC5_Msk
DECL|DSI_VCCR_NUMC5_Pos|macro|DSI_VCCR_NUMC5_Pos
DECL|DSI_VCCR_NUMC5|macro|DSI_VCCR_NUMC5
DECL|DSI_VCCR_NUMC6_Msk|macro|DSI_VCCR_NUMC6_Msk
DECL|DSI_VCCR_NUMC6_Pos|macro|DSI_VCCR_NUMC6_Pos
DECL|DSI_VCCR_NUMC6|macro|DSI_VCCR_NUMC6
DECL|DSI_VCCR_NUMC7_Msk|macro|DSI_VCCR_NUMC7_Msk
DECL|DSI_VCCR_NUMC7_Pos|macro|DSI_VCCR_NUMC7_Pos
DECL|DSI_VCCR_NUMC7|macro|DSI_VCCR_NUMC7
DECL|DSI_VCCR_NUMC8_Msk|macro|DSI_VCCR_NUMC8_Msk
DECL|DSI_VCCR_NUMC8_Pos|macro|DSI_VCCR_NUMC8_Pos
DECL|DSI_VCCR_NUMC8|macro|DSI_VCCR_NUMC8
DECL|DSI_VCCR_NUMC9_Msk|macro|DSI_VCCR_NUMC9_Msk
DECL|DSI_VCCR_NUMC9_Pos|macro|DSI_VCCR_NUMC9_Pos
DECL|DSI_VCCR_NUMC9|macro|DSI_VCCR_NUMC9
DECL|DSI_VCCR_NUMC_Msk|macro|DSI_VCCR_NUMC_Msk
DECL|DSI_VCCR_NUMC_Pos|macro|DSI_VCCR_NUMC_Pos
DECL|DSI_VCCR_NUMC|macro|DSI_VCCR_NUMC
DECL|DSI_VHBPCCR_HBP0_Msk|macro|DSI_VHBPCCR_HBP0_Msk
DECL|DSI_VHBPCCR_HBP0_Pos|macro|DSI_VHBPCCR_HBP0_Pos
DECL|DSI_VHBPCCR_HBP0|macro|DSI_VHBPCCR_HBP0
DECL|DSI_VHBPCCR_HBP10_Msk|macro|DSI_VHBPCCR_HBP10_Msk
DECL|DSI_VHBPCCR_HBP10_Pos|macro|DSI_VHBPCCR_HBP10_Pos
DECL|DSI_VHBPCCR_HBP10|macro|DSI_VHBPCCR_HBP10
DECL|DSI_VHBPCCR_HBP11_Msk|macro|DSI_VHBPCCR_HBP11_Msk
DECL|DSI_VHBPCCR_HBP11_Pos|macro|DSI_VHBPCCR_HBP11_Pos
DECL|DSI_VHBPCCR_HBP11|macro|DSI_VHBPCCR_HBP11
DECL|DSI_VHBPCCR_HBP1_Msk|macro|DSI_VHBPCCR_HBP1_Msk
DECL|DSI_VHBPCCR_HBP1_Pos|macro|DSI_VHBPCCR_HBP1_Pos
DECL|DSI_VHBPCCR_HBP1|macro|DSI_VHBPCCR_HBP1
DECL|DSI_VHBPCCR_HBP2_Msk|macro|DSI_VHBPCCR_HBP2_Msk
DECL|DSI_VHBPCCR_HBP2_Pos|macro|DSI_VHBPCCR_HBP2_Pos
DECL|DSI_VHBPCCR_HBP2|macro|DSI_VHBPCCR_HBP2
DECL|DSI_VHBPCCR_HBP3_Msk|macro|DSI_VHBPCCR_HBP3_Msk
DECL|DSI_VHBPCCR_HBP3_Pos|macro|DSI_VHBPCCR_HBP3_Pos
DECL|DSI_VHBPCCR_HBP3|macro|DSI_VHBPCCR_HBP3
DECL|DSI_VHBPCCR_HBP4_Msk|macro|DSI_VHBPCCR_HBP4_Msk
DECL|DSI_VHBPCCR_HBP4_Pos|macro|DSI_VHBPCCR_HBP4_Pos
DECL|DSI_VHBPCCR_HBP4|macro|DSI_VHBPCCR_HBP4
DECL|DSI_VHBPCCR_HBP5_Msk|macro|DSI_VHBPCCR_HBP5_Msk
DECL|DSI_VHBPCCR_HBP5_Pos|macro|DSI_VHBPCCR_HBP5_Pos
DECL|DSI_VHBPCCR_HBP5|macro|DSI_VHBPCCR_HBP5
DECL|DSI_VHBPCCR_HBP6_Msk|macro|DSI_VHBPCCR_HBP6_Msk
DECL|DSI_VHBPCCR_HBP6_Pos|macro|DSI_VHBPCCR_HBP6_Pos
DECL|DSI_VHBPCCR_HBP6|macro|DSI_VHBPCCR_HBP6
DECL|DSI_VHBPCCR_HBP7_Msk|macro|DSI_VHBPCCR_HBP7_Msk
DECL|DSI_VHBPCCR_HBP7_Pos|macro|DSI_VHBPCCR_HBP7_Pos
DECL|DSI_VHBPCCR_HBP7|macro|DSI_VHBPCCR_HBP7
DECL|DSI_VHBPCCR_HBP8_Msk|macro|DSI_VHBPCCR_HBP8_Msk
DECL|DSI_VHBPCCR_HBP8_Pos|macro|DSI_VHBPCCR_HBP8_Pos
DECL|DSI_VHBPCCR_HBP8|macro|DSI_VHBPCCR_HBP8
DECL|DSI_VHBPCCR_HBP9_Msk|macro|DSI_VHBPCCR_HBP9_Msk
DECL|DSI_VHBPCCR_HBP9_Pos|macro|DSI_VHBPCCR_HBP9_Pos
DECL|DSI_VHBPCCR_HBP9|macro|DSI_VHBPCCR_HBP9
DECL|DSI_VHBPCCR_HBP_Msk|macro|DSI_VHBPCCR_HBP_Msk
DECL|DSI_VHBPCCR_HBP_Pos|macro|DSI_VHBPCCR_HBP_Pos
DECL|DSI_VHBPCCR_HBP|macro|DSI_VHBPCCR_HBP
DECL|DSI_VHBPCR_HBP0_Msk|macro|DSI_VHBPCR_HBP0_Msk
DECL|DSI_VHBPCR_HBP0_Pos|macro|DSI_VHBPCR_HBP0_Pos
DECL|DSI_VHBPCR_HBP0|macro|DSI_VHBPCR_HBP0
DECL|DSI_VHBPCR_HBP10_Msk|macro|DSI_VHBPCR_HBP10_Msk
DECL|DSI_VHBPCR_HBP10_Pos|macro|DSI_VHBPCR_HBP10_Pos
DECL|DSI_VHBPCR_HBP10|macro|DSI_VHBPCR_HBP10
DECL|DSI_VHBPCR_HBP11_Msk|macro|DSI_VHBPCR_HBP11_Msk
DECL|DSI_VHBPCR_HBP11_Pos|macro|DSI_VHBPCR_HBP11_Pos
DECL|DSI_VHBPCR_HBP11|macro|DSI_VHBPCR_HBP11
DECL|DSI_VHBPCR_HBP1_Msk|macro|DSI_VHBPCR_HBP1_Msk
DECL|DSI_VHBPCR_HBP1_Pos|macro|DSI_VHBPCR_HBP1_Pos
DECL|DSI_VHBPCR_HBP1|macro|DSI_VHBPCR_HBP1
DECL|DSI_VHBPCR_HBP2_Msk|macro|DSI_VHBPCR_HBP2_Msk
DECL|DSI_VHBPCR_HBP2_Pos|macro|DSI_VHBPCR_HBP2_Pos
DECL|DSI_VHBPCR_HBP2|macro|DSI_VHBPCR_HBP2
DECL|DSI_VHBPCR_HBP3_Msk|macro|DSI_VHBPCR_HBP3_Msk
DECL|DSI_VHBPCR_HBP3_Pos|macro|DSI_VHBPCR_HBP3_Pos
DECL|DSI_VHBPCR_HBP3|macro|DSI_VHBPCR_HBP3
DECL|DSI_VHBPCR_HBP4_Msk|macro|DSI_VHBPCR_HBP4_Msk
DECL|DSI_VHBPCR_HBP4_Pos|macro|DSI_VHBPCR_HBP4_Pos
DECL|DSI_VHBPCR_HBP4|macro|DSI_VHBPCR_HBP4
DECL|DSI_VHBPCR_HBP5_Msk|macro|DSI_VHBPCR_HBP5_Msk
DECL|DSI_VHBPCR_HBP5_Pos|macro|DSI_VHBPCR_HBP5_Pos
DECL|DSI_VHBPCR_HBP5|macro|DSI_VHBPCR_HBP5
DECL|DSI_VHBPCR_HBP6_Msk|macro|DSI_VHBPCR_HBP6_Msk
DECL|DSI_VHBPCR_HBP6_Pos|macro|DSI_VHBPCR_HBP6_Pos
DECL|DSI_VHBPCR_HBP6|macro|DSI_VHBPCR_HBP6
DECL|DSI_VHBPCR_HBP7_Msk|macro|DSI_VHBPCR_HBP7_Msk
DECL|DSI_VHBPCR_HBP7_Pos|macro|DSI_VHBPCR_HBP7_Pos
DECL|DSI_VHBPCR_HBP7|macro|DSI_VHBPCR_HBP7
DECL|DSI_VHBPCR_HBP8_Msk|macro|DSI_VHBPCR_HBP8_Msk
DECL|DSI_VHBPCR_HBP8_Pos|macro|DSI_VHBPCR_HBP8_Pos
DECL|DSI_VHBPCR_HBP8|macro|DSI_VHBPCR_HBP8
DECL|DSI_VHBPCR_HBP9_Msk|macro|DSI_VHBPCR_HBP9_Msk
DECL|DSI_VHBPCR_HBP9_Pos|macro|DSI_VHBPCR_HBP9_Pos
DECL|DSI_VHBPCR_HBP9|macro|DSI_VHBPCR_HBP9
DECL|DSI_VHBPCR_HBP_Msk|macro|DSI_VHBPCR_HBP_Msk
DECL|DSI_VHBPCR_HBP_Pos|macro|DSI_VHBPCR_HBP_Pos
DECL|DSI_VHBPCR_HBP|macro|DSI_VHBPCR_HBP
DECL|DSI_VHSACCR_HSA0_Msk|macro|DSI_VHSACCR_HSA0_Msk
DECL|DSI_VHSACCR_HSA0_Pos|macro|DSI_VHSACCR_HSA0_Pos
DECL|DSI_VHSACCR_HSA0|macro|DSI_VHSACCR_HSA0
DECL|DSI_VHSACCR_HSA10_Msk|macro|DSI_VHSACCR_HSA10_Msk
DECL|DSI_VHSACCR_HSA10_Pos|macro|DSI_VHSACCR_HSA10_Pos
DECL|DSI_VHSACCR_HSA10|macro|DSI_VHSACCR_HSA10
DECL|DSI_VHSACCR_HSA11_Msk|macro|DSI_VHSACCR_HSA11_Msk
DECL|DSI_VHSACCR_HSA11_Pos|macro|DSI_VHSACCR_HSA11_Pos
DECL|DSI_VHSACCR_HSA11|macro|DSI_VHSACCR_HSA11
DECL|DSI_VHSACCR_HSA1_Msk|macro|DSI_VHSACCR_HSA1_Msk
DECL|DSI_VHSACCR_HSA1_Pos|macro|DSI_VHSACCR_HSA1_Pos
DECL|DSI_VHSACCR_HSA1|macro|DSI_VHSACCR_HSA1
DECL|DSI_VHSACCR_HSA2_Msk|macro|DSI_VHSACCR_HSA2_Msk
DECL|DSI_VHSACCR_HSA2_Pos|macro|DSI_VHSACCR_HSA2_Pos
DECL|DSI_VHSACCR_HSA2|macro|DSI_VHSACCR_HSA2
DECL|DSI_VHSACCR_HSA3_Msk|macro|DSI_VHSACCR_HSA3_Msk
DECL|DSI_VHSACCR_HSA3_Pos|macro|DSI_VHSACCR_HSA3_Pos
DECL|DSI_VHSACCR_HSA3|macro|DSI_VHSACCR_HSA3
DECL|DSI_VHSACCR_HSA4_Msk|macro|DSI_VHSACCR_HSA4_Msk
DECL|DSI_VHSACCR_HSA4_Pos|macro|DSI_VHSACCR_HSA4_Pos
DECL|DSI_VHSACCR_HSA4|macro|DSI_VHSACCR_HSA4
DECL|DSI_VHSACCR_HSA5_Msk|macro|DSI_VHSACCR_HSA5_Msk
DECL|DSI_VHSACCR_HSA5_Pos|macro|DSI_VHSACCR_HSA5_Pos
DECL|DSI_VHSACCR_HSA5|macro|DSI_VHSACCR_HSA5
DECL|DSI_VHSACCR_HSA6_Msk|macro|DSI_VHSACCR_HSA6_Msk
DECL|DSI_VHSACCR_HSA6_Pos|macro|DSI_VHSACCR_HSA6_Pos
DECL|DSI_VHSACCR_HSA6|macro|DSI_VHSACCR_HSA6
DECL|DSI_VHSACCR_HSA7_Msk|macro|DSI_VHSACCR_HSA7_Msk
DECL|DSI_VHSACCR_HSA7_Pos|macro|DSI_VHSACCR_HSA7_Pos
DECL|DSI_VHSACCR_HSA7|macro|DSI_VHSACCR_HSA7
DECL|DSI_VHSACCR_HSA8_Msk|macro|DSI_VHSACCR_HSA8_Msk
DECL|DSI_VHSACCR_HSA8_Pos|macro|DSI_VHSACCR_HSA8_Pos
DECL|DSI_VHSACCR_HSA8|macro|DSI_VHSACCR_HSA8
DECL|DSI_VHSACCR_HSA9_Msk|macro|DSI_VHSACCR_HSA9_Msk
DECL|DSI_VHSACCR_HSA9_Pos|macro|DSI_VHSACCR_HSA9_Pos
DECL|DSI_VHSACCR_HSA9|macro|DSI_VHSACCR_HSA9
DECL|DSI_VHSACCR_HSA_Msk|macro|DSI_VHSACCR_HSA_Msk
DECL|DSI_VHSACCR_HSA_Pos|macro|DSI_VHSACCR_HSA_Pos
DECL|DSI_VHSACCR_HSA|macro|DSI_VHSACCR_HSA
DECL|DSI_VHSACR_HSA0_Msk|macro|DSI_VHSACR_HSA0_Msk
DECL|DSI_VHSACR_HSA0_Pos|macro|DSI_VHSACR_HSA0_Pos
DECL|DSI_VHSACR_HSA0|macro|DSI_VHSACR_HSA0
DECL|DSI_VHSACR_HSA10_Msk|macro|DSI_VHSACR_HSA10_Msk
DECL|DSI_VHSACR_HSA10_Pos|macro|DSI_VHSACR_HSA10_Pos
DECL|DSI_VHSACR_HSA10|macro|DSI_VHSACR_HSA10
DECL|DSI_VHSACR_HSA11_Msk|macro|DSI_VHSACR_HSA11_Msk
DECL|DSI_VHSACR_HSA11_Pos|macro|DSI_VHSACR_HSA11_Pos
DECL|DSI_VHSACR_HSA11|macro|DSI_VHSACR_HSA11
DECL|DSI_VHSACR_HSA1_Msk|macro|DSI_VHSACR_HSA1_Msk
DECL|DSI_VHSACR_HSA1_Pos|macro|DSI_VHSACR_HSA1_Pos
DECL|DSI_VHSACR_HSA1|macro|DSI_VHSACR_HSA1
DECL|DSI_VHSACR_HSA2_Msk|macro|DSI_VHSACR_HSA2_Msk
DECL|DSI_VHSACR_HSA2_Pos|macro|DSI_VHSACR_HSA2_Pos
DECL|DSI_VHSACR_HSA2|macro|DSI_VHSACR_HSA2
DECL|DSI_VHSACR_HSA3_Msk|macro|DSI_VHSACR_HSA3_Msk
DECL|DSI_VHSACR_HSA3_Pos|macro|DSI_VHSACR_HSA3_Pos
DECL|DSI_VHSACR_HSA3|macro|DSI_VHSACR_HSA3
DECL|DSI_VHSACR_HSA4_Msk|macro|DSI_VHSACR_HSA4_Msk
DECL|DSI_VHSACR_HSA4_Pos|macro|DSI_VHSACR_HSA4_Pos
DECL|DSI_VHSACR_HSA4|macro|DSI_VHSACR_HSA4
DECL|DSI_VHSACR_HSA5_Msk|macro|DSI_VHSACR_HSA5_Msk
DECL|DSI_VHSACR_HSA5_Pos|macro|DSI_VHSACR_HSA5_Pos
DECL|DSI_VHSACR_HSA5|macro|DSI_VHSACR_HSA5
DECL|DSI_VHSACR_HSA6_Msk|macro|DSI_VHSACR_HSA6_Msk
DECL|DSI_VHSACR_HSA6_Pos|macro|DSI_VHSACR_HSA6_Pos
DECL|DSI_VHSACR_HSA6|macro|DSI_VHSACR_HSA6
DECL|DSI_VHSACR_HSA7_Msk|macro|DSI_VHSACR_HSA7_Msk
DECL|DSI_VHSACR_HSA7_Pos|macro|DSI_VHSACR_HSA7_Pos
DECL|DSI_VHSACR_HSA7|macro|DSI_VHSACR_HSA7
DECL|DSI_VHSACR_HSA8_Msk|macro|DSI_VHSACR_HSA8_Msk
DECL|DSI_VHSACR_HSA8_Pos|macro|DSI_VHSACR_HSA8_Pos
DECL|DSI_VHSACR_HSA8|macro|DSI_VHSACR_HSA8
DECL|DSI_VHSACR_HSA9_Msk|macro|DSI_VHSACR_HSA9_Msk
DECL|DSI_VHSACR_HSA9_Pos|macro|DSI_VHSACR_HSA9_Pos
DECL|DSI_VHSACR_HSA9|macro|DSI_VHSACR_HSA9
DECL|DSI_VHSACR_HSA_Msk|macro|DSI_VHSACR_HSA_Msk
DECL|DSI_VHSACR_HSA_Pos|macro|DSI_VHSACR_HSA_Pos
DECL|DSI_VHSACR_HSA|macro|DSI_VHSACR_HSA
DECL|DSI_VLCCR_HLINE0_Msk|macro|DSI_VLCCR_HLINE0_Msk
DECL|DSI_VLCCR_HLINE0_Pos|macro|DSI_VLCCR_HLINE0_Pos
DECL|DSI_VLCCR_HLINE0|macro|DSI_VLCCR_HLINE0
DECL|DSI_VLCCR_HLINE10_Msk|macro|DSI_VLCCR_HLINE10_Msk
DECL|DSI_VLCCR_HLINE10_Pos|macro|DSI_VLCCR_HLINE10_Pos
DECL|DSI_VLCCR_HLINE10|macro|DSI_VLCCR_HLINE10
DECL|DSI_VLCCR_HLINE11_Msk|macro|DSI_VLCCR_HLINE11_Msk
DECL|DSI_VLCCR_HLINE11_Pos|macro|DSI_VLCCR_HLINE11_Pos
DECL|DSI_VLCCR_HLINE11|macro|DSI_VLCCR_HLINE11
DECL|DSI_VLCCR_HLINE12_Msk|macro|DSI_VLCCR_HLINE12_Msk
DECL|DSI_VLCCR_HLINE12_Pos|macro|DSI_VLCCR_HLINE12_Pos
DECL|DSI_VLCCR_HLINE12|macro|DSI_VLCCR_HLINE12
DECL|DSI_VLCCR_HLINE13_Msk|macro|DSI_VLCCR_HLINE13_Msk
DECL|DSI_VLCCR_HLINE13_Pos|macro|DSI_VLCCR_HLINE13_Pos
DECL|DSI_VLCCR_HLINE13|macro|DSI_VLCCR_HLINE13
DECL|DSI_VLCCR_HLINE14_Msk|macro|DSI_VLCCR_HLINE14_Msk
DECL|DSI_VLCCR_HLINE14_Pos|macro|DSI_VLCCR_HLINE14_Pos
DECL|DSI_VLCCR_HLINE14|macro|DSI_VLCCR_HLINE14
DECL|DSI_VLCCR_HLINE1_Msk|macro|DSI_VLCCR_HLINE1_Msk
DECL|DSI_VLCCR_HLINE1_Pos|macro|DSI_VLCCR_HLINE1_Pos
DECL|DSI_VLCCR_HLINE1|macro|DSI_VLCCR_HLINE1
DECL|DSI_VLCCR_HLINE2_Msk|macro|DSI_VLCCR_HLINE2_Msk
DECL|DSI_VLCCR_HLINE2_Pos|macro|DSI_VLCCR_HLINE2_Pos
DECL|DSI_VLCCR_HLINE2|macro|DSI_VLCCR_HLINE2
DECL|DSI_VLCCR_HLINE3_Msk|macro|DSI_VLCCR_HLINE3_Msk
DECL|DSI_VLCCR_HLINE3_Pos|macro|DSI_VLCCR_HLINE3_Pos
DECL|DSI_VLCCR_HLINE3|macro|DSI_VLCCR_HLINE3
DECL|DSI_VLCCR_HLINE4_Msk|macro|DSI_VLCCR_HLINE4_Msk
DECL|DSI_VLCCR_HLINE4_Pos|macro|DSI_VLCCR_HLINE4_Pos
DECL|DSI_VLCCR_HLINE4|macro|DSI_VLCCR_HLINE4
DECL|DSI_VLCCR_HLINE5_Msk|macro|DSI_VLCCR_HLINE5_Msk
DECL|DSI_VLCCR_HLINE5_Pos|macro|DSI_VLCCR_HLINE5_Pos
DECL|DSI_VLCCR_HLINE5|macro|DSI_VLCCR_HLINE5
DECL|DSI_VLCCR_HLINE6_Msk|macro|DSI_VLCCR_HLINE6_Msk
DECL|DSI_VLCCR_HLINE6_Pos|macro|DSI_VLCCR_HLINE6_Pos
DECL|DSI_VLCCR_HLINE6|macro|DSI_VLCCR_HLINE6
DECL|DSI_VLCCR_HLINE7_Msk|macro|DSI_VLCCR_HLINE7_Msk
DECL|DSI_VLCCR_HLINE7_Pos|macro|DSI_VLCCR_HLINE7_Pos
DECL|DSI_VLCCR_HLINE7|macro|DSI_VLCCR_HLINE7
DECL|DSI_VLCCR_HLINE8_Msk|macro|DSI_VLCCR_HLINE8_Msk
DECL|DSI_VLCCR_HLINE8_Pos|macro|DSI_VLCCR_HLINE8_Pos
DECL|DSI_VLCCR_HLINE8|macro|DSI_VLCCR_HLINE8
DECL|DSI_VLCCR_HLINE9_Msk|macro|DSI_VLCCR_HLINE9_Msk
DECL|DSI_VLCCR_HLINE9_Pos|macro|DSI_VLCCR_HLINE9_Pos
DECL|DSI_VLCCR_HLINE9|macro|DSI_VLCCR_HLINE9
DECL|DSI_VLCCR_HLINE_Msk|macro|DSI_VLCCR_HLINE_Msk
DECL|DSI_VLCCR_HLINE_Pos|macro|DSI_VLCCR_HLINE_Pos
DECL|DSI_VLCCR_HLINE|macro|DSI_VLCCR_HLINE
DECL|DSI_VLCR_HLINE0_Msk|macro|DSI_VLCR_HLINE0_Msk
DECL|DSI_VLCR_HLINE0_Pos|macro|DSI_VLCR_HLINE0_Pos
DECL|DSI_VLCR_HLINE0|macro|DSI_VLCR_HLINE0
DECL|DSI_VLCR_HLINE10_Msk|macro|DSI_VLCR_HLINE10_Msk
DECL|DSI_VLCR_HLINE10_Pos|macro|DSI_VLCR_HLINE10_Pos
DECL|DSI_VLCR_HLINE10|macro|DSI_VLCR_HLINE10
DECL|DSI_VLCR_HLINE11_Msk|macro|DSI_VLCR_HLINE11_Msk
DECL|DSI_VLCR_HLINE11_Pos|macro|DSI_VLCR_HLINE11_Pos
DECL|DSI_VLCR_HLINE11|macro|DSI_VLCR_HLINE11
DECL|DSI_VLCR_HLINE12_Msk|macro|DSI_VLCR_HLINE12_Msk
DECL|DSI_VLCR_HLINE12_Pos|macro|DSI_VLCR_HLINE12_Pos
DECL|DSI_VLCR_HLINE12|macro|DSI_VLCR_HLINE12
DECL|DSI_VLCR_HLINE13_Msk|macro|DSI_VLCR_HLINE13_Msk
DECL|DSI_VLCR_HLINE13_Pos|macro|DSI_VLCR_HLINE13_Pos
DECL|DSI_VLCR_HLINE13|macro|DSI_VLCR_HLINE13
DECL|DSI_VLCR_HLINE14_Msk|macro|DSI_VLCR_HLINE14_Msk
DECL|DSI_VLCR_HLINE14_Pos|macro|DSI_VLCR_HLINE14_Pos
DECL|DSI_VLCR_HLINE14|macro|DSI_VLCR_HLINE14
DECL|DSI_VLCR_HLINE1_Msk|macro|DSI_VLCR_HLINE1_Msk
DECL|DSI_VLCR_HLINE1_Pos|macro|DSI_VLCR_HLINE1_Pos
DECL|DSI_VLCR_HLINE1|macro|DSI_VLCR_HLINE1
DECL|DSI_VLCR_HLINE2_Msk|macro|DSI_VLCR_HLINE2_Msk
DECL|DSI_VLCR_HLINE2_Pos|macro|DSI_VLCR_HLINE2_Pos
DECL|DSI_VLCR_HLINE2|macro|DSI_VLCR_HLINE2
DECL|DSI_VLCR_HLINE3_Msk|macro|DSI_VLCR_HLINE3_Msk
DECL|DSI_VLCR_HLINE3_Pos|macro|DSI_VLCR_HLINE3_Pos
DECL|DSI_VLCR_HLINE3|macro|DSI_VLCR_HLINE3
DECL|DSI_VLCR_HLINE4_Msk|macro|DSI_VLCR_HLINE4_Msk
DECL|DSI_VLCR_HLINE4_Pos|macro|DSI_VLCR_HLINE4_Pos
DECL|DSI_VLCR_HLINE4|macro|DSI_VLCR_HLINE4
DECL|DSI_VLCR_HLINE5_Msk|macro|DSI_VLCR_HLINE5_Msk
DECL|DSI_VLCR_HLINE5_Pos|macro|DSI_VLCR_HLINE5_Pos
DECL|DSI_VLCR_HLINE5|macro|DSI_VLCR_HLINE5
DECL|DSI_VLCR_HLINE6_Msk|macro|DSI_VLCR_HLINE6_Msk
DECL|DSI_VLCR_HLINE6_Pos|macro|DSI_VLCR_HLINE6_Pos
DECL|DSI_VLCR_HLINE6|macro|DSI_VLCR_HLINE6
DECL|DSI_VLCR_HLINE7_Msk|macro|DSI_VLCR_HLINE7_Msk
DECL|DSI_VLCR_HLINE7_Pos|macro|DSI_VLCR_HLINE7_Pos
DECL|DSI_VLCR_HLINE7|macro|DSI_VLCR_HLINE7
DECL|DSI_VLCR_HLINE8_Msk|macro|DSI_VLCR_HLINE8_Msk
DECL|DSI_VLCR_HLINE8_Pos|macro|DSI_VLCR_HLINE8_Pos
DECL|DSI_VLCR_HLINE8|macro|DSI_VLCR_HLINE8
DECL|DSI_VLCR_HLINE9_Msk|macro|DSI_VLCR_HLINE9_Msk
DECL|DSI_VLCR_HLINE9_Pos|macro|DSI_VLCR_HLINE9_Pos
DECL|DSI_VLCR_HLINE9|macro|DSI_VLCR_HLINE9
DECL|DSI_VLCR_HLINE_Msk|macro|DSI_VLCR_HLINE_Msk
DECL|DSI_VLCR_HLINE_Pos|macro|DSI_VLCR_HLINE_Pos
DECL|DSI_VLCR_HLINE|macro|DSI_VLCR_HLINE
DECL|DSI_VMCCR_FBTAAE_Msk|macro|DSI_VMCCR_FBTAAE_Msk
DECL|DSI_VMCCR_FBTAAE_Pos|macro|DSI_VMCCR_FBTAAE_Pos
DECL|DSI_VMCCR_FBTAAE|macro|DSI_VMCCR_FBTAAE
DECL|DSI_VMCCR_LPCE_Msk|macro|DSI_VMCCR_LPCE_Msk
DECL|DSI_VMCCR_LPCE_Pos|macro|DSI_VMCCR_LPCE_Pos
DECL|DSI_VMCCR_LPCE|macro|DSI_VMCCR_LPCE
DECL|DSI_VMCCR_LPHBPE_Msk|macro|DSI_VMCCR_LPHBPE_Msk
DECL|DSI_VMCCR_LPHBPE_Pos|macro|DSI_VMCCR_LPHBPE_Pos
DECL|DSI_VMCCR_LPHBPE|macro|DSI_VMCCR_LPHBPE
DECL|DSI_VMCCR_LPHFE_Msk|macro|DSI_VMCCR_LPHFE_Msk
DECL|DSI_VMCCR_LPHFE_Pos|macro|DSI_VMCCR_LPHFE_Pos
DECL|DSI_VMCCR_LPHFE|macro|DSI_VMCCR_LPHFE
DECL|DSI_VMCCR_LPVAE_Msk|macro|DSI_VMCCR_LPVAE_Msk
DECL|DSI_VMCCR_LPVAE_Pos|macro|DSI_VMCCR_LPVAE_Pos
DECL|DSI_VMCCR_LPVAE|macro|DSI_VMCCR_LPVAE
DECL|DSI_VMCCR_LPVBPE_Msk|macro|DSI_VMCCR_LPVBPE_Msk
DECL|DSI_VMCCR_LPVBPE_Pos|macro|DSI_VMCCR_LPVBPE_Pos
DECL|DSI_VMCCR_LPVBPE|macro|DSI_VMCCR_LPVBPE
DECL|DSI_VMCCR_LPVFPE_Msk|macro|DSI_VMCCR_LPVFPE_Msk
DECL|DSI_VMCCR_LPVFPE_Pos|macro|DSI_VMCCR_LPVFPE_Pos
DECL|DSI_VMCCR_LPVFPE|macro|DSI_VMCCR_LPVFPE
DECL|DSI_VMCCR_LPVSAE_Msk|macro|DSI_VMCCR_LPVSAE_Msk
DECL|DSI_VMCCR_LPVSAE_Pos|macro|DSI_VMCCR_LPVSAE_Pos
DECL|DSI_VMCCR_LPVSAE|macro|DSI_VMCCR_LPVSAE
DECL|DSI_VMCCR_VMT0_Msk|macro|DSI_VMCCR_VMT0_Msk
DECL|DSI_VMCCR_VMT0_Pos|macro|DSI_VMCCR_VMT0_Pos
DECL|DSI_VMCCR_VMT0|macro|DSI_VMCCR_VMT0
DECL|DSI_VMCCR_VMT1_Msk|macro|DSI_VMCCR_VMT1_Msk
DECL|DSI_VMCCR_VMT1_Pos|macro|DSI_VMCCR_VMT1_Pos
DECL|DSI_VMCCR_VMT1|macro|DSI_VMCCR_VMT1
DECL|DSI_VMCCR_VMT_Msk|macro|DSI_VMCCR_VMT_Msk
DECL|DSI_VMCCR_VMT_Pos|macro|DSI_VMCCR_VMT_Pos
DECL|DSI_VMCCR_VMT|macro|DSI_VMCCR_VMT
DECL|DSI_VMCR_FBTAAE_Msk|macro|DSI_VMCR_FBTAAE_Msk
DECL|DSI_VMCR_FBTAAE_Pos|macro|DSI_VMCR_FBTAAE_Pos
DECL|DSI_VMCR_FBTAAE|macro|DSI_VMCR_FBTAAE
DECL|DSI_VMCR_LPCE_Msk|macro|DSI_VMCR_LPCE_Msk
DECL|DSI_VMCR_LPCE_Pos|macro|DSI_VMCR_LPCE_Pos
DECL|DSI_VMCR_LPCE|macro|DSI_VMCR_LPCE
DECL|DSI_VMCR_LPHBPE_Msk|macro|DSI_VMCR_LPHBPE_Msk
DECL|DSI_VMCR_LPHBPE_Pos|macro|DSI_VMCR_LPHBPE_Pos
DECL|DSI_VMCR_LPHBPE|macro|DSI_VMCR_LPHBPE
DECL|DSI_VMCR_LPHFPE_Msk|macro|DSI_VMCR_LPHFPE_Msk
DECL|DSI_VMCR_LPHFPE_Pos|macro|DSI_VMCR_LPHFPE_Pos
DECL|DSI_VMCR_LPHFPE|macro|DSI_VMCR_LPHFPE
DECL|DSI_VMCR_LPVAE_Msk|macro|DSI_VMCR_LPVAE_Msk
DECL|DSI_VMCR_LPVAE_Pos|macro|DSI_VMCR_LPVAE_Pos
DECL|DSI_VMCR_LPVAE|macro|DSI_VMCR_LPVAE
DECL|DSI_VMCR_LPVBPE_Msk|macro|DSI_VMCR_LPVBPE_Msk
DECL|DSI_VMCR_LPVBPE_Pos|macro|DSI_VMCR_LPVBPE_Pos
DECL|DSI_VMCR_LPVBPE|macro|DSI_VMCR_LPVBPE
DECL|DSI_VMCR_LPVFPE_Msk|macro|DSI_VMCR_LPVFPE_Msk
DECL|DSI_VMCR_LPVFPE_Pos|macro|DSI_VMCR_LPVFPE_Pos
DECL|DSI_VMCR_LPVFPE|macro|DSI_VMCR_LPVFPE
DECL|DSI_VMCR_LPVSAE_Msk|macro|DSI_VMCR_LPVSAE_Msk
DECL|DSI_VMCR_LPVSAE_Pos|macro|DSI_VMCR_LPVSAE_Pos
DECL|DSI_VMCR_LPVSAE|macro|DSI_VMCR_LPVSAE
DECL|DSI_VMCR_PGE_Msk|macro|DSI_VMCR_PGE_Msk
DECL|DSI_VMCR_PGE_Pos|macro|DSI_VMCR_PGE_Pos
DECL|DSI_VMCR_PGE|macro|DSI_VMCR_PGE
DECL|DSI_VMCR_PGM_Msk|macro|DSI_VMCR_PGM_Msk
DECL|DSI_VMCR_PGM_Pos|macro|DSI_VMCR_PGM_Pos
DECL|DSI_VMCR_PGM|macro|DSI_VMCR_PGM
DECL|DSI_VMCR_PGO_Msk|macro|DSI_VMCR_PGO_Msk
DECL|DSI_VMCR_PGO_Pos|macro|DSI_VMCR_PGO_Pos
DECL|DSI_VMCR_PGO|macro|DSI_VMCR_PGO
DECL|DSI_VMCR_VMT0_Msk|macro|DSI_VMCR_VMT0_Msk
DECL|DSI_VMCR_VMT0_Pos|macro|DSI_VMCR_VMT0_Pos
DECL|DSI_VMCR_VMT0|macro|DSI_VMCR_VMT0
DECL|DSI_VMCR_VMT1_Msk|macro|DSI_VMCR_VMT1_Msk
DECL|DSI_VMCR_VMT1_Pos|macro|DSI_VMCR_VMT1_Pos
DECL|DSI_VMCR_VMT1|macro|DSI_VMCR_VMT1
DECL|DSI_VMCR_VMT_Msk|macro|DSI_VMCR_VMT_Msk
DECL|DSI_VMCR_VMT_Pos|macro|DSI_VMCR_VMT_Pos
DECL|DSI_VMCR_VMT|macro|DSI_VMCR_VMT
DECL|DSI_VNPCCR_NPSIZE0_Msk|macro|DSI_VNPCCR_NPSIZE0_Msk
DECL|DSI_VNPCCR_NPSIZE0_Pos|macro|DSI_VNPCCR_NPSIZE0_Pos
DECL|DSI_VNPCCR_NPSIZE0|macro|DSI_VNPCCR_NPSIZE0
DECL|DSI_VNPCCR_NPSIZE10_Msk|macro|DSI_VNPCCR_NPSIZE10_Msk
DECL|DSI_VNPCCR_NPSIZE10_Pos|macro|DSI_VNPCCR_NPSIZE10_Pos
DECL|DSI_VNPCCR_NPSIZE10|macro|DSI_VNPCCR_NPSIZE10
DECL|DSI_VNPCCR_NPSIZE11_Msk|macro|DSI_VNPCCR_NPSIZE11_Msk
DECL|DSI_VNPCCR_NPSIZE11_Pos|macro|DSI_VNPCCR_NPSIZE11_Pos
DECL|DSI_VNPCCR_NPSIZE11|macro|DSI_VNPCCR_NPSIZE11
DECL|DSI_VNPCCR_NPSIZE12_Msk|macro|DSI_VNPCCR_NPSIZE12_Msk
DECL|DSI_VNPCCR_NPSIZE12_Pos|macro|DSI_VNPCCR_NPSIZE12_Pos
DECL|DSI_VNPCCR_NPSIZE12|macro|DSI_VNPCCR_NPSIZE12
DECL|DSI_VNPCCR_NPSIZE1_Msk|macro|DSI_VNPCCR_NPSIZE1_Msk
DECL|DSI_VNPCCR_NPSIZE1_Pos|macro|DSI_VNPCCR_NPSIZE1_Pos
DECL|DSI_VNPCCR_NPSIZE1|macro|DSI_VNPCCR_NPSIZE1
DECL|DSI_VNPCCR_NPSIZE2_Msk|macro|DSI_VNPCCR_NPSIZE2_Msk
DECL|DSI_VNPCCR_NPSIZE2_Pos|macro|DSI_VNPCCR_NPSIZE2_Pos
DECL|DSI_VNPCCR_NPSIZE2|macro|DSI_VNPCCR_NPSIZE2
DECL|DSI_VNPCCR_NPSIZE3_Msk|macro|DSI_VNPCCR_NPSIZE3_Msk
DECL|DSI_VNPCCR_NPSIZE3_Pos|macro|DSI_VNPCCR_NPSIZE3_Pos
DECL|DSI_VNPCCR_NPSIZE3|macro|DSI_VNPCCR_NPSIZE3
DECL|DSI_VNPCCR_NPSIZE4_Msk|macro|DSI_VNPCCR_NPSIZE4_Msk
DECL|DSI_VNPCCR_NPSIZE4_Pos|macro|DSI_VNPCCR_NPSIZE4_Pos
DECL|DSI_VNPCCR_NPSIZE4|macro|DSI_VNPCCR_NPSIZE4
DECL|DSI_VNPCCR_NPSIZE5_Msk|macro|DSI_VNPCCR_NPSIZE5_Msk
DECL|DSI_VNPCCR_NPSIZE5_Pos|macro|DSI_VNPCCR_NPSIZE5_Pos
DECL|DSI_VNPCCR_NPSIZE5|macro|DSI_VNPCCR_NPSIZE5
DECL|DSI_VNPCCR_NPSIZE6_Msk|macro|DSI_VNPCCR_NPSIZE6_Msk
DECL|DSI_VNPCCR_NPSIZE6_Pos|macro|DSI_VNPCCR_NPSIZE6_Pos
DECL|DSI_VNPCCR_NPSIZE6|macro|DSI_VNPCCR_NPSIZE6
DECL|DSI_VNPCCR_NPSIZE7_Msk|macro|DSI_VNPCCR_NPSIZE7_Msk
DECL|DSI_VNPCCR_NPSIZE7_Pos|macro|DSI_VNPCCR_NPSIZE7_Pos
DECL|DSI_VNPCCR_NPSIZE7|macro|DSI_VNPCCR_NPSIZE7
DECL|DSI_VNPCCR_NPSIZE8_Msk|macro|DSI_VNPCCR_NPSIZE8_Msk
DECL|DSI_VNPCCR_NPSIZE8_Pos|macro|DSI_VNPCCR_NPSIZE8_Pos
DECL|DSI_VNPCCR_NPSIZE8|macro|DSI_VNPCCR_NPSIZE8
DECL|DSI_VNPCCR_NPSIZE9_Msk|macro|DSI_VNPCCR_NPSIZE9_Msk
DECL|DSI_VNPCCR_NPSIZE9_Pos|macro|DSI_VNPCCR_NPSIZE9_Pos
DECL|DSI_VNPCCR_NPSIZE9|macro|DSI_VNPCCR_NPSIZE9
DECL|DSI_VNPCCR_NPSIZE_Msk|macro|DSI_VNPCCR_NPSIZE_Msk
DECL|DSI_VNPCCR_NPSIZE_Pos|macro|DSI_VNPCCR_NPSIZE_Pos
DECL|DSI_VNPCCR_NPSIZE|macro|DSI_VNPCCR_NPSIZE
DECL|DSI_VNPCR_NPSIZE0_Msk|macro|DSI_VNPCR_NPSIZE0_Msk
DECL|DSI_VNPCR_NPSIZE0_Pos|macro|DSI_VNPCR_NPSIZE0_Pos
DECL|DSI_VNPCR_NPSIZE0|macro|DSI_VNPCR_NPSIZE0
DECL|DSI_VNPCR_NPSIZE10_Msk|macro|DSI_VNPCR_NPSIZE10_Msk
DECL|DSI_VNPCR_NPSIZE10_Pos|macro|DSI_VNPCR_NPSIZE10_Pos
DECL|DSI_VNPCR_NPSIZE10|macro|DSI_VNPCR_NPSIZE10
DECL|DSI_VNPCR_NPSIZE11_Msk|macro|DSI_VNPCR_NPSIZE11_Msk
DECL|DSI_VNPCR_NPSIZE11_Pos|macro|DSI_VNPCR_NPSIZE11_Pos
DECL|DSI_VNPCR_NPSIZE11|macro|DSI_VNPCR_NPSIZE11
DECL|DSI_VNPCR_NPSIZE12_Msk|macro|DSI_VNPCR_NPSIZE12_Msk
DECL|DSI_VNPCR_NPSIZE12_Pos|macro|DSI_VNPCR_NPSIZE12_Pos
DECL|DSI_VNPCR_NPSIZE12|macro|DSI_VNPCR_NPSIZE12
DECL|DSI_VNPCR_NPSIZE1_Msk|macro|DSI_VNPCR_NPSIZE1_Msk
DECL|DSI_VNPCR_NPSIZE1_Pos|macro|DSI_VNPCR_NPSIZE1_Pos
DECL|DSI_VNPCR_NPSIZE1|macro|DSI_VNPCR_NPSIZE1
DECL|DSI_VNPCR_NPSIZE2_Msk|macro|DSI_VNPCR_NPSIZE2_Msk
DECL|DSI_VNPCR_NPSIZE2_Pos|macro|DSI_VNPCR_NPSIZE2_Pos
DECL|DSI_VNPCR_NPSIZE2|macro|DSI_VNPCR_NPSIZE2
DECL|DSI_VNPCR_NPSIZE3_Msk|macro|DSI_VNPCR_NPSIZE3_Msk
DECL|DSI_VNPCR_NPSIZE3_Pos|macro|DSI_VNPCR_NPSIZE3_Pos
DECL|DSI_VNPCR_NPSIZE3|macro|DSI_VNPCR_NPSIZE3
DECL|DSI_VNPCR_NPSIZE4_Msk|macro|DSI_VNPCR_NPSIZE4_Msk
DECL|DSI_VNPCR_NPSIZE4_Pos|macro|DSI_VNPCR_NPSIZE4_Pos
DECL|DSI_VNPCR_NPSIZE4|macro|DSI_VNPCR_NPSIZE4
DECL|DSI_VNPCR_NPSIZE5_Msk|macro|DSI_VNPCR_NPSIZE5_Msk
DECL|DSI_VNPCR_NPSIZE5_Pos|macro|DSI_VNPCR_NPSIZE5_Pos
DECL|DSI_VNPCR_NPSIZE5|macro|DSI_VNPCR_NPSIZE5
DECL|DSI_VNPCR_NPSIZE6_Msk|macro|DSI_VNPCR_NPSIZE6_Msk
DECL|DSI_VNPCR_NPSIZE6_Pos|macro|DSI_VNPCR_NPSIZE6_Pos
DECL|DSI_VNPCR_NPSIZE6|macro|DSI_VNPCR_NPSIZE6
DECL|DSI_VNPCR_NPSIZE7_Msk|macro|DSI_VNPCR_NPSIZE7_Msk
DECL|DSI_VNPCR_NPSIZE7_Pos|macro|DSI_VNPCR_NPSIZE7_Pos
DECL|DSI_VNPCR_NPSIZE7|macro|DSI_VNPCR_NPSIZE7
DECL|DSI_VNPCR_NPSIZE8_Msk|macro|DSI_VNPCR_NPSIZE8_Msk
DECL|DSI_VNPCR_NPSIZE8_Pos|macro|DSI_VNPCR_NPSIZE8_Pos
DECL|DSI_VNPCR_NPSIZE8|macro|DSI_VNPCR_NPSIZE8
DECL|DSI_VNPCR_NPSIZE9_Msk|macro|DSI_VNPCR_NPSIZE9_Msk
DECL|DSI_VNPCR_NPSIZE9_Pos|macro|DSI_VNPCR_NPSIZE9_Pos
DECL|DSI_VNPCR_NPSIZE9|macro|DSI_VNPCR_NPSIZE9
DECL|DSI_VNPCR_NPSIZE_Msk|macro|DSI_VNPCR_NPSIZE_Msk
DECL|DSI_VNPCR_NPSIZE_Pos|macro|DSI_VNPCR_NPSIZE_Pos
DECL|DSI_VNPCR_NPSIZE|macro|DSI_VNPCR_NPSIZE
DECL|DSI_VPCCR_VPSIZE0_Msk|macro|DSI_VPCCR_VPSIZE0_Msk
DECL|DSI_VPCCR_VPSIZE0_Pos|macro|DSI_VPCCR_VPSIZE0_Pos
DECL|DSI_VPCCR_VPSIZE0|macro|DSI_VPCCR_VPSIZE0
DECL|DSI_VPCCR_VPSIZE10_Msk|macro|DSI_VPCCR_VPSIZE10_Msk
DECL|DSI_VPCCR_VPSIZE10_Pos|macro|DSI_VPCCR_VPSIZE10_Pos
DECL|DSI_VPCCR_VPSIZE10|macro|DSI_VPCCR_VPSIZE10
DECL|DSI_VPCCR_VPSIZE11_Msk|macro|DSI_VPCCR_VPSIZE11_Msk
DECL|DSI_VPCCR_VPSIZE11_Pos|macro|DSI_VPCCR_VPSIZE11_Pos
DECL|DSI_VPCCR_VPSIZE11|macro|DSI_VPCCR_VPSIZE11
DECL|DSI_VPCCR_VPSIZE12_Msk|macro|DSI_VPCCR_VPSIZE12_Msk
DECL|DSI_VPCCR_VPSIZE12_Pos|macro|DSI_VPCCR_VPSIZE12_Pos
DECL|DSI_VPCCR_VPSIZE12|macro|DSI_VPCCR_VPSIZE12
DECL|DSI_VPCCR_VPSIZE13_Msk|macro|DSI_VPCCR_VPSIZE13_Msk
DECL|DSI_VPCCR_VPSIZE13_Pos|macro|DSI_VPCCR_VPSIZE13_Pos
DECL|DSI_VPCCR_VPSIZE13|macro|DSI_VPCCR_VPSIZE13
DECL|DSI_VPCCR_VPSIZE1_Msk|macro|DSI_VPCCR_VPSIZE1_Msk
DECL|DSI_VPCCR_VPSIZE1_Pos|macro|DSI_VPCCR_VPSIZE1_Pos
DECL|DSI_VPCCR_VPSIZE1|macro|DSI_VPCCR_VPSIZE1
DECL|DSI_VPCCR_VPSIZE2_Msk|macro|DSI_VPCCR_VPSIZE2_Msk
DECL|DSI_VPCCR_VPSIZE2_Pos|macro|DSI_VPCCR_VPSIZE2_Pos
DECL|DSI_VPCCR_VPSIZE2|macro|DSI_VPCCR_VPSIZE2
DECL|DSI_VPCCR_VPSIZE3_Msk|macro|DSI_VPCCR_VPSIZE3_Msk
DECL|DSI_VPCCR_VPSIZE3_Pos|macro|DSI_VPCCR_VPSIZE3_Pos
DECL|DSI_VPCCR_VPSIZE3|macro|DSI_VPCCR_VPSIZE3
DECL|DSI_VPCCR_VPSIZE4_Msk|macro|DSI_VPCCR_VPSIZE4_Msk
DECL|DSI_VPCCR_VPSIZE4_Pos|macro|DSI_VPCCR_VPSIZE4_Pos
DECL|DSI_VPCCR_VPSIZE4|macro|DSI_VPCCR_VPSIZE4
DECL|DSI_VPCCR_VPSIZE5_Msk|macro|DSI_VPCCR_VPSIZE5_Msk
DECL|DSI_VPCCR_VPSIZE5_Pos|macro|DSI_VPCCR_VPSIZE5_Pos
DECL|DSI_VPCCR_VPSIZE5|macro|DSI_VPCCR_VPSIZE5
DECL|DSI_VPCCR_VPSIZE6_Msk|macro|DSI_VPCCR_VPSIZE6_Msk
DECL|DSI_VPCCR_VPSIZE6_Pos|macro|DSI_VPCCR_VPSIZE6_Pos
DECL|DSI_VPCCR_VPSIZE6|macro|DSI_VPCCR_VPSIZE6
DECL|DSI_VPCCR_VPSIZE7_Msk|macro|DSI_VPCCR_VPSIZE7_Msk
DECL|DSI_VPCCR_VPSIZE7_Pos|macro|DSI_VPCCR_VPSIZE7_Pos
DECL|DSI_VPCCR_VPSIZE7|macro|DSI_VPCCR_VPSIZE7
DECL|DSI_VPCCR_VPSIZE8_Msk|macro|DSI_VPCCR_VPSIZE8_Msk
DECL|DSI_VPCCR_VPSIZE8_Pos|macro|DSI_VPCCR_VPSIZE8_Pos
DECL|DSI_VPCCR_VPSIZE8|macro|DSI_VPCCR_VPSIZE8
DECL|DSI_VPCCR_VPSIZE9_Msk|macro|DSI_VPCCR_VPSIZE9_Msk
DECL|DSI_VPCCR_VPSIZE9_Pos|macro|DSI_VPCCR_VPSIZE9_Pos
DECL|DSI_VPCCR_VPSIZE9|macro|DSI_VPCCR_VPSIZE9
DECL|DSI_VPCCR_VPSIZE_Msk|macro|DSI_VPCCR_VPSIZE_Msk
DECL|DSI_VPCCR_VPSIZE_Pos|macro|DSI_VPCCR_VPSIZE_Pos
DECL|DSI_VPCCR_VPSIZE|macro|DSI_VPCCR_VPSIZE
DECL|DSI_VPCR_VPSIZE0_Msk|macro|DSI_VPCR_VPSIZE0_Msk
DECL|DSI_VPCR_VPSIZE0_Pos|macro|DSI_VPCR_VPSIZE0_Pos
DECL|DSI_VPCR_VPSIZE0|macro|DSI_VPCR_VPSIZE0
DECL|DSI_VPCR_VPSIZE10_Msk|macro|DSI_VPCR_VPSIZE10_Msk
DECL|DSI_VPCR_VPSIZE10_Pos|macro|DSI_VPCR_VPSIZE10_Pos
DECL|DSI_VPCR_VPSIZE10|macro|DSI_VPCR_VPSIZE10
DECL|DSI_VPCR_VPSIZE11_Msk|macro|DSI_VPCR_VPSIZE11_Msk
DECL|DSI_VPCR_VPSIZE11_Pos|macro|DSI_VPCR_VPSIZE11_Pos
DECL|DSI_VPCR_VPSIZE11|macro|DSI_VPCR_VPSIZE11
DECL|DSI_VPCR_VPSIZE12_Msk|macro|DSI_VPCR_VPSIZE12_Msk
DECL|DSI_VPCR_VPSIZE12_Pos|macro|DSI_VPCR_VPSIZE12_Pos
DECL|DSI_VPCR_VPSIZE12|macro|DSI_VPCR_VPSIZE12
DECL|DSI_VPCR_VPSIZE13_Msk|macro|DSI_VPCR_VPSIZE13_Msk
DECL|DSI_VPCR_VPSIZE13_Pos|macro|DSI_VPCR_VPSIZE13_Pos
DECL|DSI_VPCR_VPSIZE13|macro|DSI_VPCR_VPSIZE13
DECL|DSI_VPCR_VPSIZE1_Msk|macro|DSI_VPCR_VPSIZE1_Msk
DECL|DSI_VPCR_VPSIZE1_Pos|macro|DSI_VPCR_VPSIZE1_Pos
DECL|DSI_VPCR_VPSIZE1|macro|DSI_VPCR_VPSIZE1
DECL|DSI_VPCR_VPSIZE2_Msk|macro|DSI_VPCR_VPSIZE2_Msk
DECL|DSI_VPCR_VPSIZE2_Pos|macro|DSI_VPCR_VPSIZE2_Pos
DECL|DSI_VPCR_VPSIZE2|macro|DSI_VPCR_VPSIZE2
DECL|DSI_VPCR_VPSIZE3_Msk|macro|DSI_VPCR_VPSIZE3_Msk
DECL|DSI_VPCR_VPSIZE3_Pos|macro|DSI_VPCR_VPSIZE3_Pos
DECL|DSI_VPCR_VPSIZE3|macro|DSI_VPCR_VPSIZE3
DECL|DSI_VPCR_VPSIZE4_Msk|macro|DSI_VPCR_VPSIZE4_Msk
DECL|DSI_VPCR_VPSIZE4_Pos|macro|DSI_VPCR_VPSIZE4_Pos
DECL|DSI_VPCR_VPSIZE4|macro|DSI_VPCR_VPSIZE4
DECL|DSI_VPCR_VPSIZE5_Msk|macro|DSI_VPCR_VPSIZE5_Msk
DECL|DSI_VPCR_VPSIZE5_Pos|macro|DSI_VPCR_VPSIZE5_Pos
DECL|DSI_VPCR_VPSIZE5|macro|DSI_VPCR_VPSIZE5
DECL|DSI_VPCR_VPSIZE6_Msk|macro|DSI_VPCR_VPSIZE6_Msk
DECL|DSI_VPCR_VPSIZE6_Pos|macro|DSI_VPCR_VPSIZE6_Pos
DECL|DSI_VPCR_VPSIZE6|macro|DSI_VPCR_VPSIZE6
DECL|DSI_VPCR_VPSIZE7_Msk|macro|DSI_VPCR_VPSIZE7_Msk
DECL|DSI_VPCR_VPSIZE7_Pos|macro|DSI_VPCR_VPSIZE7_Pos
DECL|DSI_VPCR_VPSIZE7|macro|DSI_VPCR_VPSIZE7
DECL|DSI_VPCR_VPSIZE8_Msk|macro|DSI_VPCR_VPSIZE8_Msk
DECL|DSI_VPCR_VPSIZE8_Pos|macro|DSI_VPCR_VPSIZE8_Pos
DECL|DSI_VPCR_VPSIZE8|macro|DSI_VPCR_VPSIZE8
DECL|DSI_VPCR_VPSIZE9_Msk|macro|DSI_VPCR_VPSIZE9_Msk
DECL|DSI_VPCR_VPSIZE9_Pos|macro|DSI_VPCR_VPSIZE9_Pos
DECL|DSI_VPCR_VPSIZE9|macro|DSI_VPCR_VPSIZE9
DECL|DSI_VPCR_VPSIZE_Msk|macro|DSI_VPCR_VPSIZE_Msk
DECL|DSI_VPCR_VPSIZE_Pos|macro|DSI_VPCR_VPSIZE_Pos
DECL|DSI_VPCR_VPSIZE|macro|DSI_VPCR_VPSIZE
DECL|DSI_VR_Msk|macro|DSI_VR_Msk
DECL|DSI_VR_Pos|macro|DSI_VR_Pos
DECL|DSI_VR|macro|DSI_VR
DECL|DSI_VSCR_EN_Msk|macro|DSI_VSCR_EN_Msk
DECL|DSI_VSCR_EN_Pos|macro|DSI_VSCR_EN_Pos
DECL|DSI_VSCR_EN|macro|DSI_VSCR_EN
DECL|DSI_VSCR_UR_Msk|macro|DSI_VSCR_UR_Msk
DECL|DSI_VSCR_UR_Pos|macro|DSI_VSCR_UR_Pos
DECL|DSI_VSCR_UR|macro|DSI_VSCR_UR
DECL|DSI_VVACCR_VA0_Msk|macro|DSI_VVACCR_VA0_Msk
DECL|DSI_VVACCR_VA0_Pos|macro|DSI_VVACCR_VA0_Pos
DECL|DSI_VVACCR_VA0|macro|DSI_VVACCR_VA0
DECL|DSI_VVACCR_VA10_Msk|macro|DSI_VVACCR_VA10_Msk
DECL|DSI_VVACCR_VA10_Pos|macro|DSI_VVACCR_VA10_Pos
DECL|DSI_VVACCR_VA10|macro|DSI_VVACCR_VA10
DECL|DSI_VVACCR_VA11_Msk|macro|DSI_VVACCR_VA11_Msk
DECL|DSI_VVACCR_VA11_Pos|macro|DSI_VVACCR_VA11_Pos
DECL|DSI_VVACCR_VA11|macro|DSI_VVACCR_VA11
DECL|DSI_VVACCR_VA12_Msk|macro|DSI_VVACCR_VA12_Msk
DECL|DSI_VVACCR_VA12_Pos|macro|DSI_VVACCR_VA12_Pos
DECL|DSI_VVACCR_VA12|macro|DSI_VVACCR_VA12
DECL|DSI_VVACCR_VA13_Msk|macro|DSI_VVACCR_VA13_Msk
DECL|DSI_VVACCR_VA13_Pos|macro|DSI_VVACCR_VA13_Pos
DECL|DSI_VVACCR_VA13|macro|DSI_VVACCR_VA13
DECL|DSI_VVACCR_VA1_Msk|macro|DSI_VVACCR_VA1_Msk
DECL|DSI_VVACCR_VA1_Pos|macro|DSI_VVACCR_VA1_Pos
DECL|DSI_VVACCR_VA1|macro|DSI_VVACCR_VA1
DECL|DSI_VVACCR_VA2_Msk|macro|DSI_VVACCR_VA2_Msk
DECL|DSI_VVACCR_VA2_Pos|macro|DSI_VVACCR_VA2_Pos
DECL|DSI_VVACCR_VA2|macro|DSI_VVACCR_VA2
DECL|DSI_VVACCR_VA3_Msk|macro|DSI_VVACCR_VA3_Msk
DECL|DSI_VVACCR_VA3_Pos|macro|DSI_VVACCR_VA3_Pos
DECL|DSI_VVACCR_VA3|macro|DSI_VVACCR_VA3
DECL|DSI_VVACCR_VA4_Msk|macro|DSI_VVACCR_VA4_Msk
DECL|DSI_VVACCR_VA4_Pos|macro|DSI_VVACCR_VA4_Pos
DECL|DSI_VVACCR_VA4|macro|DSI_VVACCR_VA4
DECL|DSI_VVACCR_VA5_Msk|macro|DSI_VVACCR_VA5_Msk
DECL|DSI_VVACCR_VA5_Pos|macro|DSI_VVACCR_VA5_Pos
DECL|DSI_VVACCR_VA5|macro|DSI_VVACCR_VA5
DECL|DSI_VVACCR_VA6_Msk|macro|DSI_VVACCR_VA6_Msk
DECL|DSI_VVACCR_VA6_Pos|macro|DSI_VVACCR_VA6_Pos
DECL|DSI_VVACCR_VA6|macro|DSI_VVACCR_VA6
DECL|DSI_VVACCR_VA7_Msk|macro|DSI_VVACCR_VA7_Msk
DECL|DSI_VVACCR_VA7_Pos|macro|DSI_VVACCR_VA7_Pos
DECL|DSI_VVACCR_VA7|macro|DSI_VVACCR_VA7
DECL|DSI_VVACCR_VA8_Msk|macro|DSI_VVACCR_VA8_Msk
DECL|DSI_VVACCR_VA8_Pos|macro|DSI_VVACCR_VA8_Pos
DECL|DSI_VVACCR_VA8|macro|DSI_VVACCR_VA8
DECL|DSI_VVACCR_VA9_Msk|macro|DSI_VVACCR_VA9_Msk
DECL|DSI_VVACCR_VA9_Pos|macro|DSI_VVACCR_VA9_Pos
DECL|DSI_VVACCR_VA9|macro|DSI_VVACCR_VA9
DECL|DSI_VVACCR_VA_Msk|macro|DSI_VVACCR_VA_Msk
DECL|DSI_VVACCR_VA_Pos|macro|DSI_VVACCR_VA_Pos
DECL|DSI_VVACCR_VA|macro|DSI_VVACCR_VA
DECL|DSI_VVACR_VA0_Msk|macro|DSI_VVACR_VA0_Msk
DECL|DSI_VVACR_VA0_Pos|macro|DSI_VVACR_VA0_Pos
DECL|DSI_VVACR_VA0|macro|DSI_VVACR_VA0
DECL|DSI_VVACR_VA10_Msk|macro|DSI_VVACR_VA10_Msk
DECL|DSI_VVACR_VA10_Pos|macro|DSI_VVACR_VA10_Pos
DECL|DSI_VVACR_VA10|macro|DSI_VVACR_VA10
DECL|DSI_VVACR_VA11_Msk|macro|DSI_VVACR_VA11_Msk
DECL|DSI_VVACR_VA11_Pos|macro|DSI_VVACR_VA11_Pos
DECL|DSI_VVACR_VA11|macro|DSI_VVACR_VA11
DECL|DSI_VVACR_VA12_Msk|macro|DSI_VVACR_VA12_Msk
DECL|DSI_VVACR_VA12_Pos|macro|DSI_VVACR_VA12_Pos
DECL|DSI_VVACR_VA12|macro|DSI_VVACR_VA12
DECL|DSI_VVACR_VA13_Msk|macro|DSI_VVACR_VA13_Msk
DECL|DSI_VVACR_VA13_Pos|macro|DSI_VVACR_VA13_Pos
DECL|DSI_VVACR_VA13|macro|DSI_VVACR_VA13
DECL|DSI_VVACR_VA1_Msk|macro|DSI_VVACR_VA1_Msk
DECL|DSI_VVACR_VA1_Pos|macro|DSI_VVACR_VA1_Pos
DECL|DSI_VVACR_VA1|macro|DSI_VVACR_VA1
DECL|DSI_VVACR_VA2_Msk|macro|DSI_VVACR_VA2_Msk
DECL|DSI_VVACR_VA2_Pos|macro|DSI_VVACR_VA2_Pos
DECL|DSI_VVACR_VA2|macro|DSI_VVACR_VA2
DECL|DSI_VVACR_VA3_Msk|macro|DSI_VVACR_VA3_Msk
DECL|DSI_VVACR_VA3_Pos|macro|DSI_VVACR_VA3_Pos
DECL|DSI_VVACR_VA3|macro|DSI_VVACR_VA3
DECL|DSI_VVACR_VA4_Msk|macro|DSI_VVACR_VA4_Msk
DECL|DSI_VVACR_VA4_Pos|macro|DSI_VVACR_VA4_Pos
DECL|DSI_VVACR_VA4|macro|DSI_VVACR_VA4
DECL|DSI_VVACR_VA5_Msk|macro|DSI_VVACR_VA5_Msk
DECL|DSI_VVACR_VA5_Pos|macro|DSI_VVACR_VA5_Pos
DECL|DSI_VVACR_VA5|macro|DSI_VVACR_VA5
DECL|DSI_VVACR_VA6_Msk|macro|DSI_VVACR_VA6_Msk
DECL|DSI_VVACR_VA6_Pos|macro|DSI_VVACR_VA6_Pos
DECL|DSI_VVACR_VA6|macro|DSI_VVACR_VA6
DECL|DSI_VVACR_VA7_Msk|macro|DSI_VVACR_VA7_Msk
DECL|DSI_VVACR_VA7_Pos|macro|DSI_VVACR_VA7_Pos
DECL|DSI_VVACR_VA7|macro|DSI_VVACR_VA7
DECL|DSI_VVACR_VA8_Msk|macro|DSI_VVACR_VA8_Msk
DECL|DSI_VVACR_VA8_Pos|macro|DSI_VVACR_VA8_Pos
DECL|DSI_VVACR_VA8|macro|DSI_VVACR_VA8
DECL|DSI_VVACR_VA9_Msk|macro|DSI_VVACR_VA9_Msk
DECL|DSI_VVACR_VA9_Pos|macro|DSI_VVACR_VA9_Pos
DECL|DSI_VVACR_VA9|macro|DSI_VVACR_VA9
DECL|DSI_VVACR_VA_Msk|macro|DSI_VVACR_VA_Msk
DECL|DSI_VVACR_VA_Pos|macro|DSI_VVACR_VA_Pos
DECL|DSI_VVACR_VA|macro|DSI_VVACR_VA
DECL|DSI_VVBPCCR_VBP0_Msk|macro|DSI_VVBPCCR_VBP0_Msk
DECL|DSI_VVBPCCR_VBP0_Pos|macro|DSI_VVBPCCR_VBP0_Pos
DECL|DSI_VVBPCCR_VBP0|macro|DSI_VVBPCCR_VBP0
DECL|DSI_VVBPCCR_VBP1_Msk|macro|DSI_VVBPCCR_VBP1_Msk
DECL|DSI_VVBPCCR_VBP1_Pos|macro|DSI_VVBPCCR_VBP1_Pos
DECL|DSI_VVBPCCR_VBP1|macro|DSI_VVBPCCR_VBP1
DECL|DSI_VVBPCCR_VBP2_Msk|macro|DSI_VVBPCCR_VBP2_Msk
DECL|DSI_VVBPCCR_VBP2_Pos|macro|DSI_VVBPCCR_VBP2_Pos
DECL|DSI_VVBPCCR_VBP2|macro|DSI_VVBPCCR_VBP2
DECL|DSI_VVBPCCR_VBP3_Msk|macro|DSI_VVBPCCR_VBP3_Msk
DECL|DSI_VVBPCCR_VBP3_Pos|macro|DSI_VVBPCCR_VBP3_Pos
DECL|DSI_VVBPCCR_VBP3|macro|DSI_VVBPCCR_VBP3
DECL|DSI_VVBPCCR_VBP4_Msk|macro|DSI_VVBPCCR_VBP4_Msk
DECL|DSI_VVBPCCR_VBP4_Pos|macro|DSI_VVBPCCR_VBP4_Pos
DECL|DSI_VVBPCCR_VBP4|macro|DSI_VVBPCCR_VBP4
DECL|DSI_VVBPCCR_VBP5_Msk|macro|DSI_VVBPCCR_VBP5_Msk
DECL|DSI_VVBPCCR_VBP5_Pos|macro|DSI_VVBPCCR_VBP5_Pos
DECL|DSI_VVBPCCR_VBP5|macro|DSI_VVBPCCR_VBP5
DECL|DSI_VVBPCCR_VBP6_Msk|macro|DSI_VVBPCCR_VBP6_Msk
DECL|DSI_VVBPCCR_VBP6_Pos|macro|DSI_VVBPCCR_VBP6_Pos
DECL|DSI_VVBPCCR_VBP6|macro|DSI_VVBPCCR_VBP6
DECL|DSI_VVBPCCR_VBP7_Msk|macro|DSI_VVBPCCR_VBP7_Msk
DECL|DSI_VVBPCCR_VBP7_Pos|macro|DSI_VVBPCCR_VBP7_Pos
DECL|DSI_VVBPCCR_VBP7|macro|DSI_VVBPCCR_VBP7
DECL|DSI_VVBPCCR_VBP8_Msk|macro|DSI_VVBPCCR_VBP8_Msk
DECL|DSI_VVBPCCR_VBP8_Pos|macro|DSI_VVBPCCR_VBP8_Pos
DECL|DSI_VVBPCCR_VBP8|macro|DSI_VVBPCCR_VBP8
DECL|DSI_VVBPCCR_VBP9_Msk|macro|DSI_VVBPCCR_VBP9_Msk
DECL|DSI_VVBPCCR_VBP9_Pos|macro|DSI_VVBPCCR_VBP9_Pos
DECL|DSI_VVBPCCR_VBP9|macro|DSI_VVBPCCR_VBP9
DECL|DSI_VVBPCCR_VBP_Msk|macro|DSI_VVBPCCR_VBP_Msk
DECL|DSI_VVBPCCR_VBP_Pos|macro|DSI_VVBPCCR_VBP_Pos
DECL|DSI_VVBPCCR_VBP|macro|DSI_VVBPCCR_VBP
DECL|DSI_VVBPCR_VBP0_Msk|macro|DSI_VVBPCR_VBP0_Msk
DECL|DSI_VVBPCR_VBP0_Pos|macro|DSI_VVBPCR_VBP0_Pos
DECL|DSI_VVBPCR_VBP0|macro|DSI_VVBPCR_VBP0
DECL|DSI_VVBPCR_VBP1_Msk|macro|DSI_VVBPCR_VBP1_Msk
DECL|DSI_VVBPCR_VBP1_Pos|macro|DSI_VVBPCR_VBP1_Pos
DECL|DSI_VVBPCR_VBP1|macro|DSI_VVBPCR_VBP1
DECL|DSI_VVBPCR_VBP2_Msk|macro|DSI_VVBPCR_VBP2_Msk
DECL|DSI_VVBPCR_VBP2_Pos|macro|DSI_VVBPCR_VBP2_Pos
DECL|DSI_VVBPCR_VBP2|macro|DSI_VVBPCR_VBP2
DECL|DSI_VVBPCR_VBP3_Msk|macro|DSI_VVBPCR_VBP3_Msk
DECL|DSI_VVBPCR_VBP3_Pos|macro|DSI_VVBPCR_VBP3_Pos
DECL|DSI_VVBPCR_VBP3|macro|DSI_VVBPCR_VBP3
DECL|DSI_VVBPCR_VBP4_Msk|macro|DSI_VVBPCR_VBP4_Msk
DECL|DSI_VVBPCR_VBP4_Pos|macro|DSI_VVBPCR_VBP4_Pos
DECL|DSI_VVBPCR_VBP4|macro|DSI_VVBPCR_VBP4
DECL|DSI_VVBPCR_VBP5_Msk|macro|DSI_VVBPCR_VBP5_Msk
DECL|DSI_VVBPCR_VBP5_Pos|macro|DSI_VVBPCR_VBP5_Pos
DECL|DSI_VVBPCR_VBP5|macro|DSI_VVBPCR_VBP5
DECL|DSI_VVBPCR_VBP6_Msk|macro|DSI_VVBPCR_VBP6_Msk
DECL|DSI_VVBPCR_VBP6_Pos|macro|DSI_VVBPCR_VBP6_Pos
DECL|DSI_VVBPCR_VBP6|macro|DSI_VVBPCR_VBP6
DECL|DSI_VVBPCR_VBP7_Msk|macro|DSI_VVBPCR_VBP7_Msk
DECL|DSI_VVBPCR_VBP7_Pos|macro|DSI_VVBPCR_VBP7_Pos
DECL|DSI_VVBPCR_VBP7|macro|DSI_VVBPCR_VBP7
DECL|DSI_VVBPCR_VBP8_Msk|macro|DSI_VVBPCR_VBP8_Msk
DECL|DSI_VVBPCR_VBP8_Pos|macro|DSI_VVBPCR_VBP8_Pos
DECL|DSI_VVBPCR_VBP8|macro|DSI_VVBPCR_VBP8
DECL|DSI_VVBPCR_VBP9_Msk|macro|DSI_VVBPCR_VBP9_Msk
DECL|DSI_VVBPCR_VBP9_Pos|macro|DSI_VVBPCR_VBP9_Pos
DECL|DSI_VVBPCR_VBP9|macro|DSI_VVBPCR_VBP9
DECL|DSI_VVBPCR_VBP_Msk|macro|DSI_VVBPCR_VBP_Msk
DECL|DSI_VVBPCR_VBP_Pos|macro|DSI_VVBPCR_VBP_Pos
DECL|DSI_VVBPCR_VBP|macro|DSI_VVBPCR_VBP
DECL|DSI_VVFPCCR_VFP0_Msk|macro|DSI_VVFPCCR_VFP0_Msk
DECL|DSI_VVFPCCR_VFP0_Pos|macro|DSI_VVFPCCR_VFP0_Pos
DECL|DSI_VVFPCCR_VFP0|macro|DSI_VVFPCCR_VFP0
DECL|DSI_VVFPCCR_VFP1_Msk|macro|DSI_VVFPCCR_VFP1_Msk
DECL|DSI_VVFPCCR_VFP1_Pos|macro|DSI_VVFPCCR_VFP1_Pos
DECL|DSI_VVFPCCR_VFP1|macro|DSI_VVFPCCR_VFP1
DECL|DSI_VVFPCCR_VFP2_Msk|macro|DSI_VVFPCCR_VFP2_Msk
DECL|DSI_VVFPCCR_VFP2_Pos|macro|DSI_VVFPCCR_VFP2_Pos
DECL|DSI_VVFPCCR_VFP2|macro|DSI_VVFPCCR_VFP2
DECL|DSI_VVFPCCR_VFP3_Msk|macro|DSI_VVFPCCR_VFP3_Msk
DECL|DSI_VVFPCCR_VFP3_Pos|macro|DSI_VVFPCCR_VFP3_Pos
DECL|DSI_VVFPCCR_VFP3|macro|DSI_VVFPCCR_VFP3
DECL|DSI_VVFPCCR_VFP4_Msk|macro|DSI_VVFPCCR_VFP4_Msk
DECL|DSI_VVFPCCR_VFP4_Pos|macro|DSI_VVFPCCR_VFP4_Pos
DECL|DSI_VVFPCCR_VFP4|macro|DSI_VVFPCCR_VFP4
DECL|DSI_VVFPCCR_VFP5_Msk|macro|DSI_VVFPCCR_VFP5_Msk
DECL|DSI_VVFPCCR_VFP5_Pos|macro|DSI_VVFPCCR_VFP5_Pos
DECL|DSI_VVFPCCR_VFP5|macro|DSI_VVFPCCR_VFP5
DECL|DSI_VVFPCCR_VFP6_Msk|macro|DSI_VVFPCCR_VFP6_Msk
DECL|DSI_VVFPCCR_VFP6_Pos|macro|DSI_VVFPCCR_VFP6_Pos
DECL|DSI_VVFPCCR_VFP6|macro|DSI_VVFPCCR_VFP6
DECL|DSI_VVFPCCR_VFP7_Msk|macro|DSI_VVFPCCR_VFP7_Msk
DECL|DSI_VVFPCCR_VFP7_Pos|macro|DSI_VVFPCCR_VFP7_Pos
DECL|DSI_VVFPCCR_VFP7|macro|DSI_VVFPCCR_VFP7
DECL|DSI_VVFPCCR_VFP8_Msk|macro|DSI_VVFPCCR_VFP8_Msk
DECL|DSI_VVFPCCR_VFP8_Pos|macro|DSI_VVFPCCR_VFP8_Pos
DECL|DSI_VVFPCCR_VFP8|macro|DSI_VVFPCCR_VFP8
DECL|DSI_VVFPCCR_VFP9_Msk|macro|DSI_VVFPCCR_VFP9_Msk
DECL|DSI_VVFPCCR_VFP9_Pos|macro|DSI_VVFPCCR_VFP9_Pos
DECL|DSI_VVFPCCR_VFP9|macro|DSI_VVFPCCR_VFP9
DECL|DSI_VVFPCCR_VFP_Msk|macro|DSI_VVFPCCR_VFP_Msk
DECL|DSI_VVFPCCR_VFP_Pos|macro|DSI_VVFPCCR_VFP_Pos
DECL|DSI_VVFPCCR_VFP|macro|DSI_VVFPCCR_VFP
DECL|DSI_VVFPCR_VFP0_Msk|macro|DSI_VVFPCR_VFP0_Msk
DECL|DSI_VVFPCR_VFP0_Pos|macro|DSI_VVFPCR_VFP0_Pos
DECL|DSI_VVFPCR_VFP0|macro|DSI_VVFPCR_VFP0
DECL|DSI_VVFPCR_VFP1_Msk|macro|DSI_VVFPCR_VFP1_Msk
DECL|DSI_VVFPCR_VFP1_Pos|macro|DSI_VVFPCR_VFP1_Pos
DECL|DSI_VVFPCR_VFP1|macro|DSI_VVFPCR_VFP1
DECL|DSI_VVFPCR_VFP2_Msk|macro|DSI_VVFPCR_VFP2_Msk
DECL|DSI_VVFPCR_VFP2_Pos|macro|DSI_VVFPCR_VFP2_Pos
DECL|DSI_VVFPCR_VFP2|macro|DSI_VVFPCR_VFP2
DECL|DSI_VVFPCR_VFP3_Msk|macro|DSI_VVFPCR_VFP3_Msk
DECL|DSI_VVFPCR_VFP3_Pos|macro|DSI_VVFPCR_VFP3_Pos
DECL|DSI_VVFPCR_VFP3|macro|DSI_VVFPCR_VFP3
DECL|DSI_VVFPCR_VFP4_Msk|macro|DSI_VVFPCR_VFP4_Msk
DECL|DSI_VVFPCR_VFP4_Pos|macro|DSI_VVFPCR_VFP4_Pos
DECL|DSI_VVFPCR_VFP4|macro|DSI_VVFPCR_VFP4
DECL|DSI_VVFPCR_VFP5_Msk|macro|DSI_VVFPCR_VFP5_Msk
DECL|DSI_VVFPCR_VFP5_Pos|macro|DSI_VVFPCR_VFP5_Pos
DECL|DSI_VVFPCR_VFP5|macro|DSI_VVFPCR_VFP5
DECL|DSI_VVFPCR_VFP6_Msk|macro|DSI_VVFPCR_VFP6_Msk
DECL|DSI_VVFPCR_VFP6_Pos|macro|DSI_VVFPCR_VFP6_Pos
DECL|DSI_VVFPCR_VFP6|macro|DSI_VVFPCR_VFP6
DECL|DSI_VVFPCR_VFP7_Msk|macro|DSI_VVFPCR_VFP7_Msk
DECL|DSI_VVFPCR_VFP7_Pos|macro|DSI_VVFPCR_VFP7_Pos
DECL|DSI_VVFPCR_VFP7|macro|DSI_VVFPCR_VFP7
DECL|DSI_VVFPCR_VFP8_Msk|macro|DSI_VVFPCR_VFP8_Msk
DECL|DSI_VVFPCR_VFP8_Pos|macro|DSI_VVFPCR_VFP8_Pos
DECL|DSI_VVFPCR_VFP8|macro|DSI_VVFPCR_VFP8
DECL|DSI_VVFPCR_VFP9_Msk|macro|DSI_VVFPCR_VFP9_Msk
DECL|DSI_VVFPCR_VFP9_Pos|macro|DSI_VVFPCR_VFP9_Pos
DECL|DSI_VVFPCR_VFP9|macro|DSI_VVFPCR_VFP9
DECL|DSI_VVFPCR_VFP_Msk|macro|DSI_VVFPCR_VFP_Msk
DECL|DSI_VVFPCR_VFP_Pos|macro|DSI_VVFPCR_VFP_Pos
DECL|DSI_VVFPCR_VFP|macro|DSI_VVFPCR_VFP
DECL|DSI_VVSACCR_VSA0_Msk|macro|DSI_VVSACCR_VSA0_Msk
DECL|DSI_VVSACCR_VSA0_Pos|macro|DSI_VVSACCR_VSA0_Pos
DECL|DSI_VVSACCR_VSA0|macro|DSI_VVSACCR_VSA0
DECL|DSI_VVSACCR_VSA1_Msk|macro|DSI_VVSACCR_VSA1_Msk
DECL|DSI_VVSACCR_VSA1_Pos|macro|DSI_VVSACCR_VSA1_Pos
DECL|DSI_VVSACCR_VSA1|macro|DSI_VVSACCR_VSA1
DECL|DSI_VVSACCR_VSA2_Msk|macro|DSI_VVSACCR_VSA2_Msk
DECL|DSI_VVSACCR_VSA2_Pos|macro|DSI_VVSACCR_VSA2_Pos
DECL|DSI_VVSACCR_VSA2|macro|DSI_VVSACCR_VSA2
DECL|DSI_VVSACCR_VSA3_Msk|macro|DSI_VVSACCR_VSA3_Msk
DECL|DSI_VVSACCR_VSA3_Pos|macro|DSI_VVSACCR_VSA3_Pos
DECL|DSI_VVSACCR_VSA3|macro|DSI_VVSACCR_VSA3
DECL|DSI_VVSACCR_VSA4_Msk|macro|DSI_VVSACCR_VSA4_Msk
DECL|DSI_VVSACCR_VSA4_Pos|macro|DSI_VVSACCR_VSA4_Pos
DECL|DSI_VVSACCR_VSA4|macro|DSI_VVSACCR_VSA4
DECL|DSI_VVSACCR_VSA5_Msk|macro|DSI_VVSACCR_VSA5_Msk
DECL|DSI_VVSACCR_VSA5_Pos|macro|DSI_VVSACCR_VSA5_Pos
DECL|DSI_VVSACCR_VSA5|macro|DSI_VVSACCR_VSA5
DECL|DSI_VVSACCR_VSA6_Msk|macro|DSI_VVSACCR_VSA6_Msk
DECL|DSI_VVSACCR_VSA6_Pos|macro|DSI_VVSACCR_VSA6_Pos
DECL|DSI_VVSACCR_VSA6|macro|DSI_VVSACCR_VSA6
DECL|DSI_VVSACCR_VSA7_Msk|macro|DSI_VVSACCR_VSA7_Msk
DECL|DSI_VVSACCR_VSA7_Pos|macro|DSI_VVSACCR_VSA7_Pos
DECL|DSI_VVSACCR_VSA7|macro|DSI_VVSACCR_VSA7
DECL|DSI_VVSACCR_VSA8_Msk|macro|DSI_VVSACCR_VSA8_Msk
DECL|DSI_VVSACCR_VSA8_Pos|macro|DSI_VVSACCR_VSA8_Pos
DECL|DSI_VVSACCR_VSA8|macro|DSI_VVSACCR_VSA8
DECL|DSI_VVSACCR_VSA9_Msk|macro|DSI_VVSACCR_VSA9_Msk
DECL|DSI_VVSACCR_VSA9_Pos|macro|DSI_VVSACCR_VSA9_Pos
DECL|DSI_VVSACCR_VSA9|macro|DSI_VVSACCR_VSA9
DECL|DSI_VVSACCR_VSA_Msk|macro|DSI_VVSACCR_VSA_Msk
DECL|DSI_VVSACCR_VSA_Pos|macro|DSI_VVSACCR_VSA_Pos
DECL|DSI_VVSACCR_VSA|macro|DSI_VVSACCR_VSA
DECL|DSI_VVSACR_VSA0_Msk|macro|DSI_VVSACR_VSA0_Msk
DECL|DSI_VVSACR_VSA0_Pos|macro|DSI_VVSACR_VSA0_Pos
DECL|DSI_VVSACR_VSA0|macro|DSI_VVSACR_VSA0
DECL|DSI_VVSACR_VSA1_Msk|macro|DSI_VVSACR_VSA1_Msk
DECL|DSI_VVSACR_VSA1_Pos|macro|DSI_VVSACR_VSA1_Pos
DECL|DSI_VVSACR_VSA1|macro|DSI_VVSACR_VSA1
DECL|DSI_VVSACR_VSA2_Msk|macro|DSI_VVSACR_VSA2_Msk
DECL|DSI_VVSACR_VSA2_Pos|macro|DSI_VVSACR_VSA2_Pos
DECL|DSI_VVSACR_VSA2|macro|DSI_VVSACR_VSA2
DECL|DSI_VVSACR_VSA3_Msk|macro|DSI_VVSACR_VSA3_Msk
DECL|DSI_VVSACR_VSA3_Pos|macro|DSI_VVSACR_VSA3_Pos
DECL|DSI_VVSACR_VSA3|macro|DSI_VVSACR_VSA3
DECL|DSI_VVSACR_VSA4_Msk|macro|DSI_VVSACR_VSA4_Msk
DECL|DSI_VVSACR_VSA4_Pos|macro|DSI_VVSACR_VSA4_Pos
DECL|DSI_VVSACR_VSA4|macro|DSI_VVSACR_VSA4
DECL|DSI_VVSACR_VSA5_Msk|macro|DSI_VVSACR_VSA5_Msk
DECL|DSI_VVSACR_VSA5_Pos|macro|DSI_VVSACR_VSA5_Pos
DECL|DSI_VVSACR_VSA5|macro|DSI_VVSACR_VSA5
DECL|DSI_VVSACR_VSA6_Msk|macro|DSI_VVSACR_VSA6_Msk
DECL|DSI_VVSACR_VSA6_Pos|macro|DSI_VVSACR_VSA6_Pos
DECL|DSI_VVSACR_VSA6|macro|DSI_VVSACR_VSA6
DECL|DSI_VVSACR_VSA7_Msk|macro|DSI_VVSACR_VSA7_Msk
DECL|DSI_VVSACR_VSA7_Pos|macro|DSI_VVSACR_VSA7_Pos
DECL|DSI_VVSACR_VSA7|macro|DSI_VVSACR_VSA7
DECL|DSI_VVSACR_VSA8_Msk|macro|DSI_VVSACR_VSA8_Msk
DECL|DSI_VVSACR_VSA8_Pos|macro|DSI_VVSACR_VSA8_Pos
DECL|DSI_VVSACR_VSA8|macro|DSI_VVSACR_VSA8
DECL|DSI_VVSACR_VSA9_Msk|macro|DSI_VVSACR_VSA9_Msk
DECL|DSI_VVSACR_VSA9_Pos|macro|DSI_VVSACR_VSA9_Pos
DECL|DSI_VVSACR_VSA9|macro|DSI_VVSACR_VSA9
DECL|DSI_VVSACR_VSA_Msk|macro|DSI_VVSACR_VSA_Msk
DECL|DSI_VVSACR_VSA_Pos|macro|DSI_VVSACR_VSA_Pos
DECL|DSI_VVSACR_VSA|macro|DSI_VVSACR_VSA
DECL|DSI_WCFGR_AR_Msk|macro|DSI_WCFGR_AR_Msk
DECL|DSI_WCFGR_AR_Pos|macro|DSI_WCFGR_AR_Pos
DECL|DSI_WCFGR_AR|macro|DSI_WCFGR_AR
DECL|DSI_WCFGR_COLMUX0_Msk|macro|DSI_WCFGR_COLMUX0_Msk
DECL|DSI_WCFGR_COLMUX0_Pos|macro|DSI_WCFGR_COLMUX0_Pos
DECL|DSI_WCFGR_COLMUX0|macro|DSI_WCFGR_COLMUX0
DECL|DSI_WCFGR_COLMUX1_Msk|macro|DSI_WCFGR_COLMUX1_Msk
DECL|DSI_WCFGR_COLMUX1_Pos|macro|DSI_WCFGR_COLMUX1_Pos
DECL|DSI_WCFGR_COLMUX1|macro|DSI_WCFGR_COLMUX1
DECL|DSI_WCFGR_COLMUX2_Msk|macro|DSI_WCFGR_COLMUX2_Msk
DECL|DSI_WCFGR_COLMUX2_Pos|macro|DSI_WCFGR_COLMUX2_Pos
DECL|DSI_WCFGR_COLMUX2|macro|DSI_WCFGR_COLMUX2
DECL|DSI_WCFGR_COLMUX_Msk|macro|DSI_WCFGR_COLMUX_Msk
DECL|DSI_WCFGR_COLMUX_Pos|macro|DSI_WCFGR_COLMUX_Pos
DECL|DSI_WCFGR_COLMUX|macro|DSI_WCFGR_COLMUX
DECL|DSI_WCFGR_DSIM_Msk|macro|DSI_WCFGR_DSIM_Msk
DECL|DSI_WCFGR_DSIM_Pos|macro|DSI_WCFGR_DSIM_Pos
DECL|DSI_WCFGR_DSIM|macro|DSI_WCFGR_DSIM
DECL|DSI_WCFGR_TEPOL_Msk|macro|DSI_WCFGR_TEPOL_Msk
DECL|DSI_WCFGR_TEPOL_Pos|macro|DSI_WCFGR_TEPOL_Pos
DECL|DSI_WCFGR_TEPOL|macro|DSI_WCFGR_TEPOL
DECL|DSI_WCFGR_TESRC_Msk|macro|DSI_WCFGR_TESRC_Msk
DECL|DSI_WCFGR_TESRC_Pos|macro|DSI_WCFGR_TESRC_Pos
DECL|DSI_WCFGR_TESRC|macro|DSI_WCFGR_TESRC
DECL|DSI_WCFGR_VSPOL_Msk|macro|DSI_WCFGR_VSPOL_Msk
DECL|DSI_WCFGR_VSPOL_Pos|macro|DSI_WCFGR_VSPOL_Pos
DECL|DSI_WCFGR_VSPOL|macro|DSI_WCFGR_VSPOL
DECL|DSI_WCR_COLM_Msk|macro|DSI_WCR_COLM_Msk
DECL|DSI_WCR_COLM_Pos|macro|DSI_WCR_COLM_Pos
DECL|DSI_WCR_COLM|macro|DSI_WCR_COLM
DECL|DSI_WCR_DSIEN_Msk|macro|DSI_WCR_DSIEN_Msk
DECL|DSI_WCR_DSIEN_Pos|macro|DSI_WCR_DSIEN_Pos
DECL|DSI_WCR_DSIEN|macro|DSI_WCR_DSIEN
DECL|DSI_WCR_LTDCEN_Msk|macro|DSI_WCR_LTDCEN_Msk
DECL|DSI_WCR_LTDCEN_Pos|macro|DSI_WCR_LTDCEN_Pos
DECL|DSI_WCR_LTDCEN|macro|DSI_WCR_LTDCEN
DECL|DSI_WCR_SHTDN_Msk|macro|DSI_WCR_SHTDN_Msk
DECL|DSI_WCR_SHTDN_Pos|macro|DSI_WCR_SHTDN_Pos
DECL|DSI_WCR_SHTDN|macro|DSI_WCR_SHTDN
DECL|DSI_WIER_ERIE_Msk|macro|DSI_WIER_ERIE_Msk
DECL|DSI_WIER_ERIE_Pos|macro|DSI_WIER_ERIE_Pos
DECL|DSI_WIER_ERIE|macro|DSI_WIER_ERIE
DECL|DSI_WIER_PLLLIE_Msk|macro|DSI_WIER_PLLLIE_Msk
DECL|DSI_WIER_PLLLIE_Pos|macro|DSI_WIER_PLLLIE_Pos
DECL|DSI_WIER_PLLLIE|macro|DSI_WIER_PLLLIE
DECL|DSI_WIER_PLLUIE_Msk|macro|DSI_WIER_PLLUIE_Msk
DECL|DSI_WIER_PLLUIE_Pos|macro|DSI_WIER_PLLUIE_Pos
DECL|DSI_WIER_PLLUIE|macro|DSI_WIER_PLLUIE
DECL|DSI_WIER_RRIE_Msk|macro|DSI_WIER_RRIE_Msk
DECL|DSI_WIER_RRIE_Pos|macro|DSI_WIER_RRIE_Pos
DECL|DSI_WIER_RRIE|macro|DSI_WIER_RRIE
DECL|DSI_WIER_TEIE_Msk|macro|DSI_WIER_TEIE_Msk
DECL|DSI_WIER_TEIE_Pos|macro|DSI_WIER_TEIE_Pos
DECL|DSI_WIER_TEIE|macro|DSI_WIER_TEIE
DECL|DSI_WIFCR_CERIF_Msk|macro|DSI_WIFCR_CERIF_Msk
DECL|DSI_WIFCR_CERIF_Pos|macro|DSI_WIFCR_CERIF_Pos
DECL|DSI_WIFCR_CERIF|macro|DSI_WIFCR_CERIF
DECL|DSI_WIFCR_CPLLLIF_Msk|macro|DSI_WIFCR_CPLLLIF_Msk
DECL|DSI_WIFCR_CPLLLIF_Pos|macro|DSI_WIFCR_CPLLLIF_Pos
DECL|DSI_WIFCR_CPLLLIF|macro|DSI_WIFCR_CPLLLIF
DECL|DSI_WIFCR_CPLLUIF_Msk|macro|DSI_WIFCR_CPLLUIF_Msk
DECL|DSI_WIFCR_CPLLUIF_Pos|macro|DSI_WIFCR_CPLLUIF_Pos
DECL|DSI_WIFCR_CPLLUIF|macro|DSI_WIFCR_CPLLUIF
DECL|DSI_WIFCR_CRRIF_Msk|macro|DSI_WIFCR_CRRIF_Msk
DECL|DSI_WIFCR_CRRIF_Pos|macro|DSI_WIFCR_CRRIF_Pos
DECL|DSI_WIFCR_CRRIF|macro|DSI_WIFCR_CRRIF
DECL|DSI_WIFCR_CTEIF_Msk|macro|DSI_WIFCR_CTEIF_Msk
DECL|DSI_WIFCR_CTEIF_Pos|macro|DSI_WIFCR_CTEIF_Pos
DECL|DSI_WIFCR_CTEIF|macro|DSI_WIFCR_CTEIF
DECL|DSI_WISR_BUSY_Msk|macro|DSI_WISR_BUSY_Msk
DECL|DSI_WISR_BUSY_Pos|macro|DSI_WISR_BUSY_Pos
DECL|DSI_WISR_BUSY|macro|DSI_WISR_BUSY
DECL|DSI_WISR_ERIF_Msk|macro|DSI_WISR_ERIF_Msk
DECL|DSI_WISR_ERIF_Pos|macro|DSI_WISR_ERIF_Pos
DECL|DSI_WISR_ERIF|macro|DSI_WISR_ERIF
DECL|DSI_WISR_PLLLIF_Msk|macro|DSI_WISR_PLLLIF_Msk
DECL|DSI_WISR_PLLLIF_Pos|macro|DSI_WISR_PLLLIF_Pos
DECL|DSI_WISR_PLLLIF|macro|DSI_WISR_PLLLIF
DECL|DSI_WISR_PLLLS_Msk|macro|DSI_WISR_PLLLS_Msk
DECL|DSI_WISR_PLLLS_Pos|macro|DSI_WISR_PLLLS_Pos
DECL|DSI_WISR_PLLLS|macro|DSI_WISR_PLLLS
DECL|DSI_WISR_PLLUIF_Msk|macro|DSI_WISR_PLLUIF_Msk
DECL|DSI_WISR_PLLUIF_Pos|macro|DSI_WISR_PLLUIF_Pos
DECL|DSI_WISR_PLLUIF|macro|DSI_WISR_PLLUIF
DECL|DSI_WISR_RRIF_Msk|macro|DSI_WISR_RRIF_Msk
DECL|DSI_WISR_RRIF_Pos|macro|DSI_WISR_RRIF_Pos
DECL|DSI_WISR_RRIF|macro|DSI_WISR_RRIF
DECL|DSI_WISR_RRS_Msk|macro|DSI_WISR_RRS_Msk
DECL|DSI_WISR_RRS_Pos|macro|DSI_WISR_RRS_Pos
DECL|DSI_WISR_RRS|macro|DSI_WISR_RRS
DECL|DSI_WISR_TEIF_Msk|macro|DSI_WISR_TEIF_Msk
DECL|DSI_WISR_TEIF_Pos|macro|DSI_WISR_TEIF_Pos
DECL|DSI_WISR_TEIF|macro|DSI_WISR_TEIF
DECL|DSI_WPCR0_CDOFFDL_Msk|macro|DSI_WPCR0_CDOFFDL_Msk
DECL|DSI_WPCR0_CDOFFDL_Pos|macro|DSI_WPCR0_CDOFFDL_Pos
DECL|DSI_WPCR0_CDOFFDL|macro|DSI_WPCR0_CDOFFDL
DECL|DSI_WPCR0_FTXSMCL_Msk|macro|DSI_WPCR0_FTXSMCL_Msk
DECL|DSI_WPCR0_FTXSMCL_Pos|macro|DSI_WPCR0_FTXSMCL_Pos
DECL|DSI_WPCR0_FTXSMCL|macro|DSI_WPCR0_FTXSMCL
DECL|DSI_WPCR0_FTXSMDL_Msk|macro|DSI_WPCR0_FTXSMDL_Msk
DECL|DSI_WPCR0_FTXSMDL_Pos|macro|DSI_WPCR0_FTXSMDL_Pos
DECL|DSI_WPCR0_FTXSMDL|macro|DSI_WPCR0_FTXSMDL
DECL|DSI_WPCR0_HSICL_Msk|macro|DSI_WPCR0_HSICL_Msk
DECL|DSI_WPCR0_HSICL_Pos|macro|DSI_WPCR0_HSICL_Pos
DECL|DSI_WPCR0_HSICL|macro|DSI_WPCR0_HSICL
DECL|DSI_WPCR0_HSIDL0_Msk|macro|DSI_WPCR0_HSIDL0_Msk
DECL|DSI_WPCR0_HSIDL0_Pos|macro|DSI_WPCR0_HSIDL0_Pos
DECL|DSI_WPCR0_HSIDL0|macro|DSI_WPCR0_HSIDL0
DECL|DSI_WPCR0_HSIDL1_Msk|macro|DSI_WPCR0_HSIDL1_Msk
DECL|DSI_WPCR0_HSIDL1_Pos|macro|DSI_WPCR0_HSIDL1_Pos
DECL|DSI_WPCR0_HSIDL1|macro|DSI_WPCR0_HSIDL1
DECL|DSI_WPCR0_PDEN_Msk|macro|DSI_WPCR0_PDEN_Msk
DECL|DSI_WPCR0_PDEN_Pos|macro|DSI_WPCR0_PDEN_Pos
DECL|DSI_WPCR0_PDEN|macro|DSI_WPCR0_PDEN
DECL|DSI_WPCR0_SWCL_Msk|macro|DSI_WPCR0_SWCL_Msk
DECL|DSI_WPCR0_SWCL_Pos|macro|DSI_WPCR0_SWCL_Pos
DECL|DSI_WPCR0_SWCL|macro|DSI_WPCR0_SWCL
DECL|DSI_WPCR0_SWDL0_Msk|macro|DSI_WPCR0_SWDL0_Msk
DECL|DSI_WPCR0_SWDL0_Pos|macro|DSI_WPCR0_SWDL0_Pos
DECL|DSI_WPCR0_SWDL0|macro|DSI_WPCR0_SWDL0
DECL|DSI_WPCR0_SWDL1_Msk|macro|DSI_WPCR0_SWDL1_Msk
DECL|DSI_WPCR0_SWDL1_Pos|macro|DSI_WPCR0_SWDL1_Pos
DECL|DSI_WPCR0_SWDL1|macro|DSI_WPCR0_SWDL1
DECL|DSI_WPCR0_TCLKPOSTEN_Msk|macro|DSI_WPCR0_TCLKPOSTEN_Msk
DECL|DSI_WPCR0_TCLKPOSTEN_Pos|macro|DSI_WPCR0_TCLKPOSTEN_Pos
DECL|DSI_WPCR0_TCLKPOSTEN|macro|DSI_WPCR0_TCLKPOSTEN
DECL|DSI_WPCR0_TCLKPREPEN_Msk|macro|DSI_WPCR0_TCLKPREPEN_Msk
DECL|DSI_WPCR0_TCLKPREPEN_Pos|macro|DSI_WPCR0_TCLKPREPEN_Pos
DECL|DSI_WPCR0_TCLKPREPEN|macro|DSI_WPCR0_TCLKPREPEN
DECL|DSI_WPCR0_TCLKZEROEN_Msk|macro|DSI_WPCR0_TCLKZEROEN_Msk
DECL|DSI_WPCR0_TCLKZEROEN_Pos|macro|DSI_WPCR0_TCLKZEROEN_Pos
DECL|DSI_WPCR0_TCLKZEROEN|macro|DSI_WPCR0_TCLKZEROEN
DECL|DSI_WPCR0_TDDL_Msk|macro|DSI_WPCR0_TDDL_Msk
DECL|DSI_WPCR0_TDDL_Pos|macro|DSI_WPCR0_TDDL_Pos
DECL|DSI_WPCR0_TDDL|macro|DSI_WPCR0_TDDL
DECL|DSI_WPCR0_THSEXITEN_Msk|macro|DSI_WPCR0_THSEXITEN_Msk
DECL|DSI_WPCR0_THSEXITEN_Pos|macro|DSI_WPCR0_THSEXITEN_Pos
DECL|DSI_WPCR0_THSEXITEN|macro|DSI_WPCR0_THSEXITEN
DECL|DSI_WPCR0_THSPREPEN_Msk|macro|DSI_WPCR0_THSPREPEN_Msk
DECL|DSI_WPCR0_THSPREPEN_Pos|macro|DSI_WPCR0_THSPREPEN_Pos
DECL|DSI_WPCR0_THSPREPEN|macro|DSI_WPCR0_THSPREPEN
DECL|DSI_WPCR0_THSTRAILEN_Msk|macro|DSI_WPCR0_THSTRAILEN_Msk
DECL|DSI_WPCR0_THSTRAILEN_Pos|macro|DSI_WPCR0_THSTRAILEN_Pos
DECL|DSI_WPCR0_THSTRAILEN|macro|DSI_WPCR0_THSTRAILEN
DECL|DSI_WPCR0_THSZEROEN_Msk|macro|DSI_WPCR0_THSZEROEN_Msk
DECL|DSI_WPCR0_THSZEROEN_Pos|macro|DSI_WPCR0_THSZEROEN_Pos
DECL|DSI_WPCR0_THSZEROEN|macro|DSI_WPCR0_THSZEROEN
DECL|DSI_WPCR0_TLPXCEN_Msk|macro|DSI_WPCR0_TLPXCEN_Msk
DECL|DSI_WPCR0_TLPXCEN_Pos|macro|DSI_WPCR0_TLPXCEN_Pos
DECL|DSI_WPCR0_TLPXCEN|macro|DSI_WPCR0_TLPXCEN
DECL|DSI_WPCR0_TLPXDEN_Msk|macro|DSI_WPCR0_TLPXDEN_Msk
DECL|DSI_WPCR0_TLPXDEN_Pos|macro|DSI_WPCR0_TLPXDEN_Pos
DECL|DSI_WPCR0_TLPXDEN|macro|DSI_WPCR0_TLPXDEN
DECL|DSI_WPCR0_UIX4_0|macro|DSI_WPCR0_UIX4_0
DECL|DSI_WPCR0_UIX4_1|macro|DSI_WPCR0_UIX4_1
DECL|DSI_WPCR0_UIX4_2|macro|DSI_WPCR0_UIX4_2
DECL|DSI_WPCR0_UIX4_3|macro|DSI_WPCR0_UIX4_3
DECL|DSI_WPCR0_UIX4_4|macro|DSI_WPCR0_UIX4_4
DECL|DSI_WPCR0_UIX4_5|macro|DSI_WPCR0_UIX4_5
DECL|DSI_WPCR0_UIX4_Msk|macro|DSI_WPCR0_UIX4_Msk
DECL|DSI_WPCR0_UIX4_Pos|macro|DSI_WPCR0_UIX4_Pos
DECL|DSI_WPCR0_UIX4|macro|DSI_WPCR0_UIX4
DECL|DSI_WPCR1_FLPRXLPM_Msk|macro|DSI_WPCR1_FLPRXLPM_Msk
DECL|DSI_WPCR1_FLPRXLPM_Pos|macro|DSI_WPCR1_FLPRXLPM_Pos
DECL|DSI_WPCR1_FLPRXLPM|macro|DSI_WPCR1_FLPRXLPM
DECL|DSI_WPCR1_HSTXDCL0_Msk|macro|DSI_WPCR1_HSTXDCL0_Msk
DECL|DSI_WPCR1_HSTXDCL0_Pos|macro|DSI_WPCR1_HSTXDCL0_Pos
DECL|DSI_WPCR1_HSTXDCL0|macro|DSI_WPCR1_HSTXDCL0
DECL|DSI_WPCR1_HSTXDCL1_Msk|macro|DSI_WPCR1_HSTXDCL1_Msk
DECL|DSI_WPCR1_HSTXDCL1_Pos|macro|DSI_WPCR1_HSTXDCL1_Pos
DECL|DSI_WPCR1_HSTXDCL1|macro|DSI_WPCR1_HSTXDCL1
DECL|DSI_WPCR1_HSTXDCL_Msk|macro|DSI_WPCR1_HSTXDCL_Msk
DECL|DSI_WPCR1_HSTXDCL_Pos|macro|DSI_WPCR1_HSTXDCL_Pos
DECL|DSI_WPCR1_HSTXDCL|macro|DSI_WPCR1_HSTXDCL
DECL|DSI_WPCR1_HSTXDDL0_Msk|macro|DSI_WPCR1_HSTXDDL0_Msk
DECL|DSI_WPCR1_HSTXDDL0_Pos|macro|DSI_WPCR1_HSTXDDL0_Pos
DECL|DSI_WPCR1_HSTXDDL0|macro|DSI_WPCR1_HSTXDDL0
DECL|DSI_WPCR1_HSTXDDL1_Msk|macro|DSI_WPCR1_HSTXDDL1_Msk
DECL|DSI_WPCR1_HSTXDDL1_Pos|macro|DSI_WPCR1_HSTXDDL1_Pos
DECL|DSI_WPCR1_HSTXDDL1|macro|DSI_WPCR1_HSTXDDL1
DECL|DSI_WPCR1_HSTXDDL_Msk|macro|DSI_WPCR1_HSTXDDL_Msk
DECL|DSI_WPCR1_HSTXDDL_Pos|macro|DSI_WPCR1_HSTXDDL_Pos
DECL|DSI_WPCR1_HSTXDDL|macro|DSI_WPCR1_HSTXDDL
DECL|DSI_WPCR1_HSTXSRCCL0_Msk|macro|DSI_WPCR1_HSTXSRCCL0_Msk
DECL|DSI_WPCR1_HSTXSRCCL0_Pos|macro|DSI_WPCR1_HSTXSRCCL0_Pos
DECL|DSI_WPCR1_HSTXSRCCL0|macro|DSI_WPCR1_HSTXSRCCL0
DECL|DSI_WPCR1_HSTXSRCCL1_Msk|macro|DSI_WPCR1_HSTXSRCCL1_Msk
DECL|DSI_WPCR1_HSTXSRCCL1_Pos|macro|DSI_WPCR1_HSTXSRCCL1_Pos
DECL|DSI_WPCR1_HSTXSRCCL1|macro|DSI_WPCR1_HSTXSRCCL1
DECL|DSI_WPCR1_HSTXSRCCL_Msk|macro|DSI_WPCR1_HSTXSRCCL_Msk
DECL|DSI_WPCR1_HSTXSRCCL_Pos|macro|DSI_WPCR1_HSTXSRCCL_Pos
DECL|DSI_WPCR1_HSTXSRCCL|macro|DSI_WPCR1_HSTXSRCCL
DECL|DSI_WPCR1_HSTXSRCDL0_Msk|macro|DSI_WPCR1_HSTXSRCDL0_Msk
DECL|DSI_WPCR1_HSTXSRCDL0_Pos|macro|DSI_WPCR1_HSTXSRCDL0_Pos
DECL|DSI_WPCR1_HSTXSRCDL0|macro|DSI_WPCR1_HSTXSRCDL0
DECL|DSI_WPCR1_HSTXSRCDL1_Msk|macro|DSI_WPCR1_HSTXSRCDL1_Msk
DECL|DSI_WPCR1_HSTXSRCDL1_Pos|macro|DSI_WPCR1_HSTXSRCDL1_Pos
DECL|DSI_WPCR1_HSTXSRCDL1|macro|DSI_WPCR1_HSTXSRCDL1
DECL|DSI_WPCR1_HSTXSRCDL_Msk|macro|DSI_WPCR1_HSTXSRCDL_Msk
DECL|DSI_WPCR1_HSTXSRCDL_Pos|macro|DSI_WPCR1_HSTXSRCDL_Pos
DECL|DSI_WPCR1_HSTXSRCDL|macro|DSI_WPCR1_HSTXSRCDL
DECL|DSI_WPCR1_LPRXFT0_Msk|macro|DSI_WPCR1_LPRXFT0_Msk
DECL|DSI_WPCR1_LPRXFT0_Pos|macro|DSI_WPCR1_LPRXFT0_Pos
DECL|DSI_WPCR1_LPRXFT0|macro|DSI_WPCR1_LPRXFT0
DECL|DSI_WPCR1_LPRXFT1_Msk|macro|DSI_WPCR1_LPRXFT1_Msk
DECL|DSI_WPCR1_LPRXFT1_Pos|macro|DSI_WPCR1_LPRXFT1_Pos
DECL|DSI_WPCR1_LPRXFT1|macro|DSI_WPCR1_LPRXFT1
DECL|DSI_WPCR1_LPRXFT_Msk|macro|DSI_WPCR1_LPRXFT_Msk
DECL|DSI_WPCR1_LPRXFT_Pos|macro|DSI_WPCR1_LPRXFT_Pos
DECL|DSI_WPCR1_LPRXFT|macro|DSI_WPCR1_LPRXFT
DECL|DSI_WPCR1_LPRXVCDL0_Msk|macro|DSI_WPCR1_LPRXVCDL0_Msk
DECL|DSI_WPCR1_LPRXVCDL0_Pos|macro|DSI_WPCR1_LPRXVCDL0_Pos
DECL|DSI_WPCR1_LPRXVCDL0|macro|DSI_WPCR1_LPRXVCDL0
DECL|DSI_WPCR1_LPRXVCDL1_Msk|macro|DSI_WPCR1_LPRXVCDL1_Msk
DECL|DSI_WPCR1_LPRXVCDL1_Pos|macro|DSI_WPCR1_LPRXVCDL1_Pos
DECL|DSI_WPCR1_LPRXVCDL1|macro|DSI_WPCR1_LPRXVCDL1
DECL|DSI_WPCR1_LPRXVCDL_Msk|macro|DSI_WPCR1_LPRXVCDL_Msk
DECL|DSI_WPCR1_LPRXVCDL_Pos|macro|DSI_WPCR1_LPRXVCDL_Pos
DECL|DSI_WPCR1_LPRXVCDL|macro|DSI_WPCR1_LPRXVCDL
DECL|DSI_WPCR1_LPSRCCL0_Msk|macro|DSI_WPCR1_LPSRCCL0_Msk
DECL|DSI_WPCR1_LPSRCCL0_Pos|macro|DSI_WPCR1_LPSRCCL0_Pos
DECL|DSI_WPCR1_LPSRCCL0|macro|DSI_WPCR1_LPSRCCL0
DECL|DSI_WPCR1_LPSRCCL1_Msk|macro|DSI_WPCR1_LPSRCCL1_Msk
DECL|DSI_WPCR1_LPSRCCL1_Pos|macro|DSI_WPCR1_LPSRCCL1_Pos
DECL|DSI_WPCR1_LPSRCCL1|macro|DSI_WPCR1_LPSRCCL1
DECL|DSI_WPCR1_LPSRCCL_Msk|macro|DSI_WPCR1_LPSRCCL_Msk
DECL|DSI_WPCR1_LPSRCCL_Pos|macro|DSI_WPCR1_LPSRCCL_Pos
DECL|DSI_WPCR1_LPSRCCL|macro|DSI_WPCR1_LPSRCCL
DECL|DSI_WPCR1_LPSRCDL0_Msk|macro|DSI_WPCR1_LPSRCDL0_Msk
DECL|DSI_WPCR1_LPSRCDL0_Pos|macro|DSI_WPCR1_LPSRCDL0_Pos
DECL|DSI_WPCR1_LPSRCDL0|macro|DSI_WPCR1_LPSRCDL0
DECL|DSI_WPCR1_LPSRCDL1_Msk|macro|DSI_WPCR1_LPSRCDL1_Msk
DECL|DSI_WPCR1_LPSRCDL1_Pos|macro|DSI_WPCR1_LPSRCDL1_Pos
DECL|DSI_WPCR1_LPSRCDL1|macro|DSI_WPCR1_LPSRCDL1
DECL|DSI_WPCR1_LPSRCDL_Msk|macro|DSI_WPCR1_LPSRCDL_Msk
DECL|DSI_WPCR1_LPSRCDL_Pos|macro|DSI_WPCR1_LPSRCDL_Pos
DECL|DSI_WPCR1_LPSRCDL|macro|DSI_WPCR1_LPSRCDL
DECL|DSI_WPCR1_SDDC_Msk|macro|DSI_WPCR1_SDDC_Msk
DECL|DSI_WPCR1_SDDC_Pos|macro|DSI_WPCR1_SDDC_Pos
DECL|DSI_WPCR1_SDDC|macro|DSI_WPCR1_SDDC
DECL|DSI_WPCR2_TCLKPREP0_Msk|macro|DSI_WPCR2_TCLKPREP0_Msk
DECL|DSI_WPCR2_TCLKPREP0_Pos|macro|DSI_WPCR2_TCLKPREP0_Pos
DECL|DSI_WPCR2_TCLKPREP0|macro|DSI_WPCR2_TCLKPREP0
DECL|DSI_WPCR2_TCLKPREP1_Msk|macro|DSI_WPCR2_TCLKPREP1_Msk
DECL|DSI_WPCR2_TCLKPREP1_Pos|macro|DSI_WPCR2_TCLKPREP1_Pos
DECL|DSI_WPCR2_TCLKPREP1|macro|DSI_WPCR2_TCLKPREP1
DECL|DSI_WPCR2_TCLKPREP2_Msk|macro|DSI_WPCR2_TCLKPREP2_Msk
DECL|DSI_WPCR2_TCLKPREP2_Pos|macro|DSI_WPCR2_TCLKPREP2_Pos
DECL|DSI_WPCR2_TCLKPREP2|macro|DSI_WPCR2_TCLKPREP2
DECL|DSI_WPCR2_TCLKPREP3_Msk|macro|DSI_WPCR2_TCLKPREP3_Msk
DECL|DSI_WPCR2_TCLKPREP3_Pos|macro|DSI_WPCR2_TCLKPREP3_Pos
DECL|DSI_WPCR2_TCLKPREP3|macro|DSI_WPCR2_TCLKPREP3
DECL|DSI_WPCR2_TCLKPREP4_Msk|macro|DSI_WPCR2_TCLKPREP4_Msk
DECL|DSI_WPCR2_TCLKPREP4_Pos|macro|DSI_WPCR2_TCLKPREP4_Pos
DECL|DSI_WPCR2_TCLKPREP4|macro|DSI_WPCR2_TCLKPREP4
DECL|DSI_WPCR2_TCLKPREP5_Msk|macro|DSI_WPCR2_TCLKPREP5_Msk
DECL|DSI_WPCR2_TCLKPREP5_Pos|macro|DSI_WPCR2_TCLKPREP5_Pos
DECL|DSI_WPCR2_TCLKPREP5|macro|DSI_WPCR2_TCLKPREP5
DECL|DSI_WPCR2_TCLKPREP6_Msk|macro|DSI_WPCR2_TCLKPREP6_Msk
DECL|DSI_WPCR2_TCLKPREP6_Pos|macro|DSI_WPCR2_TCLKPREP6_Pos
DECL|DSI_WPCR2_TCLKPREP6|macro|DSI_WPCR2_TCLKPREP6
DECL|DSI_WPCR2_TCLKPREP7_Msk|macro|DSI_WPCR2_TCLKPREP7_Msk
DECL|DSI_WPCR2_TCLKPREP7_Pos|macro|DSI_WPCR2_TCLKPREP7_Pos
DECL|DSI_WPCR2_TCLKPREP7|macro|DSI_WPCR2_TCLKPREP7
DECL|DSI_WPCR2_TCLKPREP_Msk|macro|DSI_WPCR2_TCLKPREP_Msk
DECL|DSI_WPCR2_TCLKPREP_Pos|macro|DSI_WPCR2_TCLKPREP_Pos
DECL|DSI_WPCR2_TCLKPREP|macro|DSI_WPCR2_TCLKPREP
DECL|DSI_WPCR2_TCLKZERO0_Msk|macro|DSI_WPCR2_TCLKZERO0_Msk
DECL|DSI_WPCR2_TCLKZERO0_Pos|macro|DSI_WPCR2_TCLKZERO0_Pos
DECL|DSI_WPCR2_TCLKZERO0|macro|DSI_WPCR2_TCLKZERO0
DECL|DSI_WPCR2_TCLKZERO1_Msk|macro|DSI_WPCR2_TCLKZERO1_Msk
DECL|DSI_WPCR2_TCLKZERO1_Pos|macro|DSI_WPCR2_TCLKZERO1_Pos
DECL|DSI_WPCR2_TCLKZERO1|macro|DSI_WPCR2_TCLKZERO1
DECL|DSI_WPCR2_TCLKZERO2_Msk|macro|DSI_WPCR2_TCLKZERO2_Msk
DECL|DSI_WPCR2_TCLKZERO2_Pos|macro|DSI_WPCR2_TCLKZERO2_Pos
DECL|DSI_WPCR2_TCLKZERO2|macro|DSI_WPCR2_TCLKZERO2
DECL|DSI_WPCR2_TCLKZERO3_Msk|macro|DSI_WPCR2_TCLKZERO3_Msk
DECL|DSI_WPCR2_TCLKZERO3_Pos|macro|DSI_WPCR2_TCLKZERO3_Pos
DECL|DSI_WPCR2_TCLKZERO3|macro|DSI_WPCR2_TCLKZERO3
DECL|DSI_WPCR2_TCLKZERO4_Msk|macro|DSI_WPCR2_TCLKZERO4_Msk
DECL|DSI_WPCR2_TCLKZERO4_Pos|macro|DSI_WPCR2_TCLKZERO4_Pos
DECL|DSI_WPCR2_TCLKZERO4|macro|DSI_WPCR2_TCLKZERO4
DECL|DSI_WPCR2_TCLKZERO5_Msk|macro|DSI_WPCR2_TCLKZERO5_Msk
DECL|DSI_WPCR2_TCLKZERO5_Pos|macro|DSI_WPCR2_TCLKZERO5_Pos
DECL|DSI_WPCR2_TCLKZERO5|macro|DSI_WPCR2_TCLKZERO5
DECL|DSI_WPCR2_TCLKZERO6_Msk|macro|DSI_WPCR2_TCLKZERO6_Msk
DECL|DSI_WPCR2_TCLKZERO6_Pos|macro|DSI_WPCR2_TCLKZERO6_Pos
DECL|DSI_WPCR2_TCLKZERO6|macro|DSI_WPCR2_TCLKZERO6
DECL|DSI_WPCR2_TCLKZERO7_Msk|macro|DSI_WPCR2_TCLKZERO7_Msk
DECL|DSI_WPCR2_TCLKZERO7_Pos|macro|DSI_WPCR2_TCLKZERO7_Pos
DECL|DSI_WPCR2_TCLKZERO7|macro|DSI_WPCR2_TCLKZERO7
DECL|DSI_WPCR2_TCLKZERO_Msk|macro|DSI_WPCR2_TCLKZERO_Msk
DECL|DSI_WPCR2_TCLKZERO_Pos|macro|DSI_WPCR2_TCLKZERO_Pos
DECL|DSI_WPCR2_TCLKZERO|macro|DSI_WPCR2_TCLKZERO
DECL|DSI_WPCR2_THSPREP0_Msk|macro|DSI_WPCR2_THSPREP0_Msk
DECL|DSI_WPCR2_THSPREP0_Pos|macro|DSI_WPCR2_THSPREP0_Pos
DECL|DSI_WPCR2_THSPREP0|macro|DSI_WPCR2_THSPREP0
DECL|DSI_WPCR2_THSPREP1_Msk|macro|DSI_WPCR2_THSPREP1_Msk
DECL|DSI_WPCR2_THSPREP1_Pos|macro|DSI_WPCR2_THSPREP1_Pos
DECL|DSI_WPCR2_THSPREP1|macro|DSI_WPCR2_THSPREP1
DECL|DSI_WPCR2_THSPREP2_Msk|macro|DSI_WPCR2_THSPREP2_Msk
DECL|DSI_WPCR2_THSPREP2_Pos|macro|DSI_WPCR2_THSPREP2_Pos
DECL|DSI_WPCR2_THSPREP2|macro|DSI_WPCR2_THSPREP2
DECL|DSI_WPCR2_THSPREP3_Msk|macro|DSI_WPCR2_THSPREP3_Msk
DECL|DSI_WPCR2_THSPREP3_Pos|macro|DSI_WPCR2_THSPREP3_Pos
DECL|DSI_WPCR2_THSPREP3|macro|DSI_WPCR2_THSPREP3
DECL|DSI_WPCR2_THSPREP4_Msk|macro|DSI_WPCR2_THSPREP4_Msk
DECL|DSI_WPCR2_THSPREP4_Pos|macro|DSI_WPCR2_THSPREP4_Pos
DECL|DSI_WPCR2_THSPREP4|macro|DSI_WPCR2_THSPREP4
DECL|DSI_WPCR2_THSPREP5_Msk|macro|DSI_WPCR2_THSPREP5_Msk
DECL|DSI_WPCR2_THSPREP5_Pos|macro|DSI_WPCR2_THSPREP5_Pos
DECL|DSI_WPCR2_THSPREP5|macro|DSI_WPCR2_THSPREP5
DECL|DSI_WPCR2_THSPREP6_Msk|macro|DSI_WPCR2_THSPREP6_Msk
DECL|DSI_WPCR2_THSPREP6_Pos|macro|DSI_WPCR2_THSPREP6_Pos
DECL|DSI_WPCR2_THSPREP6|macro|DSI_WPCR2_THSPREP6
DECL|DSI_WPCR2_THSPREP7_Msk|macro|DSI_WPCR2_THSPREP7_Msk
DECL|DSI_WPCR2_THSPREP7_Pos|macro|DSI_WPCR2_THSPREP7_Pos
DECL|DSI_WPCR2_THSPREP7|macro|DSI_WPCR2_THSPREP7
DECL|DSI_WPCR2_THSPREP_Msk|macro|DSI_WPCR2_THSPREP_Msk
DECL|DSI_WPCR2_THSPREP_Pos|macro|DSI_WPCR2_THSPREP_Pos
DECL|DSI_WPCR2_THSPREP|macro|DSI_WPCR2_THSPREP
DECL|DSI_WPCR2_THSTRAIL0_Msk|macro|DSI_WPCR2_THSTRAIL0_Msk
DECL|DSI_WPCR2_THSTRAIL0_Pos|macro|DSI_WPCR2_THSTRAIL0_Pos
DECL|DSI_WPCR2_THSTRAIL0|macro|DSI_WPCR2_THSTRAIL0
DECL|DSI_WPCR2_THSTRAIL1_Msk|macro|DSI_WPCR2_THSTRAIL1_Msk
DECL|DSI_WPCR2_THSTRAIL1_Pos|macro|DSI_WPCR2_THSTRAIL1_Pos
DECL|DSI_WPCR2_THSTRAIL1|macro|DSI_WPCR2_THSTRAIL1
DECL|DSI_WPCR2_THSTRAIL2_Msk|macro|DSI_WPCR2_THSTRAIL2_Msk
DECL|DSI_WPCR2_THSTRAIL2_Pos|macro|DSI_WPCR2_THSTRAIL2_Pos
DECL|DSI_WPCR2_THSTRAIL2|macro|DSI_WPCR2_THSTRAIL2
DECL|DSI_WPCR2_THSTRAIL3_Msk|macro|DSI_WPCR2_THSTRAIL3_Msk
DECL|DSI_WPCR2_THSTRAIL3_Pos|macro|DSI_WPCR2_THSTRAIL3_Pos
DECL|DSI_WPCR2_THSTRAIL3|macro|DSI_WPCR2_THSTRAIL3
DECL|DSI_WPCR2_THSTRAIL4_Msk|macro|DSI_WPCR2_THSTRAIL4_Msk
DECL|DSI_WPCR2_THSTRAIL4_Pos|macro|DSI_WPCR2_THSTRAIL4_Pos
DECL|DSI_WPCR2_THSTRAIL4|macro|DSI_WPCR2_THSTRAIL4
DECL|DSI_WPCR2_THSTRAIL5_Msk|macro|DSI_WPCR2_THSTRAIL5_Msk
DECL|DSI_WPCR2_THSTRAIL5_Pos|macro|DSI_WPCR2_THSTRAIL5_Pos
DECL|DSI_WPCR2_THSTRAIL5|macro|DSI_WPCR2_THSTRAIL5
DECL|DSI_WPCR2_THSTRAIL6_Msk|macro|DSI_WPCR2_THSTRAIL6_Msk
DECL|DSI_WPCR2_THSTRAIL6_Pos|macro|DSI_WPCR2_THSTRAIL6_Pos
DECL|DSI_WPCR2_THSTRAIL6|macro|DSI_WPCR2_THSTRAIL6
DECL|DSI_WPCR2_THSTRAIL7_Msk|macro|DSI_WPCR2_THSTRAIL7_Msk
DECL|DSI_WPCR2_THSTRAIL7_Pos|macro|DSI_WPCR2_THSTRAIL7_Pos
DECL|DSI_WPCR2_THSTRAIL7|macro|DSI_WPCR2_THSTRAIL7
DECL|DSI_WPCR2_THSTRAIL_Msk|macro|DSI_WPCR2_THSTRAIL_Msk
DECL|DSI_WPCR2_THSTRAIL_Pos|macro|DSI_WPCR2_THSTRAIL_Pos
DECL|DSI_WPCR2_THSTRAIL|macro|DSI_WPCR2_THSTRAIL
DECL|DSI_WPCR3_THSEXIT0_Msk|macro|DSI_WPCR3_THSEXIT0_Msk
DECL|DSI_WPCR3_THSEXIT0_Pos|macro|DSI_WPCR3_THSEXIT0_Pos
DECL|DSI_WPCR3_THSEXIT0|macro|DSI_WPCR3_THSEXIT0
DECL|DSI_WPCR3_THSEXIT1_Msk|macro|DSI_WPCR3_THSEXIT1_Msk
DECL|DSI_WPCR3_THSEXIT1_Pos|macro|DSI_WPCR3_THSEXIT1_Pos
DECL|DSI_WPCR3_THSEXIT1|macro|DSI_WPCR3_THSEXIT1
DECL|DSI_WPCR3_THSEXIT2_Msk|macro|DSI_WPCR3_THSEXIT2_Msk
DECL|DSI_WPCR3_THSEXIT2_Pos|macro|DSI_WPCR3_THSEXIT2_Pos
DECL|DSI_WPCR3_THSEXIT2|macro|DSI_WPCR3_THSEXIT2
DECL|DSI_WPCR3_THSEXIT3_Msk|macro|DSI_WPCR3_THSEXIT3_Msk
DECL|DSI_WPCR3_THSEXIT3_Pos|macro|DSI_WPCR3_THSEXIT3_Pos
DECL|DSI_WPCR3_THSEXIT3|macro|DSI_WPCR3_THSEXIT3
DECL|DSI_WPCR3_THSEXIT4_Msk|macro|DSI_WPCR3_THSEXIT4_Msk
DECL|DSI_WPCR3_THSEXIT4_Pos|macro|DSI_WPCR3_THSEXIT4_Pos
DECL|DSI_WPCR3_THSEXIT4|macro|DSI_WPCR3_THSEXIT4
DECL|DSI_WPCR3_THSEXIT5_Msk|macro|DSI_WPCR3_THSEXIT5_Msk
DECL|DSI_WPCR3_THSEXIT5_Pos|macro|DSI_WPCR3_THSEXIT5_Pos
DECL|DSI_WPCR3_THSEXIT5|macro|DSI_WPCR3_THSEXIT5
DECL|DSI_WPCR3_THSEXIT6_Msk|macro|DSI_WPCR3_THSEXIT6_Msk
DECL|DSI_WPCR3_THSEXIT6_Pos|macro|DSI_WPCR3_THSEXIT6_Pos
DECL|DSI_WPCR3_THSEXIT6|macro|DSI_WPCR3_THSEXIT6
DECL|DSI_WPCR3_THSEXIT7_Msk|macro|DSI_WPCR3_THSEXIT7_Msk
DECL|DSI_WPCR3_THSEXIT7_Pos|macro|DSI_WPCR3_THSEXIT7_Pos
DECL|DSI_WPCR3_THSEXIT7|macro|DSI_WPCR3_THSEXIT7
DECL|DSI_WPCR3_THSEXIT_Msk|macro|DSI_WPCR3_THSEXIT_Msk
DECL|DSI_WPCR3_THSEXIT_Pos|macro|DSI_WPCR3_THSEXIT_Pos
DECL|DSI_WPCR3_THSEXIT|macro|DSI_WPCR3_THSEXIT
DECL|DSI_WPCR3_THSZERO0_Msk|macro|DSI_WPCR3_THSZERO0_Msk
DECL|DSI_WPCR3_THSZERO0_Pos|macro|DSI_WPCR3_THSZERO0_Pos
DECL|DSI_WPCR3_THSZERO0|macro|DSI_WPCR3_THSZERO0
DECL|DSI_WPCR3_THSZERO1_Msk|macro|DSI_WPCR3_THSZERO1_Msk
DECL|DSI_WPCR3_THSZERO1_Pos|macro|DSI_WPCR3_THSZERO1_Pos
DECL|DSI_WPCR3_THSZERO1|macro|DSI_WPCR3_THSZERO1
DECL|DSI_WPCR3_THSZERO2_Msk|macro|DSI_WPCR3_THSZERO2_Msk
DECL|DSI_WPCR3_THSZERO2_Pos|macro|DSI_WPCR3_THSZERO2_Pos
DECL|DSI_WPCR3_THSZERO2|macro|DSI_WPCR3_THSZERO2
DECL|DSI_WPCR3_THSZERO3_Msk|macro|DSI_WPCR3_THSZERO3_Msk
DECL|DSI_WPCR3_THSZERO3_Pos|macro|DSI_WPCR3_THSZERO3_Pos
DECL|DSI_WPCR3_THSZERO3|macro|DSI_WPCR3_THSZERO3
DECL|DSI_WPCR3_THSZERO4_Msk|macro|DSI_WPCR3_THSZERO4_Msk
DECL|DSI_WPCR3_THSZERO4_Pos|macro|DSI_WPCR3_THSZERO4_Pos
DECL|DSI_WPCR3_THSZERO4|macro|DSI_WPCR3_THSZERO4
DECL|DSI_WPCR3_THSZERO5_Msk|macro|DSI_WPCR3_THSZERO5_Msk
DECL|DSI_WPCR3_THSZERO5_Pos|macro|DSI_WPCR3_THSZERO5_Pos
DECL|DSI_WPCR3_THSZERO5|macro|DSI_WPCR3_THSZERO5
DECL|DSI_WPCR3_THSZERO6_Msk|macro|DSI_WPCR3_THSZERO6_Msk
DECL|DSI_WPCR3_THSZERO6_Pos|macro|DSI_WPCR3_THSZERO6_Pos
DECL|DSI_WPCR3_THSZERO6|macro|DSI_WPCR3_THSZERO6
DECL|DSI_WPCR3_THSZERO7_Msk|macro|DSI_WPCR3_THSZERO7_Msk
DECL|DSI_WPCR3_THSZERO7_Pos|macro|DSI_WPCR3_THSZERO7_Pos
DECL|DSI_WPCR3_THSZERO7|macro|DSI_WPCR3_THSZERO7
DECL|DSI_WPCR3_THSZERO_Msk|macro|DSI_WPCR3_THSZERO_Msk
DECL|DSI_WPCR3_THSZERO_Pos|macro|DSI_WPCR3_THSZERO_Pos
DECL|DSI_WPCR3_THSZERO|macro|DSI_WPCR3_THSZERO
DECL|DSI_WPCR3_TLPXC0_Msk|macro|DSI_WPCR3_TLPXC0_Msk
DECL|DSI_WPCR3_TLPXC0_Pos|macro|DSI_WPCR3_TLPXC0_Pos
DECL|DSI_WPCR3_TLPXC0|macro|DSI_WPCR3_TLPXC0
DECL|DSI_WPCR3_TLPXC1_Msk|macro|DSI_WPCR3_TLPXC1_Msk
DECL|DSI_WPCR3_TLPXC1_Pos|macro|DSI_WPCR3_TLPXC1_Pos
DECL|DSI_WPCR3_TLPXC1|macro|DSI_WPCR3_TLPXC1
DECL|DSI_WPCR3_TLPXC2_Msk|macro|DSI_WPCR3_TLPXC2_Msk
DECL|DSI_WPCR3_TLPXC2_Pos|macro|DSI_WPCR3_TLPXC2_Pos
DECL|DSI_WPCR3_TLPXC2|macro|DSI_WPCR3_TLPXC2
DECL|DSI_WPCR3_TLPXC3_Msk|macro|DSI_WPCR3_TLPXC3_Msk
DECL|DSI_WPCR3_TLPXC3_Pos|macro|DSI_WPCR3_TLPXC3_Pos
DECL|DSI_WPCR3_TLPXC3|macro|DSI_WPCR3_TLPXC3
DECL|DSI_WPCR3_TLPXC4_Msk|macro|DSI_WPCR3_TLPXC4_Msk
DECL|DSI_WPCR3_TLPXC4_Pos|macro|DSI_WPCR3_TLPXC4_Pos
DECL|DSI_WPCR3_TLPXC4|macro|DSI_WPCR3_TLPXC4
DECL|DSI_WPCR3_TLPXC5_Msk|macro|DSI_WPCR3_TLPXC5_Msk
DECL|DSI_WPCR3_TLPXC5_Pos|macro|DSI_WPCR3_TLPXC5_Pos
DECL|DSI_WPCR3_TLPXC5|macro|DSI_WPCR3_TLPXC5
DECL|DSI_WPCR3_TLPXC6_Msk|macro|DSI_WPCR3_TLPXC6_Msk
DECL|DSI_WPCR3_TLPXC6_Pos|macro|DSI_WPCR3_TLPXC6_Pos
DECL|DSI_WPCR3_TLPXC6|macro|DSI_WPCR3_TLPXC6
DECL|DSI_WPCR3_TLPXC7_Msk|macro|DSI_WPCR3_TLPXC7_Msk
DECL|DSI_WPCR3_TLPXC7_Pos|macro|DSI_WPCR3_TLPXC7_Pos
DECL|DSI_WPCR3_TLPXC7|macro|DSI_WPCR3_TLPXC7
DECL|DSI_WPCR3_TLPXC_Msk|macro|DSI_WPCR3_TLPXC_Msk
DECL|DSI_WPCR3_TLPXC_Pos|macro|DSI_WPCR3_TLPXC_Pos
DECL|DSI_WPCR3_TLPXC|macro|DSI_WPCR3_TLPXC
DECL|DSI_WPCR3_TLPXD0_Msk|macro|DSI_WPCR3_TLPXD0_Msk
DECL|DSI_WPCR3_TLPXD0_Pos|macro|DSI_WPCR3_TLPXD0_Pos
DECL|DSI_WPCR3_TLPXD0|macro|DSI_WPCR3_TLPXD0
DECL|DSI_WPCR3_TLPXD1_Msk|macro|DSI_WPCR3_TLPXD1_Msk
DECL|DSI_WPCR3_TLPXD1_Pos|macro|DSI_WPCR3_TLPXD1_Pos
DECL|DSI_WPCR3_TLPXD1|macro|DSI_WPCR3_TLPXD1
DECL|DSI_WPCR3_TLPXD2_Msk|macro|DSI_WPCR3_TLPXD2_Msk
DECL|DSI_WPCR3_TLPXD2_Pos|macro|DSI_WPCR3_TLPXD2_Pos
DECL|DSI_WPCR3_TLPXD2|macro|DSI_WPCR3_TLPXD2
DECL|DSI_WPCR3_TLPXD3_Msk|macro|DSI_WPCR3_TLPXD3_Msk
DECL|DSI_WPCR3_TLPXD3_Pos|macro|DSI_WPCR3_TLPXD3_Pos
DECL|DSI_WPCR3_TLPXD3|macro|DSI_WPCR3_TLPXD3
DECL|DSI_WPCR3_TLPXD4_Msk|macro|DSI_WPCR3_TLPXD4_Msk
DECL|DSI_WPCR3_TLPXD4_Pos|macro|DSI_WPCR3_TLPXD4_Pos
DECL|DSI_WPCR3_TLPXD4|macro|DSI_WPCR3_TLPXD4
DECL|DSI_WPCR3_TLPXD5_Msk|macro|DSI_WPCR3_TLPXD5_Msk
DECL|DSI_WPCR3_TLPXD5_Pos|macro|DSI_WPCR3_TLPXD5_Pos
DECL|DSI_WPCR3_TLPXD5|macro|DSI_WPCR3_TLPXD5
DECL|DSI_WPCR3_TLPXD6_Msk|macro|DSI_WPCR3_TLPXD6_Msk
DECL|DSI_WPCR3_TLPXD6_Pos|macro|DSI_WPCR3_TLPXD6_Pos
DECL|DSI_WPCR3_TLPXD6|macro|DSI_WPCR3_TLPXD6
DECL|DSI_WPCR3_TLPXD7_Msk|macro|DSI_WPCR3_TLPXD7_Msk
DECL|DSI_WPCR3_TLPXD7_Pos|macro|DSI_WPCR3_TLPXD7_Pos
DECL|DSI_WPCR3_TLPXD7|macro|DSI_WPCR3_TLPXD7
DECL|DSI_WPCR3_TLPXD_Msk|macro|DSI_WPCR3_TLPXD_Msk
DECL|DSI_WPCR3_TLPXD_Pos|macro|DSI_WPCR3_TLPXD_Pos
DECL|DSI_WPCR3_TLPXD|macro|DSI_WPCR3_TLPXD
DECL|DSI_WPCR4_TCLKPOST0_Msk|macro|DSI_WPCR4_TCLKPOST0_Msk
DECL|DSI_WPCR4_TCLKPOST0_Pos|macro|DSI_WPCR4_TCLKPOST0_Pos
DECL|DSI_WPCR4_TCLKPOST0|macro|DSI_WPCR4_TCLKPOST0
DECL|DSI_WPCR4_TCLKPOST1_Msk|macro|DSI_WPCR4_TCLKPOST1_Msk
DECL|DSI_WPCR4_TCLKPOST1_Pos|macro|DSI_WPCR4_TCLKPOST1_Pos
DECL|DSI_WPCR4_TCLKPOST1|macro|DSI_WPCR4_TCLKPOST1
DECL|DSI_WPCR4_TCLKPOST2_Msk|macro|DSI_WPCR4_TCLKPOST2_Msk
DECL|DSI_WPCR4_TCLKPOST2_Pos|macro|DSI_WPCR4_TCLKPOST2_Pos
DECL|DSI_WPCR4_TCLKPOST2|macro|DSI_WPCR4_TCLKPOST2
DECL|DSI_WPCR4_TCLKPOST3_Msk|macro|DSI_WPCR4_TCLKPOST3_Msk
DECL|DSI_WPCR4_TCLKPOST3_Pos|macro|DSI_WPCR4_TCLKPOST3_Pos
DECL|DSI_WPCR4_TCLKPOST3|macro|DSI_WPCR4_TCLKPOST3
DECL|DSI_WPCR4_TCLKPOST4_Msk|macro|DSI_WPCR4_TCLKPOST4_Msk
DECL|DSI_WPCR4_TCLKPOST4_Pos|macro|DSI_WPCR4_TCLKPOST4_Pos
DECL|DSI_WPCR4_TCLKPOST4|macro|DSI_WPCR4_TCLKPOST4
DECL|DSI_WPCR4_TCLKPOST5_Msk|macro|DSI_WPCR4_TCLKPOST5_Msk
DECL|DSI_WPCR4_TCLKPOST5_Pos|macro|DSI_WPCR4_TCLKPOST5_Pos
DECL|DSI_WPCR4_TCLKPOST5|macro|DSI_WPCR4_TCLKPOST5
DECL|DSI_WPCR4_TCLKPOST6_Msk|macro|DSI_WPCR4_TCLKPOST6_Msk
DECL|DSI_WPCR4_TCLKPOST6_Pos|macro|DSI_WPCR4_TCLKPOST6_Pos
DECL|DSI_WPCR4_TCLKPOST6|macro|DSI_WPCR4_TCLKPOST6
DECL|DSI_WPCR4_TCLKPOST7_Msk|macro|DSI_WPCR4_TCLKPOST7_Msk
DECL|DSI_WPCR4_TCLKPOST7_Pos|macro|DSI_WPCR4_TCLKPOST7_Pos
DECL|DSI_WPCR4_TCLKPOST7|macro|DSI_WPCR4_TCLKPOST7
DECL|DSI_WPCR4_TCLKPOST_Msk|macro|DSI_WPCR4_TCLKPOST_Msk
DECL|DSI_WPCR4_TCLKPOST_Pos|macro|DSI_WPCR4_TCLKPOST_Pos
DECL|DSI_WPCR4_TCLKPOST|macro|DSI_WPCR4_TCLKPOST
DECL|DSI_WRPCR_PLLEN_Msk|macro|DSI_WRPCR_PLLEN_Msk
DECL|DSI_WRPCR_PLLEN_Pos|macro|DSI_WRPCR_PLLEN_Pos
DECL|DSI_WRPCR_PLLEN|macro|DSI_WRPCR_PLLEN
DECL|DSI_WRPCR_PLL_IDF0_Msk|macro|DSI_WRPCR_PLL_IDF0_Msk
DECL|DSI_WRPCR_PLL_IDF0_Pos|macro|DSI_WRPCR_PLL_IDF0_Pos
DECL|DSI_WRPCR_PLL_IDF0|macro|DSI_WRPCR_PLL_IDF0
DECL|DSI_WRPCR_PLL_IDF1_Msk|macro|DSI_WRPCR_PLL_IDF1_Msk
DECL|DSI_WRPCR_PLL_IDF1_Pos|macro|DSI_WRPCR_PLL_IDF1_Pos
DECL|DSI_WRPCR_PLL_IDF1|macro|DSI_WRPCR_PLL_IDF1
DECL|DSI_WRPCR_PLL_IDF2_Msk|macro|DSI_WRPCR_PLL_IDF2_Msk
DECL|DSI_WRPCR_PLL_IDF2_Pos|macro|DSI_WRPCR_PLL_IDF2_Pos
DECL|DSI_WRPCR_PLL_IDF2|macro|DSI_WRPCR_PLL_IDF2
DECL|DSI_WRPCR_PLL_IDF3_Msk|macro|DSI_WRPCR_PLL_IDF3_Msk
DECL|DSI_WRPCR_PLL_IDF3_Pos|macro|DSI_WRPCR_PLL_IDF3_Pos
DECL|DSI_WRPCR_PLL_IDF3|macro|DSI_WRPCR_PLL_IDF3
DECL|DSI_WRPCR_PLL_IDF_Msk|macro|DSI_WRPCR_PLL_IDF_Msk
DECL|DSI_WRPCR_PLL_IDF_Pos|macro|DSI_WRPCR_PLL_IDF_Pos
DECL|DSI_WRPCR_PLL_IDF|macro|DSI_WRPCR_PLL_IDF
DECL|DSI_WRPCR_PLL_NDIV0_Msk|macro|DSI_WRPCR_PLL_NDIV0_Msk
DECL|DSI_WRPCR_PLL_NDIV0_Pos|macro|DSI_WRPCR_PLL_NDIV0_Pos
DECL|DSI_WRPCR_PLL_NDIV0|macro|DSI_WRPCR_PLL_NDIV0
DECL|DSI_WRPCR_PLL_NDIV1_Msk|macro|DSI_WRPCR_PLL_NDIV1_Msk
DECL|DSI_WRPCR_PLL_NDIV1_Pos|macro|DSI_WRPCR_PLL_NDIV1_Pos
DECL|DSI_WRPCR_PLL_NDIV1|macro|DSI_WRPCR_PLL_NDIV1
DECL|DSI_WRPCR_PLL_NDIV2_Msk|macro|DSI_WRPCR_PLL_NDIV2_Msk
DECL|DSI_WRPCR_PLL_NDIV2_Pos|macro|DSI_WRPCR_PLL_NDIV2_Pos
DECL|DSI_WRPCR_PLL_NDIV2|macro|DSI_WRPCR_PLL_NDIV2
DECL|DSI_WRPCR_PLL_NDIV3_Msk|macro|DSI_WRPCR_PLL_NDIV3_Msk
DECL|DSI_WRPCR_PLL_NDIV3_Pos|macro|DSI_WRPCR_PLL_NDIV3_Pos
DECL|DSI_WRPCR_PLL_NDIV3|macro|DSI_WRPCR_PLL_NDIV3
DECL|DSI_WRPCR_PLL_NDIV4_Msk|macro|DSI_WRPCR_PLL_NDIV4_Msk
DECL|DSI_WRPCR_PLL_NDIV4_Pos|macro|DSI_WRPCR_PLL_NDIV4_Pos
DECL|DSI_WRPCR_PLL_NDIV4|macro|DSI_WRPCR_PLL_NDIV4
DECL|DSI_WRPCR_PLL_NDIV5_Msk|macro|DSI_WRPCR_PLL_NDIV5_Msk
DECL|DSI_WRPCR_PLL_NDIV5_Pos|macro|DSI_WRPCR_PLL_NDIV5_Pos
DECL|DSI_WRPCR_PLL_NDIV5|macro|DSI_WRPCR_PLL_NDIV5
DECL|DSI_WRPCR_PLL_NDIV6_Msk|macro|DSI_WRPCR_PLL_NDIV6_Msk
DECL|DSI_WRPCR_PLL_NDIV6_Pos|macro|DSI_WRPCR_PLL_NDIV6_Pos
DECL|DSI_WRPCR_PLL_NDIV6|macro|DSI_WRPCR_PLL_NDIV6
DECL|DSI_WRPCR_PLL_NDIV_Msk|macro|DSI_WRPCR_PLL_NDIV_Msk
DECL|DSI_WRPCR_PLL_NDIV_Pos|macro|DSI_WRPCR_PLL_NDIV_Pos
DECL|DSI_WRPCR_PLL_NDIV|macro|DSI_WRPCR_PLL_NDIV
DECL|DSI_WRPCR_PLL_ODF0_Msk|macro|DSI_WRPCR_PLL_ODF0_Msk
DECL|DSI_WRPCR_PLL_ODF0_Pos|macro|DSI_WRPCR_PLL_ODF0_Pos
DECL|DSI_WRPCR_PLL_ODF0|macro|DSI_WRPCR_PLL_ODF0
DECL|DSI_WRPCR_PLL_ODF1_Msk|macro|DSI_WRPCR_PLL_ODF1_Msk
DECL|DSI_WRPCR_PLL_ODF1_Pos|macro|DSI_WRPCR_PLL_ODF1_Pos
DECL|DSI_WRPCR_PLL_ODF1|macro|DSI_WRPCR_PLL_ODF1
DECL|DSI_WRPCR_PLL_ODF_Msk|macro|DSI_WRPCR_PLL_ODF_Msk
DECL|DSI_WRPCR_PLL_ODF_Pos|macro|DSI_WRPCR_PLL_ODF_Pos
DECL|DSI_WRPCR_PLL_ODF|macro|DSI_WRPCR_PLL_ODF
DECL|DSI_WRPCR_REGEN_Msk|macro|DSI_WRPCR_REGEN_Msk
DECL|DSI_WRPCR_REGEN_Pos|macro|DSI_WRPCR_REGEN_Pos
DECL|DSI_WRPCR_REGEN|macro|DSI_WRPCR_REGEN
DECL|DSI|macro|DSI
DECL|DSTS|member|__IO uint32_t DSTS; /*!< dev Status Register (RO) 808h */
DECL|DTHRCTL|member|__IO uint32_t DTHRCTL; /*!< dev threshold 830h */
DECL|DTIMER|member|__IO uint32_t DTIMER; /*!< SDIO data timer register, Address offset: 0x24 */
DECL|DTXFSTS|member|__IO uint32_t DTXFSTS; /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
DECL|DVBUSDIS|member|__IO uint32_t DVBUSDIS; /*!< dev VBUS discharge Register 828h */
DECL|DVBUSPULSE|member|__IO uint32_t DVBUSPULSE; /*!< dev VBUS Pulse Register 82Ch */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /*!< 12 Cortex-M4 Debug Monitor Interrupt */
DECL|ECCR|member|__IO uint32_t ECCR; /*!< NAND Flash ECC result registers, Address offset: 0x94 */
DECL|EGR|member|__IO uint32_t EGR; /*!< TIM event generation register, Address offset: 0x14 */
DECL|EMR|member|__IO uint32_t EMR; /*!< EXTI Event mask register, Address offset: 0x04 */
DECL|ESCR|member|__IO uint32_t ESCR; /*!< DCMI embedded synchronization code register, Address offset: 0x18 */
DECL|ESR|member|__IO uint32_t ESR; /*!< CAN error status register, Address offset: 0x18 */
DECL|ESUR|member|__IO uint32_t ESUR; /*!< DCMI embedded synchronization unmask register, Address offset: 0x1C */
DECL|ETH_BASE|macro|ETH_BASE
DECL|ETH_DMABMR_AAB_Msk|macro|ETH_DMABMR_AAB_Msk
DECL|ETH_DMABMR_AAB_Pos|macro|ETH_DMABMR_AAB_Pos
DECL|ETH_DMABMR_AAB|macro|ETH_DMABMR_AAB
DECL|ETH_DMABMR_DA_Msk|macro|ETH_DMABMR_DA_Msk
DECL|ETH_DMABMR_DA_Pos|macro|ETH_DMABMR_DA_Pos
DECL|ETH_DMABMR_DA|macro|ETH_DMABMR_DA
DECL|ETH_DMABMR_DSL_Msk|macro|ETH_DMABMR_DSL_Msk
DECL|ETH_DMABMR_DSL_Pos|macro|ETH_DMABMR_DSL_Pos
DECL|ETH_DMABMR_DSL|macro|ETH_DMABMR_DSL
DECL|ETH_DMABMR_EDE_Msk|macro|ETH_DMABMR_EDE_Msk
DECL|ETH_DMABMR_EDE_Pos|macro|ETH_DMABMR_EDE_Pos
DECL|ETH_DMABMR_EDE|macro|ETH_DMABMR_EDE
DECL|ETH_DMABMR_FB_Msk|macro|ETH_DMABMR_FB_Msk
DECL|ETH_DMABMR_FB_Pos|macro|ETH_DMABMR_FB_Pos
DECL|ETH_DMABMR_FB|macro|ETH_DMABMR_FB
DECL|ETH_DMABMR_FPM_Msk|macro|ETH_DMABMR_FPM_Msk
DECL|ETH_DMABMR_FPM_Pos|macro|ETH_DMABMR_FPM_Pos
DECL|ETH_DMABMR_FPM|macro|ETH_DMABMR_FPM
DECL|ETH_DMABMR_PBL_16Beat|macro|ETH_DMABMR_PBL_16Beat
DECL|ETH_DMABMR_PBL_1Beat|macro|ETH_DMABMR_PBL_1Beat
DECL|ETH_DMABMR_PBL_2Beat|macro|ETH_DMABMR_PBL_2Beat
DECL|ETH_DMABMR_PBL_32Beat|macro|ETH_DMABMR_PBL_32Beat
DECL|ETH_DMABMR_PBL_4Beat|macro|ETH_DMABMR_PBL_4Beat
DECL|ETH_DMABMR_PBL_4xPBL_128Beat|macro|ETH_DMABMR_PBL_4xPBL_128Beat
DECL|ETH_DMABMR_PBL_4xPBL_16Beat|macro|ETH_DMABMR_PBL_4xPBL_16Beat
DECL|ETH_DMABMR_PBL_4xPBL_32Beat|macro|ETH_DMABMR_PBL_4xPBL_32Beat
DECL|ETH_DMABMR_PBL_4xPBL_4Beat|macro|ETH_DMABMR_PBL_4xPBL_4Beat
DECL|ETH_DMABMR_PBL_4xPBL_64Beat|macro|ETH_DMABMR_PBL_4xPBL_64Beat
DECL|ETH_DMABMR_PBL_4xPBL_8Beat|macro|ETH_DMABMR_PBL_4xPBL_8Beat
DECL|ETH_DMABMR_PBL_8Beat|macro|ETH_DMABMR_PBL_8Beat
DECL|ETH_DMABMR_PBL_Msk|macro|ETH_DMABMR_PBL_Msk
DECL|ETH_DMABMR_PBL_Pos|macro|ETH_DMABMR_PBL_Pos
DECL|ETH_DMABMR_PBL|macro|ETH_DMABMR_PBL
DECL|ETH_DMABMR_RDP_16Beat|macro|ETH_DMABMR_RDP_16Beat
DECL|ETH_DMABMR_RDP_1Beat|macro|ETH_DMABMR_RDP_1Beat
DECL|ETH_DMABMR_RDP_2Beat|macro|ETH_DMABMR_RDP_2Beat
DECL|ETH_DMABMR_RDP_32Beat|macro|ETH_DMABMR_RDP_32Beat
DECL|ETH_DMABMR_RDP_4Beat|macro|ETH_DMABMR_RDP_4Beat
DECL|ETH_DMABMR_RDP_4xPBL_128Beat|macro|ETH_DMABMR_RDP_4xPBL_128Beat
DECL|ETH_DMABMR_RDP_4xPBL_16Beat|macro|ETH_DMABMR_RDP_4xPBL_16Beat
DECL|ETH_DMABMR_RDP_4xPBL_32Beat|macro|ETH_DMABMR_RDP_4xPBL_32Beat
DECL|ETH_DMABMR_RDP_4xPBL_4Beat|macro|ETH_DMABMR_RDP_4xPBL_4Beat
DECL|ETH_DMABMR_RDP_4xPBL_64Beat|macro|ETH_DMABMR_RDP_4xPBL_64Beat
DECL|ETH_DMABMR_RDP_4xPBL_8Beat|macro|ETH_DMABMR_RDP_4xPBL_8Beat
DECL|ETH_DMABMR_RDP_8Beat|macro|ETH_DMABMR_RDP_8Beat
DECL|ETH_DMABMR_RDP_Msk|macro|ETH_DMABMR_RDP_Msk
DECL|ETH_DMABMR_RDP_Pos|macro|ETH_DMABMR_RDP_Pos
DECL|ETH_DMABMR_RDP|macro|ETH_DMABMR_RDP
DECL|ETH_DMABMR_RTPR_1_1|macro|ETH_DMABMR_RTPR_1_1
DECL|ETH_DMABMR_RTPR_2_1|macro|ETH_DMABMR_RTPR_2_1
DECL|ETH_DMABMR_RTPR_3_1|macro|ETH_DMABMR_RTPR_3_1
DECL|ETH_DMABMR_RTPR_4_1|macro|ETH_DMABMR_RTPR_4_1
DECL|ETH_DMABMR_RTPR_Msk|macro|ETH_DMABMR_RTPR_Msk
DECL|ETH_DMABMR_RTPR_Pos|macro|ETH_DMABMR_RTPR_Pos
DECL|ETH_DMABMR_RTPR|macro|ETH_DMABMR_RTPR
DECL|ETH_DMABMR_SR_Msk|macro|ETH_DMABMR_SR_Msk
DECL|ETH_DMABMR_SR_Pos|macro|ETH_DMABMR_SR_Pos
DECL|ETH_DMABMR_SR|macro|ETH_DMABMR_SR
DECL|ETH_DMABMR_USP_Msk|macro|ETH_DMABMR_USP_Msk
DECL|ETH_DMABMR_USP_Pos|macro|ETH_DMABMR_USP_Pos
DECL|ETH_DMABMR_USP|macro|ETH_DMABMR_USP
DECL|ETH_DMACHRBAR_HRBAP_Msk|macro|ETH_DMACHRBAR_HRBAP_Msk
DECL|ETH_DMACHRBAR_HRBAP_Pos|macro|ETH_DMACHRBAR_HRBAP_Pos
DECL|ETH_DMACHRBAR_HRBAP|macro|ETH_DMACHRBAR_HRBAP
DECL|ETH_DMACHRDR_HRDAP_Msk|macro|ETH_DMACHRDR_HRDAP_Msk
DECL|ETH_DMACHRDR_HRDAP_Pos|macro|ETH_DMACHRDR_HRDAP_Pos
DECL|ETH_DMACHRDR_HRDAP|macro|ETH_DMACHRDR_HRDAP
DECL|ETH_DMACHTBAR_HTBAP_Msk|macro|ETH_DMACHTBAR_HTBAP_Msk
DECL|ETH_DMACHTBAR_HTBAP_Pos|macro|ETH_DMACHTBAR_HTBAP_Pos
DECL|ETH_DMACHTBAR_HTBAP|macro|ETH_DMACHTBAR_HTBAP
DECL|ETH_DMACHTDR_HTDAP_Msk|macro|ETH_DMACHTDR_HTDAP_Msk
DECL|ETH_DMACHTDR_HTDAP_Pos|macro|ETH_DMACHTDR_HTDAP_Pos
DECL|ETH_DMACHTDR_HTDAP|macro|ETH_DMACHTDR_HTDAP
DECL|ETH_DMAIER_AISE_Msk|macro|ETH_DMAIER_AISE_Msk
DECL|ETH_DMAIER_AISE_Pos|macro|ETH_DMAIER_AISE_Pos
DECL|ETH_DMAIER_AISE|macro|ETH_DMAIER_AISE
DECL|ETH_DMAIER_ERIE_Msk|macro|ETH_DMAIER_ERIE_Msk
DECL|ETH_DMAIER_ERIE_Pos|macro|ETH_DMAIER_ERIE_Pos
DECL|ETH_DMAIER_ERIE|macro|ETH_DMAIER_ERIE
DECL|ETH_DMAIER_ETIE_Msk|macro|ETH_DMAIER_ETIE_Msk
DECL|ETH_DMAIER_ETIE_Pos|macro|ETH_DMAIER_ETIE_Pos
DECL|ETH_DMAIER_ETIE|macro|ETH_DMAIER_ETIE
DECL|ETH_DMAIER_FBEIE_Msk|macro|ETH_DMAIER_FBEIE_Msk
DECL|ETH_DMAIER_FBEIE_Pos|macro|ETH_DMAIER_FBEIE_Pos
DECL|ETH_DMAIER_FBEIE|macro|ETH_DMAIER_FBEIE
DECL|ETH_DMAIER_NISE_Msk|macro|ETH_DMAIER_NISE_Msk
DECL|ETH_DMAIER_NISE_Pos|macro|ETH_DMAIER_NISE_Pos
DECL|ETH_DMAIER_NISE|macro|ETH_DMAIER_NISE
DECL|ETH_DMAIER_RBUIE_Msk|macro|ETH_DMAIER_RBUIE_Msk
DECL|ETH_DMAIER_RBUIE_Pos|macro|ETH_DMAIER_RBUIE_Pos
DECL|ETH_DMAIER_RBUIE|macro|ETH_DMAIER_RBUIE
DECL|ETH_DMAIER_RIE_Msk|macro|ETH_DMAIER_RIE_Msk
DECL|ETH_DMAIER_RIE_Pos|macro|ETH_DMAIER_RIE_Pos
DECL|ETH_DMAIER_RIE|macro|ETH_DMAIER_RIE
DECL|ETH_DMAIER_ROIE_Msk|macro|ETH_DMAIER_ROIE_Msk
DECL|ETH_DMAIER_ROIE_Pos|macro|ETH_DMAIER_ROIE_Pos
DECL|ETH_DMAIER_ROIE|macro|ETH_DMAIER_ROIE
DECL|ETH_DMAIER_RPSIE_Msk|macro|ETH_DMAIER_RPSIE_Msk
DECL|ETH_DMAIER_RPSIE_Pos|macro|ETH_DMAIER_RPSIE_Pos
DECL|ETH_DMAIER_RPSIE|macro|ETH_DMAIER_RPSIE
DECL|ETH_DMAIER_RWTIE_Msk|macro|ETH_DMAIER_RWTIE_Msk
DECL|ETH_DMAIER_RWTIE_Pos|macro|ETH_DMAIER_RWTIE_Pos
DECL|ETH_DMAIER_RWTIE|macro|ETH_DMAIER_RWTIE
DECL|ETH_DMAIER_TBUIE_Msk|macro|ETH_DMAIER_TBUIE_Msk
DECL|ETH_DMAIER_TBUIE_Pos|macro|ETH_DMAIER_TBUIE_Pos
DECL|ETH_DMAIER_TBUIE|macro|ETH_DMAIER_TBUIE
DECL|ETH_DMAIER_TIE_Msk|macro|ETH_DMAIER_TIE_Msk
DECL|ETH_DMAIER_TIE_Pos|macro|ETH_DMAIER_TIE_Pos
DECL|ETH_DMAIER_TIE|macro|ETH_DMAIER_TIE
DECL|ETH_DMAIER_TJTIE_Msk|macro|ETH_DMAIER_TJTIE_Msk
DECL|ETH_DMAIER_TJTIE_Pos|macro|ETH_DMAIER_TJTIE_Pos
DECL|ETH_DMAIER_TJTIE|macro|ETH_DMAIER_TJTIE
DECL|ETH_DMAIER_TPSIE_Msk|macro|ETH_DMAIER_TPSIE_Msk
DECL|ETH_DMAIER_TPSIE_Pos|macro|ETH_DMAIER_TPSIE_Pos
DECL|ETH_DMAIER_TPSIE|macro|ETH_DMAIER_TPSIE
DECL|ETH_DMAIER_TUIE_Msk|macro|ETH_DMAIER_TUIE_Msk
DECL|ETH_DMAIER_TUIE_Pos|macro|ETH_DMAIER_TUIE_Pos
DECL|ETH_DMAIER_TUIE|macro|ETH_DMAIER_TUIE
DECL|ETH_DMAMFBOCR_MFA_Msk|macro|ETH_DMAMFBOCR_MFA_Msk
DECL|ETH_DMAMFBOCR_MFA_Pos|macro|ETH_DMAMFBOCR_MFA_Pos
DECL|ETH_DMAMFBOCR_MFA|macro|ETH_DMAMFBOCR_MFA
DECL|ETH_DMAMFBOCR_MFC_Msk|macro|ETH_DMAMFBOCR_MFC_Msk
DECL|ETH_DMAMFBOCR_MFC_Pos|macro|ETH_DMAMFBOCR_MFC_Pos
DECL|ETH_DMAMFBOCR_MFC|macro|ETH_DMAMFBOCR_MFC
DECL|ETH_DMAMFBOCR_OFOC_Msk|macro|ETH_DMAMFBOCR_OFOC_Msk
DECL|ETH_DMAMFBOCR_OFOC_Pos|macro|ETH_DMAMFBOCR_OFOC_Pos
DECL|ETH_DMAMFBOCR_OFOC|macro|ETH_DMAMFBOCR_OFOC
DECL|ETH_DMAMFBOCR_OMFC_Msk|macro|ETH_DMAMFBOCR_OMFC_Msk
DECL|ETH_DMAMFBOCR_OMFC_Pos|macro|ETH_DMAMFBOCR_OMFC_Pos
DECL|ETH_DMAMFBOCR_OMFC|macro|ETH_DMAMFBOCR_OMFC
DECL|ETH_DMAOMR_DFRF_Msk|macro|ETH_DMAOMR_DFRF_Msk
DECL|ETH_DMAOMR_DFRF_Pos|macro|ETH_DMAOMR_DFRF_Pos
DECL|ETH_DMAOMR_DFRF|macro|ETH_DMAOMR_DFRF
DECL|ETH_DMAOMR_DTCEFD_Msk|macro|ETH_DMAOMR_DTCEFD_Msk
DECL|ETH_DMAOMR_DTCEFD_Pos|macro|ETH_DMAOMR_DTCEFD_Pos
DECL|ETH_DMAOMR_DTCEFD|macro|ETH_DMAOMR_DTCEFD
DECL|ETH_DMAOMR_FEF_Msk|macro|ETH_DMAOMR_FEF_Msk
DECL|ETH_DMAOMR_FEF_Pos|macro|ETH_DMAOMR_FEF_Pos
DECL|ETH_DMAOMR_FEF|macro|ETH_DMAOMR_FEF
DECL|ETH_DMAOMR_FTF_Msk|macro|ETH_DMAOMR_FTF_Msk
DECL|ETH_DMAOMR_FTF_Pos|macro|ETH_DMAOMR_FTF_Pos
DECL|ETH_DMAOMR_FTF|macro|ETH_DMAOMR_FTF
DECL|ETH_DMAOMR_FUGF_Msk|macro|ETH_DMAOMR_FUGF_Msk
DECL|ETH_DMAOMR_FUGF_Pos|macro|ETH_DMAOMR_FUGF_Pos
DECL|ETH_DMAOMR_FUGF|macro|ETH_DMAOMR_FUGF
DECL|ETH_DMAOMR_OSF_Msk|macro|ETH_DMAOMR_OSF_Msk
DECL|ETH_DMAOMR_OSF_Pos|macro|ETH_DMAOMR_OSF_Pos
DECL|ETH_DMAOMR_OSF|macro|ETH_DMAOMR_OSF
DECL|ETH_DMAOMR_RSF_Msk|macro|ETH_DMAOMR_RSF_Msk
DECL|ETH_DMAOMR_RSF_Pos|macro|ETH_DMAOMR_RSF_Pos
DECL|ETH_DMAOMR_RSF|macro|ETH_DMAOMR_RSF
DECL|ETH_DMAOMR_RTC_128Bytes|macro|ETH_DMAOMR_RTC_128Bytes
DECL|ETH_DMAOMR_RTC_32Bytes|macro|ETH_DMAOMR_RTC_32Bytes
DECL|ETH_DMAOMR_RTC_64Bytes|macro|ETH_DMAOMR_RTC_64Bytes
DECL|ETH_DMAOMR_RTC_96Bytes|macro|ETH_DMAOMR_RTC_96Bytes
DECL|ETH_DMAOMR_RTC_Msk|macro|ETH_DMAOMR_RTC_Msk
DECL|ETH_DMAOMR_RTC_Pos|macro|ETH_DMAOMR_RTC_Pos
DECL|ETH_DMAOMR_RTC|macro|ETH_DMAOMR_RTC
DECL|ETH_DMAOMR_SR_Msk|macro|ETH_DMAOMR_SR_Msk
DECL|ETH_DMAOMR_SR_Pos|macro|ETH_DMAOMR_SR_Pos
DECL|ETH_DMAOMR_SR|macro|ETH_DMAOMR_SR
DECL|ETH_DMAOMR_ST_Msk|macro|ETH_DMAOMR_ST_Msk
DECL|ETH_DMAOMR_ST_Pos|macro|ETH_DMAOMR_ST_Pos
DECL|ETH_DMAOMR_ST|macro|ETH_DMAOMR_ST
DECL|ETH_DMAOMR_TSF_Msk|macro|ETH_DMAOMR_TSF_Msk
DECL|ETH_DMAOMR_TSF_Pos|macro|ETH_DMAOMR_TSF_Pos
DECL|ETH_DMAOMR_TSF|macro|ETH_DMAOMR_TSF
DECL|ETH_DMAOMR_TTC_128Bytes|macro|ETH_DMAOMR_TTC_128Bytes
DECL|ETH_DMAOMR_TTC_16Bytes|macro|ETH_DMAOMR_TTC_16Bytes
DECL|ETH_DMAOMR_TTC_192Bytes|macro|ETH_DMAOMR_TTC_192Bytes
DECL|ETH_DMAOMR_TTC_24Bytes|macro|ETH_DMAOMR_TTC_24Bytes
DECL|ETH_DMAOMR_TTC_256Bytes|macro|ETH_DMAOMR_TTC_256Bytes
DECL|ETH_DMAOMR_TTC_32Bytes|macro|ETH_DMAOMR_TTC_32Bytes
DECL|ETH_DMAOMR_TTC_40Bytes|macro|ETH_DMAOMR_TTC_40Bytes
DECL|ETH_DMAOMR_TTC_64Bytes|macro|ETH_DMAOMR_TTC_64Bytes
DECL|ETH_DMAOMR_TTC_Msk|macro|ETH_DMAOMR_TTC_Msk
DECL|ETH_DMAOMR_TTC_Pos|macro|ETH_DMAOMR_TTC_Pos
DECL|ETH_DMAOMR_TTC|macro|ETH_DMAOMR_TTC
DECL|ETH_DMARDLAR_SRL_Msk|macro|ETH_DMARDLAR_SRL_Msk
DECL|ETH_DMARDLAR_SRL_Pos|macro|ETH_DMARDLAR_SRL_Pos
DECL|ETH_DMARDLAR_SRL|macro|ETH_DMARDLAR_SRL
DECL|ETH_DMARPDR_RPD_Msk|macro|ETH_DMARPDR_RPD_Msk
DECL|ETH_DMARPDR_RPD_Pos|macro|ETH_DMARPDR_RPD_Pos
DECL|ETH_DMARPDR_RPD|macro|ETH_DMARPDR_RPD
DECL|ETH_DMASR_AIS_Msk|macro|ETH_DMASR_AIS_Msk
DECL|ETH_DMASR_AIS_Pos|macro|ETH_DMASR_AIS_Pos
DECL|ETH_DMASR_AIS|macro|ETH_DMASR_AIS
DECL|ETH_DMASR_EBS_DataTransfTx_Msk|macro|ETH_DMASR_EBS_DataTransfTx_Msk
DECL|ETH_DMASR_EBS_DataTransfTx_Pos|macro|ETH_DMASR_EBS_DataTransfTx_Pos
DECL|ETH_DMASR_EBS_DataTransfTx|macro|ETH_DMASR_EBS_DataTransfTx
DECL|ETH_DMASR_EBS_DescAccess_Msk|macro|ETH_DMASR_EBS_DescAccess_Msk
DECL|ETH_DMASR_EBS_DescAccess_Pos|macro|ETH_DMASR_EBS_DescAccess_Pos
DECL|ETH_DMASR_EBS_DescAccess|macro|ETH_DMASR_EBS_DescAccess
DECL|ETH_DMASR_EBS_Msk|macro|ETH_DMASR_EBS_Msk
DECL|ETH_DMASR_EBS_Pos|macro|ETH_DMASR_EBS_Pos
DECL|ETH_DMASR_EBS_ReadTransf_Msk|macro|ETH_DMASR_EBS_ReadTransf_Msk
DECL|ETH_DMASR_EBS_ReadTransf_Pos|macro|ETH_DMASR_EBS_ReadTransf_Pos
DECL|ETH_DMASR_EBS_ReadTransf|macro|ETH_DMASR_EBS_ReadTransf
DECL|ETH_DMASR_EBS|macro|ETH_DMASR_EBS
DECL|ETH_DMASR_ERS_Msk|macro|ETH_DMASR_ERS_Msk
DECL|ETH_DMASR_ERS_Pos|macro|ETH_DMASR_ERS_Pos
DECL|ETH_DMASR_ERS|macro|ETH_DMASR_ERS
DECL|ETH_DMASR_ETS_Msk|macro|ETH_DMASR_ETS_Msk
DECL|ETH_DMASR_ETS_Pos|macro|ETH_DMASR_ETS_Pos
DECL|ETH_DMASR_ETS|macro|ETH_DMASR_ETS
DECL|ETH_DMASR_FBES_Msk|macro|ETH_DMASR_FBES_Msk
DECL|ETH_DMASR_FBES_Pos|macro|ETH_DMASR_FBES_Pos
DECL|ETH_DMASR_FBES|macro|ETH_DMASR_FBES
DECL|ETH_DMASR_MMCS_Msk|macro|ETH_DMASR_MMCS_Msk
DECL|ETH_DMASR_MMCS_Pos|macro|ETH_DMASR_MMCS_Pos
DECL|ETH_DMASR_MMCS|macro|ETH_DMASR_MMCS
DECL|ETH_DMASR_NIS_Msk|macro|ETH_DMASR_NIS_Msk
DECL|ETH_DMASR_NIS_Pos|macro|ETH_DMASR_NIS_Pos
DECL|ETH_DMASR_NIS|macro|ETH_DMASR_NIS
DECL|ETH_DMASR_PMTS_Msk|macro|ETH_DMASR_PMTS_Msk
DECL|ETH_DMASR_PMTS_Pos|macro|ETH_DMASR_PMTS_Pos
DECL|ETH_DMASR_PMTS|macro|ETH_DMASR_PMTS
DECL|ETH_DMASR_RBUS_Msk|macro|ETH_DMASR_RBUS_Msk
DECL|ETH_DMASR_RBUS_Pos|macro|ETH_DMASR_RBUS_Pos
DECL|ETH_DMASR_RBUS|macro|ETH_DMASR_RBUS
DECL|ETH_DMASR_ROS_Msk|macro|ETH_DMASR_ROS_Msk
DECL|ETH_DMASR_ROS_Pos|macro|ETH_DMASR_ROS_Pos
DECL|ETH_DMASR_ROS|macro|ETH_DMASR_ROS
DECL|ETH_DMASR_RPSS_Msk|macro|ETH_DMASR_RPSS_Msk
DECL|ETH_DMASR_RPSS_Pos|macro|ETH_DMASR_RPSS_Pos
DECL|ETH_DMASR_RPSS|macro|ETH_DMASR_RPSS
DECL|ETH_DMASR_RPS_Closing_Msk|macro|ETH_DMASR_RPS_Closing_Msk
DECL|ETH_DMASR_RPS_Closing_Pos|macro|ETH_DMASR_RPS_Closing_Pos
DECL|ETH_DMASR_RPS_Closing|macro|ETH_DMASR_RPS_Closing
DECL|ETH_DMASR_RPS_Fetching_Msk|macro|ETH_DMASR_RPS_Fetching_Msk
DECL|ETH_DMASR_RPS_Fetching_Pos|macro|ETH_DMASR_RPS_Fetching_Pos
DECL|ETH_DMASR_RPS_Fetching|macro|ETH_DMASR_RPS_Fetching
DECL|ETH_DMASR_RPS_Msk|macro|ETH_DMASR_RPS_Msk
DECL|ETH_DMASR_RPS_Pos|macro|ETH_DMASR_RPS_Pos
DECL|ETH_DMASR_RPS_Queuing_Msk|macro|ETH_DMASR_RPS_Queuing_Msk
DECL|ETH_DMASR_RPS_Queuing_Pos|macro|ETH_DMASR_RPS_Queuing_Pos
DECL|ETH_DMASR_RPS_Queuing|macro|ETH_DMASR_RPS_Queuing
DECL|ETH_DMASR_RPS_Stopped|macro|ETH_DMASR_RPS_Stopped
DECL|ETH_DMASR_RPS_Suspended_Msk|macro|ETH_DMASR_RPS_Suspended_Msk
DECL|ETH_DMASR_RPS_Suspended_Pos|macro|ETH_DMASR_RPS_Suspended_Pos
DECL|ETH_DMASR_RPS_Suspended|macro|ETH_DMASR_RPS_Suspended
DECL|ETH_DMASR_RPS_Waiting_Msk|macro|ETH_DMASR_RPS_Waiting_Msk
DECL|ETH_DMASR_RPS_Waiting_Pos|macro|ETH_DMASR_RPS_Waiting_Pos
DECL|ETH_DMASR_RPS_Waiting|macro|ETH_DMASR_RPS_Waiting
DECL|ETH_DMASR_RPS|macro|ETH_DMASR_RPS
DECL|ETH_DMASR_RS_Msk|macro|ETH_DMASR_RS_Msk
DECL|ETH_DMASR_RS_Pos|macro|ETH_DMASR_RS_Pos
DECL|ETH_DMASR_RS|macro|ETH_DMASR_RS
DECL|ETH_DMASR_RWTS_Msk|macro|ETH_DMASR_RWTS_Msk
DECL|ETH_DMASR_RWTS_Pos|macro|ETH_DMASR_RWTS_Pos
DECL|ETH_DMASR_RWTS|macro|ETH_DMASR_RWTS
DECL|ETH_DMASR_TBUS_Msk|macro|ETH_DMASR_TBUS_Msk
DECL|ETH_DMASR_TBUS_Pos|macro|ETH_DMASR_TBUS_Pos
DECL|ETH_DMASR_TBUS|macro|ETH_DMASR_TBUS
DECL|ETH_DMASR_TJTS_Msk|macro|ETH_DMASR_TJTS_Msk
DECL|ETH_DMASR_TJTS_Pos|macro|ETH_DMASR_TJTS_Pos
DECL|ETH_DMASR_TJTS|macro|ETH_DMASR_TJTS
DECL|ETH_DMASR_TPSS_Msk|macro|ETH_DMASR_TPSS_Msk
DECL|ETH_DMASR_TPSS_Pos|macro|ETH_DMASR_TPSS_Pos
DECL|ETH_DMASR_TPSS|macro|ETH_DMASR_TPSS
DECL|ETH_DMASR_TPS_Closing_Msk|macro|ETH_DMASR_TPS_Closing_Msk
DECL|ETH_DMASR_TPS_Closing_Pos|macro|ETH_DMASR_TPS_Closing_Pos
DECL|ETH_DMASR_TPS_Closing|macro|ETH_DMASR_TPS_Closing
DECL|ETH_DMASR_TPS_Fetching_Msk|macro|ETH_DMASR_TPS_Fetching_Msk
DECL|ETH_DMASR_TPS_Fetching_Pos|macro|ETH_DMASR_TPS_Fetching_Pos
DECL|ETH_DMASR_TPS_Fetching|macro|ETH_DMASR_TPS_Fetching
DECL|ETH_DMASR_TPS_Msk|macro|ETH_DMASR_TPS_Msk
DECL|ETH_DMASR_TPS_Pos|macro|ETH_DMASR_TPS_Pos
DECL|ETH_DMASR_TPS_Reading_Msk|macro|ETH_DMASR_TPS_Reading_Msk
DECL|ETH_DMASR_TPS_Reading_Pos|macro|ETH_DMASR_TPS_Reading_Pos
DECL|ETH_DMASR_TPS_Reading|macro|ETH_DMASR_TPS_Reading
DECL|ETH_DMASR_TPS_Stopped|macro|ETH_DMASR_TPS_Stopped
DECL|ETH_DMASR_TPS_Suspended_Msk|macro|ETH_DMASR_TPS_Suspended_Msk
DECL|ETH_DMASR_TPS_Suspended_Pos|macro|ETH_DMASR_TPS_Suspended_Pos
DECL|ETH_DMASR_TPS_Suspended|macro|ETH_DMASR_TPS_Suspended
DECL|ETH_DMASR_TPS_Waiting_Msk|macro|ETH_DMASR_TPS_Waiting_Msk
DECL|ETH_DMASR_TPS_Waiting_Pos|macro|ETH_DMASR_TPS_Waiting_Pos
DECL|ETH_DMASR_TPS_Waiting|macro|ETH_DMASR_TPS_Waiting
DECL|ETH_DMASR_TPS|macro|ETH_DMASR_TPS
DECL|ETH_DMASR_TSTS_Msk|macro|ETH_DMASR_TSTS_Msk
DECL|ETH_DMASR_TSTS_Pos|macro|ETH_DMASR_TSTS_Pos
DECL|ETH_DMASR_TSTS|macro|ETH_DMASR_TSTS
DECL|ETH_DMASR_TS_Msk|macro|ETH_DMASR_TS_Msk
DECL|ETH_DMASR_TS_Pos|macro|ETH_DMASR_TS_Pos
DECL|ETH_DMASR_TS|macro|ETH_DMASR_TS
DECL|ETH_DMASR_TUS_Msk|macro|ETH_DMASR_TUS_Msk
DECL|ETH_DMASR_TUS_Pos|macro|ETH_DMASR_TUS_Pos
DECL|ETH_DMASR_TUS|macro|ETH_DMASR_TUS
DECL|ETH_DMATDLAR_STL_Msk|macro|ETH_DMATDLAR_STL_Msk
DECL|ETH_DMATDLAR_STL_Pos|macro|ETH_DMATDLAR_STL_Pos
DECL|ETH_DMATDLAR_STL|macro|ETH_DMATDLAR_STL
DECL|ETH_DMATPDR_TPD_Msk|macro|ETH_DMATPDR_TPD_Msk
DECL|ETH_DMATPDR_TPD_Pos|macro|ETH_DMATPDR_TPD_Pos
DECL|ETH_DMATPDR_TPD|macro|ETH_DMATPDR_TPD
DECL|ETH_DMA_BASE|macro|ETH_DMA_BASE
DECL|ETH_IRQn|enumerator|ETH_IRQn = 61, /*!< Ethernet global Interrupt */
DECL|ETH_MACA0HR_MACA0H_Msk|macro|ETH_MACA0HR_MACA0H_Msk
DECL|ETH_MACA0HR_MACA0H_Pos|macro|ETH_MACA0HR_MACA0H_Pos
DECL|ETH_MACA0HR_MACA0H|macro|ETH_MACA0HR_MACA0H
DECL|ETH_MACA0LR_MACA0L_Msk|macro|ETH_MACA0LR_MACA0L_Msk
DECL|ETH_MACA0LR_MACA0L_Pos|macro|ETH_MACA0LR_MACA0L_Pos
DECL|ETH_MACA0LR_MACA0L|macro|ETH_MACA0LR_MACA0L
DECL|ETH_MACA1HR_AE_Msk|macro|ETH_MACA1HR_AE_Msk
DECL|ETH_MACA1HR_AE_Pos|macro|ETH_MACA1HR_AE_Pos
DECL|ETH_MACA1HR_AE|macro|ETH_MACA1HR_AE
DECL|ETH_MACA1HR_MACA1H_Msk|macro|ETH_MACA1HR_MACA1H_Msk
DECL|ETH_MACA1HR_MACA1H_Pos|macro|ETH_MACA1HR_MACA1H_Pos
DECL|ETH_MACA1HR_MACA1H|macro|ETH_MACA1HR_MACA1H
DECL|ETH_MACA1HR_MBC_HBits15_8|macro|ETH_MACA1HR_MBC_HBits15_8
DECL|ETH_MACA1HR_MBC_HBits7_0|macro|ETH_MACA1HR_MBC_HBits7_0
DECL|ETH_MACA1HR_MBC_LBits15_8|macro|ETH_MACA1HR_MBC_LBits15_8
DECL|ETH_MACA1HR_MBC_LBits23_16|macro|ETH_MACA1HR_MBC_LBits23_16
DECL|ETH_MACA1HR_MBC_LBits31_24|macro|ETH_MACA1HR_MBC_LBits31_24
DECL|ETH_MACA1HR_MBC_LBits7_0|macro|ETH_MACA1HR_MBC_LBits7_0
DECL|ETH_MACA1HR_MBC_Msk|macro|ETH_MACA1HR_MBC_Msk
DECL|ETH_MACA1HR_MBC_Pos|macro|ETH_MACA1HR_MBC_Pos
DECL|ETH_MACA1HR_MBC|macro|ETH_MACA1HR_MBC
DECL|ETH_MACA1HR_SA_Msk|macro|ETH_MACA1HR_SA_Msk
DECL|ETH_MACA1HR_SA_Pos|macro|ETH_MACA1HR_SA_Pos
DECL|ETH_MACA1HR_SA|macro|ETH_MACA1HR_SA
DECL|ETH_MACA1LR_MACA1L_Msk|macro|ETH_MACA1LR_MACA1L_Msk
DECL|ETH_MACA1LR_MACA1L_Pos|macro|ETH_MACA1LR_MACA1L_Pos
DECL|ETH_MACA1LR_MACA1L|macro|ETH_MACA1LR_MACA1L
DECL|ETH_MACA2HR_AE_Msk|macro|ETH_MACA2HR_AE_Msk
DECL|ETH_MACA2HR_AE_Pos|macro|ETH_MACA2HR_AE_Pos
DECL|ETH_MACA2HR_AE|macro|ETH_MACA2HR_AE
DECL|ETH_MACA2HR_MACA2H_Msk|macro|ETH_MACA2HR_MACA2H_Msk
DECL|ETH_MACA2HR_MACA2H_Pos|macro|ETH_MACA2HR_MACA2H_Pos
DECL|ETH_MACA2HR_MACA2H|macro|ETH_MACA2HR_MACA2H
DECL|ETH_MACA2HR_MBC_HBits15_8|macro|ETH_MACA2HR_MBC_HBits15_8
DECL|ETH_MACA2HR_MBC_HBits7_0|macro|ETH_MACA2HR_MBC_HBits7_0
DECL|ETH_MACA2HR_MBC_LBits15_8|macro|ETH_MACA2HR_MBC_LBits15_8
DECL|ETH_MACA2HR_MBC_LBits23_16|macro|ETH_MACA2HR_MBC_LBits23_16
DECL|ETH_MACA2HR_MBC_LBits31_24|macro|ETH_MACA2HR_MBC_LBits31_24
DECL|ETH_MACA2HR_MBC_LBits7_0|macro|ETH_MACA2HR_MBC_LBits7_0
DECL|ETH_MACA2HR_MBC_Msk|macro|ETH_MACA2HR_MBC_Msk
DECL|ETH_MACA2HR_MBC_Pos|macro|ETH_MACA2HR_MBC_Pos
DECL|ETH_MACA2HR_MBC|macro|ETH_MACA2HR_MBC
DECL|ETH_MACA2HR_SA_Msk|macro|ETH_MACA2HR_SA_Msk
DECL|ETH_MACA2HR_SA_Pos|macro|ETH_MACA2HR_SA_Pos
DECL|ETH_MACA2HR_SA|macro|ETH_MACA2HR_SA
DECL|ETH_MACA2LR_MACA2L_Msk|macro|ETH_MACA2LR_MACA2L_Msk
DECL|ETH_MACA2LR_MACA2L_Pos|macro|ETH_MACA2LR_MACA2L_Pos
DECL|ETH_MACA2LR_MACA2L|macro|ETH_MACA2LR_MACA2L
DECL|ETH_MACA3HR_AE_Msk|macro|ETH_MACA3HR_AE_Msk
DECL|ETH_MACA3HR_AE_Pos|macro|ETH_MACA3HR_AE_Pos
DECL|ETH_MACA3HR_AE|macro|ETH_MACA3HR_AE
DECL|ETH_MACA3HR_MACA3H_Msk|macro|ETH_MACA3HR_MACA3H_Msk
DECL|ETH_MACA3HR_MACA3H_Pos|macro|ETH_MACA3HR_MACA3H_Pos
DECL|ETH_MACA3HR_MACA3H|macro|ETH_MACA3HR_MACA3H
DECL|ETH_MACA3HR_MBC_HBits15_8|macro|ETH_MACA3HR_MBC_HBits15_8
DECL|ETH_MACA3HR_MBC_HBits7_0|macro|ETH_MACA3HR_MBC_HBits7_0
DECL|ETH_MACA3HR_MBC_LBits15_8|macro|ETH_MACA3HR_MBC_LBits15_8
DECL|ETH_MACA3HR_MBC_LBits23_16|macro|ETH_MACA3HR_MBC_LBits23_16
DECL|ETH_MACA3HR_MBC_LBits31_24|macro|ETH_MACA3HR_MBC_LBits31_24
DECL|ETH_MACA3HR_MBC_LBits7_0|macro|ETH_MACA3HR_MBC_LBits7_0
DECL|ETH_MACA3HR_MBC_Msk|macro|ETH_MACA3HR_MBC_Msk
DECL|ETH_MACA3HR_MBC_Pos|macro|ETH_MACA3HR_MBC_Pos
DECL|ETH_MACA3HR_MBC|macro|ETH_MACA3HR_MBC
DECL|ETH_MACA3HR_SA_Msk|macro|ETH_MACA3HR_SA_Msk
DECL|ETH_MACA3HR_SA_Pos|macro|ETH_MACA3HR_SA_Pos
DECL|ETH_MACA3HR_SA|macro|ETH_MACA3HR_SA
DECL|ETH_MACA3LR_MACA3L_Msk|macro|ETH_MACA3LR_MACA3L_Msk
DECL|ETH_MACA3LR_MACA3L_Pos|macro|ETH_MACA3LR_MACA3L_Pos
DECL|ETH_MACA3LR_MACA3L|macro|ETH_MACA3LR_MACA3L
DECL|ETH_MACCR_APCS_Msk|macro|ETH_MACCR_APCS_Msk
DECL|ETH_MACCR_APCS_Pos|macro|ETH_MACCR_APCS_Pos
DECL|ETH_MACCR_APCS|macro|ETH_MACCR_APCS
DECL|ETH_MACCR_BL_10|macro|ETH_MACCR_BL_10
DECL|ETH_MACCR_BL_1|macro|ETH_MACCR_BL_1
DECL|ETH_MACCR_BL_4|macro|ETH_MACCR_BL_4
DECL|ETH_MACCR_BL_8|macro|ETH_MACCR_BL_8
DECL|ETH_MACCR_BL_Msk|macro|ETH_MACCR_BL_Msk
DECL|ETH_MACCR_BL_Pos|macro|ETH_MACCR_BL_Pos
DECL|ETH_MACCR_BL|macro|ETH_MACCR_BL
DECL|ETH_MACCR_CSD_Msk|macro|ETH_MACCR_CSD_Msk
DECL|ETH_MACCR_CSD_Pos|macro|ETH_MACCR_CSD_Pos
DECL|ETH_MACCR_CSD|macro|ETH_MACCR_CSD
DECL|ETH_MACCR_DC_Msk|macro|ETH_MACCR_DC_Msk
DECL|ETH_MACCR_DC_Pos|macro|ETH_MACCR_DC_Pos
DECL|ETH_MACCR_DC|macro|ETH_MACCR_DC
DECL|ETH_MACCR_DM_Msk|macro|ETH_MACCR_DM_Msk
DECL|ETH_MACCR_DM_Pos|macro|ETH_MACCR_DM_Pos
DECL|ETH_MACCR_DM|macro|ETH_MACCR_DM
DECL|ETH_MACCR_FES_Msk|macro|ETH_MACCR_FES_Msk
DECL|ETH_MACCR_FES_Pos|macro|ETH_MACCR_FES_Pos
DECL|ETH_MACCR_FES|macro|ETH_MACCR_FES
DECL|ETH_MACCR_IFG_40Bit|macro|ETH_MACCR_IFG_40Bit
DECL|ETH_MACCR_IFG_48Bit|macro|ETH_MACCR_IFG_48Bit
DECL|ETH_MACCR_IFG_56Bit|macro|ETH_MACCR_IFG_56Bit
DECL|ETH_MACCR_IFG_64Bit|macro|ETH_MACCR_IFG_64Bit
DECL|ETH_MACCR_IFG_72Bit|macro|ETH_MACCR_IFG_72Bit
DECL|ETH_MACCR_IFG_80Bit|macro|ETH_MACCR_IFG_80Bit
DECL|ETH_MACCR_IFG_88Bit|macro|ETH_MACCR_IFG_88Bit
DECL|ETH_MACCR_IFG_96Bit|macro|ETH_MACCR_IFG_96Bit
DECL|ETH_MACCR_IFG_Msk|macro|ETH_MACCR_IFG_Msk
DECL|ETH_MACCR_IFG_Pos|macro|ETH_MACCR_IFG_Pos
DECL|ETH_MACCR_IFG|macro|ETH_MACCR_IFG
DECL|ETH_MACCR_IPCO_Msk|macro|ETH_MACCR_IPCO_Msk
DECL|ETH_MACCR_IPCO_Pos|macro|ETH_MACCR_IPCO_Pos
DECL|ETH_MACCR_IPCO|macro|ETH_MACCR_IPCO
DECL|ETH_MACCR_JD_Msk|macro|ETH_MACCR_JD_Msk
DECL|ETH_MACCR_JD_Pos|macro|ETH_MACCR_JD_Pos
DECL|ETH_MACCR_JD|macro|ETH_MACCR_JD
DECL|ETH_MACCR_LM_Msk|macro|ETH_MACCR_LM_Msk
DECL|ETH_MACCR_LM_Pos|macro|ETH_MACCR_LM_Pos
DECL|ETH_MACCR_LM|macro|ETH_MACCR_LM
DECL|ETH_MACCR_RD_Msk|macro|ETH_MACCR_RD_Msk
DECL|ETH_MACCR_RD_Pos|macro|ETH_MACCR_RD_Pos
DECL|ETH_MACCR_RD|macro|ETH_MACCR_RD
DECL|ETH_MACCR_RE_Msk|macro|ETH_MACCR_RE_Msk
DECL|ETH_MACCR_RE_Pos|macro|ETH_MACCR_RE_Pos
DECL|ETH_MACCR_RE|macro|ETH_MACCR_RE
DECL|ETH_MACCR_ROD_Msk|macro|ETH_MACCR_ROD_Msk
DECL|ETH_MACCR_ROD_Pos|macro|ETH_MACCR_ROD_Pos
DECL|ETH_MACCR_ROD|macro|ETH_MACCR_ROD
DECL|ETH_MACCR_TE_Msk|macro|ETH_MACCR_TE_Msk
DECL|ETH_MACCR_TE_Pos|macro|ETH_MACCR_TE_Pos
DECL|ETH_MACCR_TE|macro|ETH_MACCR_TE
DECL|ETH_MACCR_WD_Msk|macro|ETH_MACCR_WD_Msk
DECL|ETH_MACCR_WD_Pos|macro|ETH_MACCR_WD_Pos
DECL|ETH_MACCR_WD|macro|ETH_MACCR_WD
DECL|ETH_MACDBGR_MMRPEA_Msk|macro|ETH_MACDBGR_MMRPEA_Msk
DECL|ETH_MACDBGR_MMRPEA_Pos|macro|ETH_MACDBGR_MMRPEA_Pos
DECL|ETH_MACDBGR_MMRPEA|macro|ETH_MACDBGR_MMRPEA
DECL|ETH_MACDBGR_MMTEA_Msk|macro|ETH_MACDBGR_MMTEA_Msk
DECL|ETH_MACDBGR_MMTEA_Pos|macro|ETH_MACDBGR_MMTEA_Pos
DECL|ETH_MACDBGR_MMTEA|macro|ETH_MACDBGR_MMTEA
DECL|ETH_MACDBGR_MSFRWCS_0|macro|ETH_MACDBGR_MSFRWCS_0
DECL|ETH_MACDBGR_MSFRWCS_1|macro|ETH_MACDBGR_MSFRWCS_1
DECL|ETH_MACDBGR_MSFRWCS_Msk|macro|ETH_MACDBGR_MSFRWCS_Msk
DECL|ETH_MACDBGR_MSFRWCS_Pos|macro|ETH_MACDBGR_MSFRWCS_Pos
DECL|ETH_MACDBGR_MSFRWCS|macro|ETH_MACDBGR_MSFRWCS
DECL|ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk|macro|ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk
DECL|ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos|macro|ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos
DECL|ETH_MACDBGR_MTFCS_GENERATINGPCF|macro|ETH_MACDBGR_MTFCS_GENERATINGPCF
DECL|ETH_MACDBGR_MTFCS_IDLE|macro|ETH_MACDBGR_MTFCS_IDLE
DECL|ETH_MACDBGR_MTFCS_Msk|macro|ETH_MACDBGR_MTFCS_Msk
DECL|ETH_MACDBGR_MTFCS_Pos|macro|ETH_MACDBGR_MTFCS_Pos
DECL|ETH_MACDBGR_MTFCS_TRANSFERRING_Msk|macro|ETH_MACDBGR_MTFCS_TRANSFERRING_Msk
DECL|ETH_MACDBGR_MTFCS_TRANSFERRING_Pos|macro|ETH_MACDBGR_MTFCS_TRANSFERRING_Pos
DECL|ETH_MACDBGR_MTFCS_TRANSFERRING|macro|ETH_MACDBGR_MTFCS_TRANSFERRING
DECL|ETH_MACDBGR_MTFCS_WAITING_Msk|macro|ETH_MACDBGR_MTFCS_WAITING_Msk
DECL|ETH_MACDBGR_MTFCS_WAITING_Pos|macro|ETH_MACDBGR_MTFCS_WAITING_Pos
DECL|ETH_MACDBGR_MTFCS_WAITING|macro|ETH_MACDBGR_MTFCS_WAITING
DECL|ETH_MACDBGR_MTFCS|macro|ETH_MACDBGR_MTFCS
DECL|ETH_MACDBGR_MTP_Msk|macro|ETH_MACDBGR_MTP_Msk
DECL|ETH_MACDBGR_MTP_Pos|macro|ETH_MACDBGR_MTP_Pos
DECL|ETH_MACDBGR_MTP|macro|ETH_MACDBGR_MTP
DECL|ETH_MACDBGR_RFFL_ABOVEFCT_Msk|macro|ETH_MACDBGR_RFFL_ABOVEFCT_Msk
DECL|ETH_MACDBGR_RFFL_ABOVEFCT_Pos|macro|ETH_MACDBGR_RFFL_ABOVEFCT_Pos
DECL|ETH_MACDBGR_RFFL_ABOVEFCT|macro|ETH_MACDBGR_RFFL_ABOVEFCT
DECL|ETH_MACDBGR_RFFL_BELOWFCT_Msk|macro|ETH_MACDBGR_RFFL_BELOWFCT_Msk
DECL|ETH_MACDBGR_RFFL_BELOWFCT_Pos|macro|ETH_MACDBGR_RFFL_BELOWFCT_Pos
DECL|ETH_MACDBGR_RFFL_BELOWFCT|macro|ETH_MACDBGR_RFFL_BELOWFCT
DECL|ETH_MACDBGR_RFFL_EMPTY|macro|ETH_MACDBGR_RFFL_EMPTY
DECL|ETH_MACDBGR_RFFL_FULL_Msk|macro|ETH_MACDBGR_RFFL_FULL_Msk
DECL|ETH_MACDBGR_RFFL_FULL_Pos|macro|ETH_MACDBGR_RFFL_FULL_Pos
DECL|ETH_MACDBGR_RFFL_FULL|macro|ETH_MACDBGR_RFFL_FULL
DECL|ETH_MACDBGR_RFFL_Msk|macro|ETH_MACDBGR_RFFL_Msk
DECL|ETH_MACDBGR_RFFL_Pos|macro|ETH_MACDBGR_RFFL_Pos
DECL|ETH_MACDBGR_RFFL|macro|ETH_MACDBGR_RFFL
DECL|ETH_MACDBGR_RFRCS_DATAREADING_Msk|macro|ETH_MACDBGR_RFRCS_DATAREADING_Msk
DECL|ETH_MACDBGR_RFRCS_DATAREADING_Pos|macro|ETH_MACDBGR_RFRCS_DATAREADING_Pos
DECL|ETH_MACDBGR_RFRCS_DATAREADING|macro|ETH_MACDBGR_RFRCS_DATAREADING
DECL|ETH_MACDBGR_RFRCS_FLUSHING_Msk|macro|ETH_MACDBGR_RFRCS_FLUSHING_Msk
DECL|ETH_MACDBGR_RFRCS_FLUSHING_Pos|macro|ETH_MACDBGR_RFRCS_FLUSHING_Pos
DECL|ETH_MACDBGR_RFRCS_FLUSHING|macro|ETH_MACDBGR_RFRCS_FLUSHING
DECL|ETH_MACDBGR_RFRCS_IDLE|macro|ETH_MACDBGR_RFRCS_IDLE
DECL|ETH_MACDBGR_RFRCS_Msk|macro|ETH_MACDBGR_RFRCS_Msk
DECL|ETH_MACDBGR_RFRCS_Pos|macro|ETH_MACDBGR_RFRCS_Pos
DECL|ETH_MACDBGR_RFRCS_STATUSREADING_Msk|macro|ETH_MACDBGR_RFRCS_STATUSREADING_Msk
DECL|ETH_MACDBGR_RFRCS_STATUSREADING_Pos|macro|ETH_MACDBGR_RFRCS_STATUSREADING_Pos
DECL|ETH_MACDBGR_RFRCS_STATUSREADING|macro|ETH_MACDBGR_RFRCS_STATUSREADING
DECL|ETH_MACDBGR_RFRCS|macro|ETH_MACDBGR_RFRCS
DECL|ETH_MACDBGR_RFWRA_Msk|macro|ETH_MACDBGR_RFWRA_Msk
DECL|ETH_MACDBGR_RFWRA_Pos|macro|ETH_MACDBGR_RFWRA_Pos
DECL|ETH_MACDBGR_RFWRA|macro|ETH_MACDBGR_RFWRA
DECL|ETH_MACDBGR_TFF_Msk|macro|ETH_MACDBGR_TFF_Msk
DECL|ETH_MACDBGR_TFF_Pos|macro|ETH_MACDBGR_TFF_Pos
DECL|ETH_MACDBGR_TFF|macro|ETH_MACDBGR_TFF
DECL|ETH_MACDBGR_TFNE_Msk|macro|ETH_MACDBGR_TFNE_Msk
DECL|ETH_MACDBGR_TFNE_Pos|macro|ETH_MACDBGR_TFNE_Pos
DECL|ETH_MACDBGR_TFNE|macro|ETH_MACDBGR_TFNE
DECL|ETH_MACDBGR_TFRS_IDLE|macro|ETH_MACDBGR_TFRS_IDLE
DECL|ETH_MACDBGR_TFRS_Msk|macro|ETH_MACDBGR_TFRS_Msk
DECL|ETH_MACDBGR_TFRS_Pos|macro|ETH_MACDBGR_TFRS_Pos
DECL|ETH_MACDBGR_TFRS_READ_Msk|macro|ETH_MACDBGR_TFRS_READ_Msk
DECL|ETH_MACDBGR_TFRS_READ_Pos|macro|ETH_MACDBGR_TFRS_READ_Pos
DECL|ETH_MACDBGR_TFRS_READ|macro|ETH_MACDBGR_TFRS_READ
DECL|ETH_MACDBGR_TFRS_WAITING_Msk|macro|ETH_MACDBGR_TFRS_WAITING_Msk
DECL|ETH_MACDBGR_TFRS_WAITING_Pos|macro|ETH_MACDBGR_TFRS_WAITING_Pos
DECL|ETH_MACDBGR_TFRS_WAITING|macro|ETH_MACDBGR_TFRS_WAITING
DECL|ETH_MACDBGR_TFRS_WRITING_Msk|macro|ETH_MACDBGR_TFRS_WRITING_Msk
DECL|ETH_MACDBGR_TFRS_WRITING_Pos|macro|ETH_MACDBGR_TFRS_WRITING_Pos
DECL|ETH_MACDBGR_TFRS_WRITING|macro|ETH_MACDBGR_TFRS_WRITING
DECL|ETH_MACDBGR_TFRS|macro|ETH_MACDBGR_TFRS
DECL|ETH_MACDBGR_TFWA_Msk|macro|ETH_MACDBGR_TFWA_Msk
DECL|ETH_MACDBGR_TFWA_Pos|macro|ETH_MACDBGR_TFWA_Pos
DECL|ETH_MACDBGR_TFWA|macro|ETH_MACDBGR_TFWA
DECL|ETH_MACFCR_FCBBPA_Msk|macro|ETH_MACFCR_FCBBPA_Msk
DECL|ETH_MACFCR_FCBBPA_Pos|macro|ETH_MACFCR_FCBBPA_Pos
DECL|ETH_MACFCR_FCBBPA|macro|ETH_MACFCR_FCBBPA
DECL|ETH_MACFCR_PLT_Minus144_Msk|macro|ETH_MACFCR_PLT_Minus144_Msk
DECL|ETH_MACFCR_PLT_Minus144_Pos|macro|ETH_MACFCR_PLT_Minus144_Pos
DECL|ETH_MACFCR_PLT_Minus144|macro|ETH_MACFCR_PLT_Minus144
DECL|ETH_MACFCR_PLT_Minus256_Msk|macro|ETH_MACFCR_PLT_Minus256_Msk
DECL|ETH_MACFCR_PLT_Minus256_Pos|macro|ETH_MACFCR_PLT_Minus256_Pos
DECL|ETH_MACFCR_PLT_Minus256|macro|ETH_MACFCR_PLT_Minus256
DECL|ETH_MACFCR_PLT_Minus28_Msk|macro|ETH_MACFCR_PLT_Minus28_Msk
DECL|ETH_MACFCR_PLT_Minus28_Pos|macro|ETH_MACFCR_PLT_Minus28_Pos
DECL|ETH_MACFCR_PLT_Minus28|macro|ETH_MACFCR_PLT_Minus28
DECL|ETH_MACFCR_PLT_Minus4|macro|ETH_MACFCR_PLT_Minus4
DECL|ETH_MACFCR_PLT_Msk|macro|ETH_MACFCR_PLT_Msk
DECL|ETH_MACFCR_PLT_Pos|macro|ETH_MACFCR_PLT_Pos
DECL|ETH_MACFCR_PLT|macro|ETH_MACFCR_PLT
DECL|ETH_MACFCR_PT_Msk|macro|ETH_MACFCR_PT_Msk
DECL|ETH_MACFCR_PT_Pos|macro|ETH_MACFCR_PT_Pos
DECL|ETH_MACFCR_PT|macro|ETH_MACFCR_PT
DECL|ETH_MACFCR_RFCE_Msk|macro|ETH_MACFCR_RFCE_Msk
DECL|ETH_MACFCR_RFCE_Pos|macro|ETH_MACFCR_RFCE_Pos
DECL|ETH_MACFCR_RFCE|macro|ETH_MACFCR_RFCE
DECL|ETH_MACFCR_TFCE_Msk|macro|ETH_MACFCR_TFCE_Msk
DECL|ETH_MACFCR_TFCE_Pos|macro|ETH_MACFCR_TFCE_Pos
DECL|ETH_MACFCR_TFCE|macro|ETH_MACFCR_TFCE
DECL|ETH_MACFCR_UPFD_Msk|macro|ETH_MACFCR_UPFD_Msk
DECL|ETH_MACFCR_UPFD_Pos|macro|ETH_MACFCR_UPFD_Pos
DECL|ETH_MACFCR_UPFD|macro|ETH_MACFCR_UPFD
DECL|ETH_MACFCR_ZQPD_Msk|macro|ETH_MACFCR_ZQPD_Msk
DECL|ETH_MACFCR_ZQPD_Pos|macro|ETH_MACFCR_ZQPD_Pos
DECL|ETH_MACFCR_ZQPD|macro|ETH_MACFCR_ZQPD
DECL|ETH_MACFFR_BFD_Msk|macro|ETH_MACFFR_BFD_Msk
DECL|ETH_MACFFR_BFD_Pos|macro|ETH_MACFFR_BFD_Pos
DECL|ETH_MACFFR_BFD|macro|ETH_MACFFR_BFD
DECL|ETH_MACFFR_DAIF_Msk|macro|ETH_MACFFR_DAIF_Msk
DECL|ETH_MACFFR_DAIF_Pos|macro|ETH_MACFFR_DAIF_Pos
DECL|ETH_MACFFR_DAIF|macro|ETH_MACFFR_DAIF
DECL|ETH_MACFFR_HM_Msk|macro|ETH_MACFFR_HM_Msk
DECL|ETH_MACFFR_HM_Pos|macro|ETH_MACFFR_HM_Pos
DECL|ETH_MACFFR_HM|macro|ETH_MACFFR_HM
DECL|ETH_MACFFR_HPF_Msk|macro|ETH_MACFFR_HPF_Msk
DECL|ETH_MACFFR_HPF_Pos|macro|ETH_MACFFR_HPF_Pos
DECL|ETH_MACFFR_HPF|macro|ETH_MACFFR_HPF
DECL|ETH_MACFFR_HU_Msk|macro|ETH_MACFFR_HU_Msk
DECL|ETH_MACFFR_HU_Pos|macro|ETH_MACFFR_HU_Pos
DECL|ETH_MACFFR_HU|macro|ETH_MACFFR_HU
DECL|ETH_MACFFR_PAM_Msk|macro|ETH_MACFFR_PAM_Msk
DECL|ETH_MACFFR_PAM_Pos|macro|ETH_MACFFR_PAM_Pos
DECL|ETH_MACFFR_PAM|macro|ETH_MACFFR_PAM
DECL|ETH_MACFFR_PCF_BlockAll_Msk|macro|ETH_MACFFR_PCF_BlockAll_Msk
DECL|ETH_MACFFR_PCF_BlockAll_Pos|macro|ETH_MACFFR_PCF_BlockAll_Pos
DECL|ETH_MACFFR_PCF_BlockAll|macro|ETH_MACFFR_PCF_BlockAll
DECL|ETH_MACFFR_PCF_ForwardAll_Msk|macro|ETH_MACFFR_PCF_ForwardAll_Msk
DECL|ETH_MACFFR_PCF_ForwardAll_Pos|macro|ETH_MACFFR_PCF_ForwardAll_Pos
DECL|ETH_MACFFR_PCF_ForwardAll|macro|ETH_MACFFR_PCF_ForwardAll
DECL|ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk|macro|ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk
DECL|ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos|macro|ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos
DECL|ETH_MACFFR_PCF_ForwardPassedAddrFilter|macro|ETH_MACFFR_PCF_ForwardPassedAddrFilter
DECL|ETH_MACFFR_PCF_Msk|macro|ETH_MACFFR_PCF_Msk
DECL|ETH_MACFFR_PCF_Pos|macro|ETH_MACFFR_PCF_Pos
DECL|ETH_MACFFR_PCF|macro|ETH_MACFFR_PCF
DECL|ETH_MACFFR_PM_Msk|macro|ETH_MACFFR_PM_Msk
DECL|ETH_MACFFR_PM_Pos|macro|ETH_MACFFR_PM_Pos
DECL|ETH_MACFFR_PM|macro|ETH_MACFFR_PM
DECL|ETH_MACFFR_RA_Msk|macro|ETH_MACFFR_RA_Msk
DECL|ETH_MACFFR_RA_Pos|macro|ETH_MACFFR_RA_Pos
DECL|ETH_MACFFR_RA|macro|ETH_MACFFR_RA
DECL|ETH_MACFFR_SAF_Msk|macro|ETH_MACFFR_SAF_Msk
DECL|ETH_MACFFR_SAF_Pos|macro|ETH_MACFFR_SAF_Pos
DECL|ETH_MACFFR_SAF|macro|ETH_MACFFR_SAF
DECL|ETH_MACFFR_SAIF_Msk|macro|ETH_MACFFR_SAIF_Msk
DECL|ETH_MACFFR_SAIF_Pos|macro|ETH_MACFFR_SAIF_Pos
DECL|ETH_MACFFR_SAIF|macro|ETH_MACFFR_SAIF
DECL|ETH_MACHTHR_HTH_Msk|macro|ETH_MACHTHR_HTH_Msk
DECL|ETH_MACHTHR_HTH_Pos|macro|ETH_MACHTHR_HTH_Pos
DECL|ETH_MACHTHR_HTH|macro|ETH_MACHTHR_HTH
DECL|ETH_MACHTLR_HTL_Msk|macro|ETH_MACHTLR_HTL_Msk
DECL|ETH_MACHTLR_HTL_Pos|macro|ETH_MACHTLR_HTL_Pos
DECL|ETH_MACHTLR_HTL|macro|ETH_MACHTLR_HTL
DECL|ETH_MACIMR_PMTIM_Msk|macro|ETH_MACIMR_PMTIM_Msk
DECL|ETH_MACIMR_PMTIM_Pos|macro|ETH_MACIMR_PMTIM_Pos
DECL|ETH_MACIMR_PMTIM|macro|ETH_MACIMR_PMTIM
DECL|ETH_MACIMR_TSTIM_Msk|macro|ETH_MACIMR_TSTIM_Msk
DECL|ETH_MACIMR_TSTIM_Pos|macro|ETH_MACIMR_TSTIM_Pos
DECL|ETH_MACIMR_TSTIM|macro|ETH_MACIMR_TSTIM
DECL|ETH_MACMIIAR_CR_Div102_Msk|macro|ETH_MACMIIAR_CR_Div102_Msk
DECL|ETH_MACMIIAR_CR_Div102_Pos|macro|ETH_MACMIIAR_CR_Div102_Pos
DECL|ETH_MACMIIAR_CR_Div102|macro|ETH_MACMIIAR_CR_Div102
DECL|ETH_MACMIIAR_CR_Div16_Msk|macro|ETH_MACMIIAR_CR_Div16_Msk
DECL|ETH_MACMIIAR_CR_Div16_Pos|macro|ETH_MACMIIAR_CR_Div16_Pos
DECL|ETH_MACMIIAR_CR_Div16|macro|ETH_MACMIIAR_CR_Div16
DECL|ETH_MACMIIAR_CR_Div26_Msk|macro|ETH_MACMIIAR_CR_Div26_Msk
DECL|ETH_MACMIIAR_CR_Div26_Pos|macro|ETH_MACMIIAR_CR_Div26_Pos
DECL|ETH_MACMIIAR_CR_Div26|macro|ETH_MACMIIAR_CR_Div26
DECL|ETH_MACMIIAR_CR_Div42|macro|ETH_MACMIIAR_CR_Div42
DECL|ETH_MACMIIAR_CR_Div62_Msk|macro|ETH_MACMIIAR_CR_Div62_Msk
DECL|ETH_MACMIIAR_CR_Div62_Pos|macro|ETH_MACMIIAR_CR_Div62_Pos
DECL|ETH_MACMIIAR_CR_Div62|macro|ETH_MACMIIAR_CR_Div62
DECL|ETH_MACMIIAR_CR_Msk|macro|ETH_MACMIIAR_CR_Msk
DECL|ETH_MACMIIAR_CR_Pos|macro|ETH_MACMIIAR_CR_Pos
DECL|ETH_MACMIIAR_CR|macro|ETH_MACMIIAR_CR
DECL|ETH_MACMIIAR_MB_Msk|macro|ETH_MACMIIAR_MB_Msk
DECL|ETH_MACMIIAR_MB_Pos|macro|ETH_MACMIIAR_MB_Pos
DECL|ETH_MACMIIAR_MB|macro|ETH_MACMIIAR_MB
DECL|ETH_MACMIIAR_MR_Msk|macro|ETH_MACMIIAR_MR_Msk
DECL|ETH_MACMIIAR_MR_Pos|macro|ETH_MACMIIAR_MR_Pos
DECL|ETH_MACMIIAR_MR|macro|ETH_MACMIIAR_MR
DECL|ETH_MACMIIAR_MW_Msk|macro|ETH_MACMIIAR_MW_Msk
DECL|ETH_MACMIIAR_MW_Pos|macro|ETH_MACMIIAR_MW_Pos
DECL|ETH_MACMIIAR_MW|macro|ETH_MACMIIAR_MW
DECL|ETH_MACMIIAR_PA_Msk|macro|ETH_MACMIIAR_PA_Msk
DECL|ETH_MACMIIAR_PA_Pos|macro|ETH_MACMIIAR_PA_Pos
DECL|ETH_MACMIIAR_PA|macro|ETH_MACMIIAR_PA
DECL|ETH_MACMIIDR_MD_Msk|macro|ETH_MACMIIDR_MD_Msk
DECL|ETH_MACMIIDR_MD_Pos|macro|ETH_MACMIIDR_MD_Pos
DECL|ETH_MACMIIDR_MD|macro|ETH_MACMIIDR_MD
DECL|ETH_MACPMTCSR_GU_Msk|macro|ETH_MACPMTCSR_GU_Msk
DECL|ETH_MACPMTCSR_GU_Pos|macro|ETH_MACPMTCSR_GU_Pos
DECL|ETH_MACPMTCSR_GU|macro|ETH_MACPMTCSR_GU
DECL|ETH_MACPMTCSR_MPE_Msk|macro|ETH_MACPMTCSR_MPE_Msk
DECL|ETH_MACPMTCSR_MPE_Pos|macro|ETH_MACPMTCSR_MPE_Pos
DECL|ETH_MACPMTCSR_MPE|macro|ETH_MACPMTCSR_MPE
DECL|ETH_MACPMTCSR_MPR_Msk|macro|ETH_MACPMTCSR_MPR_Msk
DECL|ETH_MACPMTCSR_MPR_Pos|macro|ETH_MACPMTCSR_MPR_Pos
DECL|ETH_MACPMTCSR_MPR|macro|ETH_MACPMTCSR_MPR
DECL|ETH_MACPMTCSR_PD_Msk|macro|ETH_MACPMTCSR_PD_Msk
DECL|ETH_MACPMTCSR_PD_Pos|macro|ETH_MACPMTCSR_PD_Pos
DECL|ETH_MACPMTCSR_PD|macro|ETH_MACPMTCSR_PD
DECL|ETH_MACPMTCSR_WFE_Msk|macro|ETH_MACPMTCSR_WFE_Msk
DECL|ETH_MACPMTCSR_WFE_Pos|macro|ETH_MACPMTCSR_WFE_Pos
DECL|ETH_MACPMTCSR_WFE|macro|ETH_MACPMTCSR_WFE
DECL|ETH_MACPMTCSR_WFFRPR_Msk|macro|ETH_MACPMTCSR_WFFRPR_Msk
DECL|ETH_MACPMTCSR_WFFRPR_Pos|macro|ETH_MACPMTCSR_WFFRPR_Pos
DECL|ETH_MACPMTCSR_WFFRPR|macro|ETH_MACPMTCSR_WFFRPR
DECL|ETH_MACPMTCSR_WFR_Msk|macro|ETH_MACPMTCSR_WFR_Msk
DECL|ETH_MACPMTCSR_WFR_Pos|macro|ETH_MACPMTCSR_WFR_Pos
DECL|ETH_MACPMTCSR_WFR|macro|ETH_MACPMTCSR_WFR
DECL|ETH_MACRWUFFR_D_Msk|macro|ETH_MACRWUFFR_D_Msk
DECL|ETH_MACRWUFFR_D_Pos|macro|ETH_MACRWUFFR_D_Pos
DECL|ETH_MACRWUFFR_D|macro|ETH_MACRWUFFR_D
DECL|ETH_MACSR_MMCS_Msk|macro|ETH_MACSR_MMCS_Msk
DECL|ETH_MACSR_MMCS_Pos|macro|ETH_MACSR_MMCS_Pos
DECL|ETH_MACSR_MMCS|macro|ETH_MACSR_MMCS
DECL|ETH_MACSR_MMCTS_Msk|macro|ETH_MACSR_MMCTS_Msk
DECL|ETH_MACSR_MMCTS_Pos|macro|ETH_MACSR_MMCTS_Pos
DECL|ETH_MACSR_MMCTS|macro|ETH_MACSR_MMCTS
DECL|ETH_MACSR_MMMCRS_Msk|macro|ETH_MACSR_MMMCRS_Msk
DECL|ETH_MACSR_MMMCRS_Pos|macro|ETH_MACSR_MMMCRS_Pos
DECL|ETH_MACSR_MMMCRS|macro|ETH_MACSR_MMMCRS
DECL|ETH_MACSR_PMTS_Msk|macro|ETH_MACSR_PMTS_Msk
DECL|ETH_MACSR_PMTS_Pos|macro|ETH_MACSR_PMTS_Pos
DECL|ETH_MACSR_PMTS|macro|ETH_MACSR_PMTS
DECL|ETH_MACSR_TSTS_Msk|macro|ETH_MACSR_TSTS_Msk
DECL|ETH_MACSR_TSTS_Pos|macro|ETH_MACSR_TSTS_Pos
DECL|ETH_MACSR_TSTS|macro|ETH_MACSR_TSTS
DECL|ETH_MACVLANTR_VLANTC_Msk|macro|ETH_MACVLANTR_VLANTC_Msk
DECL|ETH_MACVLANTR_VLANTC_Pos|macro|ETH_MACVLANTR_VLANTC_Pos
DECL|ETH_MACVLANTR_VLANTC|macro|ETH_MACVLANTR_VLANTC
DECL|ETH_MACVLANTR_VLANTI_Msk|macro|ETH_MACVLANTR_VLANTI_Msk
DECL|ETH_MACVLANTR_VLANTI_Pos|macro|ETH_MACVLANTR_VLANTI_Pos
DECL|ETH_MACVLANTR_VLANTI|macro|ETH_MACVLANTR_VLANTI
DECL|ETH_MAC_BASE|macro|ETH_MAC_BASE
DECL|ETH_MMCCR_CR_Msk|macro|ETH_MMCCR_CR_Msk
DECL|ETH_MMCCR_CR_Pos|macro|ETH_MMCCR_CR_Pos
DECL|ETH_MMCCR_CR|macro|ETH_MMCCR_CR
DECL|ETH_MMCCR_CSR_Msk|macro|ETH_MMCCR_CSR_Msk
DECL|ETH_MMCCR_CSR_Pos|macro|ETH_MMCCR_CSR_Pos
DECL|ETH_MMCCR_CSR|macro|ETH_MMCCR_CSR
DECL|ETH_MMCCR_MCFHP_Msk|macro|ETH_MMCCR_MCFHP_Msk
DECL|ETH_MMCCR_MCFHP_Pos|macro|ETH_MMCCR_MCFHP_Pos
DECL|ETH_MMCCR_MCFHP|macro|ETH_MMCCR_MCFHP
DECL|ETH_MMCCR_MCF_Msk|macro|ETH_MMCCR_MCF_Msk
DECL|ETH_MMCCR_MCF_Pos|macro|ETH_MMCCR_MCF_Pos
DECL|ETH_MMCCR_MCF|macro|ETH_MMCCR_MCF
DECL|ETH_MMCCR_MCP_Msk|macro|ETH_MMCCR_MCP_Msk
DECL|ETH_MMCCR_MCP_Pos|macro|ETH_MMCCR_MCP_Pos
DECL|ETH_MMCCR_MCP|macro|ETH_MMCCR_MCP
DECL|ETH_MMCCR_ROR_Msk|macro|ETH_MMCCR_ROR_Msk
DECL|ETH_MMCCR_ROR_Pos|macro|ETH_MMCCR_ROR_Pos
DECL|ETH_MMCCR_ROR|macro|ETH_MMCCR_ROR
DECL|ETH_MMCRFAECR_RFAEC_Msk|macro|ETH_MMCRFAECR_RFAEC_Msk
DECL|ETH_MMCRFAECR_RFAEC_Pos|macro|ETH_MMCRFAECR_RFAEC_Pos
DECL|ETH_MMCRFAECR_RFAEC|macro|ETH_MMCRFAECR_RFAEC
DECL|ETH_MMCRFCECR_RFCEC_Msk|macro|ETH_MMCRFCECR_RFCEC_Msk
DECL|ETH_MMCRFCECR_RFCEC_Pos|macro|ETH_MMCRFCECR_RFCEC_Pos
DECL|ETH_MMCRFCECR_RFCEC|macro|ETH_MMCRFCECR_RFCEC
DECL|ETH_MMCRGUFCR_RGUFC_Msk|macro|ETH_MMCRGUFCR_RGUFC_Msk
DECL|ETH_MMCRGUFCR_RGUFC_Pos|macro|ETH_MMCRGUFCR_RGUFC_Pos
DECL|ETH_MMCRGUFCR_RGUFC|macro|ETH_MMCRGUFCR_RGUFC
DECL|ETH_MMCRIMR_RFAEM_Msk|macro|ETH_MMCRIMR_RFAEM_Msk
DECL|ETH_MMCRIMR_RFAEM_Pos|macro|ETH_MMCRIMR_RFAEM_Pos
DECL|ETH_MMCRIMR_RFAEM|macro|ETH_MMCRIMR_RFAEM
DECL|ETH_MMCRIMR_RFCEM_Msk|macro|ETH_MMCRIMR_RFCEM_Msk
DECL|ETH_MMCRIMR_RFCEM_Pos|macro|ETH_MMCRIMR_RFCEM_Pos
DECL|ETH_MMCRIMR_RFCEM|macro|ETH_MMCRIMR_RFCEM
DECL|ETH_MMCRIMR_RGUFM_Msk|macro|ETH_MMCRIMR_RGUFM_Msk
DECL|ETH_MMCRIMR_RGUFM_Pos|macro|ETH_MMCRIMR_RGUFM_Pos
DECL|ETH_MMCRIMR_RGUFM|macro|ETH_MMCRIMR_RGUFM
DECL|ETH_MMCRIR_RFAES_Msk|macro|ETH_MMCRIR_RFAES_Msk
DECL|ETH_MMCRIR_RFAES_Pos|macro|ETH_MMCRIR_RFAES_Pos
DECL|ETH_MMCRIR_RFAES|macro|ETH_MMCRIR_RFAES
DECL|ETH_MMCRIR_RFCES_Msk|macro|ETH_MMCRIR_RFCES_Msk
DECL|ETH_MMCRIR_RFCES_Pos|macro|ETH_MMCRIR_RFCES_Pos
DECL|ETH_MMCRIR_RFCES|macro|ETH_MMCRIR_RFCES
DECL|ETH_MMCRIR_RGUFS_Msk|macro|ETH_MMCRIR_RGUFS_Msk
DECL|ETH_MMCRIR_RGUFS_Pos|macro|ETH_MMCRIR_RGUFS_Pos
DECL|ETH_MMCRIR_RGUFS|macro|ETH_MMCRIR_RGUFS
DECL|ETH_MMCTGFCR_TGFC_Msk|macro|ETH_MMCTGFCR_TGFC_Msk
DECL|ETH_MMCTGFCR_TGFC_Pos|macro|ETH_MMCTGFCR_TGFC_Pos
DECL|ETH_MMCTGFCR_TGFC|macro|ETH_MMCTGFCR_TGFC
DECL|ETH_MMCTGFMSCCR_TGFMSCC_Msk|macro|ETH_MMCTGFMSCCR_TGFMSCC_Msk
DECL|ETH_MMCTGFMSCCR_TGFMSCC_Pos|macro|ETH_MMCTGFMSCCR_TGFMSCC_Pos
DECL|ETH_MMCTGFMSCCR_TGFMSCC|macro|ETH_MMCTGFMSCCR_TGFMSCC
DECL|ETH_MMCTGFSCCR_TGFSCC_Msk|macro|ETH_MMCTGFSCCR_TGFSCC_Msk
DECL|ETH_MMCTGFSCCR_TGFSCC_Pos|macro|ETH_MMCTGFSCCR_TGFSCC_Pos
DECL|ETH_MMCTGFSCCR_TGFSCC|macro|ETH_MMCTGFSCCR_TGFSCC
DECL|ETH_MMCTIMR_TGFMSCM_Msk|macro|ETH_MMCTIMR_TGFMSCM_Msk
DECL|ETH_MMCTIMR_TGFMSCM_Pos|macro|ETH_MMCTIMR_TGFMSCM_Pos
DECL|ETH_MMCTIMR_TGFMSCM|macro|ETH_MMCTIMR_TGFMSCM
DECL|ETH_MMCTIMR_TGFM_Msk|macro|ETH_MMCTIMR_TGFM_Msk
DECL|ETH_MMCTIMR_TGFM_Pos|macro|ETH_MMCTIMR_TGFM_Pos
DECL|ETH_MMCTIMR_TGFM|macro|ETH_MMCTIMR_TGFM
DECL|ETH_MMCTIMR_TGFSCM_Msk|macro|ETH_MMCTIMR_TGFSCM_Msk
DECL|ETH_MMCTIMR_TGFSCM_Pos|macro|ETH_MMCTIMR_TGFSCM_Pos
DECL|ETH_MMCTIMR_TGFSCM|macro|ETH_MMCTIMR_TGFSCM
DECL|ETH_MMCTIR_TGFMSCS_Msk|macro|ETH_MMCTIR_TGFMSCS_Msk
DECL|ETH_MMCTIR_TGFMSCS_Pos|macro|ETH_MMCTIR_TGFMSCS_Pos
DECL|ETH_MMCTIR_TGFMSCS|macro|ETH_MMCTIR_TGFMSCS
DECL|ETH_MMCTIR_TGFSCS_Msk|macro|ETH_MMCTIR_TGFSCS_Msk
DECL|ETH_MMCTIR_TGFSCS_Pos|macro|ETH_MMCTIR_TGFSCS_Pos
DECL|ETH_MMCTIR_TGFSCS|macro|ETH_MMCTIR_TGFSCS
DECL|ETH_MMCTIR_TGFS_Msk|macro|ETH_MMCTIR_TGFS_Msk
DECL|ETH_MMCTIR_TGFS_Pos|macro|ETH_MMCTIR_TGFS_Pos
DECL|ETH_MMCTIR_TGFS|macro|ETH_MMCTIR_TGFS
DECL|ETH_MMC_BASE|macro|ETH_MMC_BASE
DECL|ETH_PTPSSIR_STSSI_Msk|macro|ETH_PTPSSIR_STSSI_Msk
DECL|ETH_PTPSSIR_STSSI_Pos|macro|ETH_PTPSSIR_STSSI_Pos
DECL|ETH_PTPSSIR_STSSI|macro|ETH_PTPSSIR_STSSI
DECL|ETH_PTPTSAR_TSA_Msk|macro|ETH_PTPTSAR_TSA_Msk
DECL|ETH_PTPTSAR_TSA_Pos|macro|ETH_PTPTSAR_TSA_Pos
DECL|ETH_PTPTSAR_TSA|macro|ETH_PTPTSAR_TSA
DECL|ETH_PTPTSCR_TSARU_Msk|macro|ETH_PTPTSCR_TSARU_Msk
DECL|ETH_PTPTSCR_TSARU_Pos|macro|ETH_PTPTSCR_TSARU_Pos
DECL|ETH_PTPTSCR_TSARU|macro|ETH_PTPTSCR_TSARU
DECL|ETH_PTPTSCR_TSCNT_Msk|macro|ETH_PTPTSCR_TSCNT_Msk
DECL|ETH_PTPTSCR_TSCNT_Pos|macro|ETH_PTPTSCR_TSCNT_Pos
DECL|ETH_PTPTSCR_TSCNT|macro|ETH_PTPTSCR_TSCNT
DECL|ETH_PTPTSCR_TSE_Msk|macro|ETH_PTPTSCR_TSE_Msk
DECL|ETH_PTPTSCR_TSE_Pos|macro|ETH_PTPTSCR_TSE_Pos
DECL|ETH_PTPTSCR_TSE|macro|ETH_PTPTSCR_TSE
DECL|ETH_PTPTSCR_TSFCU_Msk|macro|ETH_PTPTSCR_TSFCU_Msk
DECL|ETH_PTPTSCR_TSFCU_Pos|macro|ETH_PTPTSCR_TSFCU_Pos
DECL|ETH_PTPTSCR_TSFCU|macro|ETH_PTPTSCR_TSFCU
DECL|ETH_PTPTSCR_TSITE_Msk|macro|ETH_PTPTSCR_TSITE_Msk
DECL|ETH_PTPTSCR_TSITE_Pos|macro|ETH_PTPTSCR_TSITE_Pos
DECL|ETH_PTPTSCR_TSITE|macro|ETH_PTPTSCR_TSITE
DECL|ETH_PTPTSCR_TSSTI_Msk|macro|ETH_PTPTSCR_TSSTI_Msk
DECL|ETH_PTPTSCR_TSSTI_Pos|macro|ETH_PTPTSCR_TSSTI_Pos
DECL|ETH_PTPTSCR_TSSTI|macro|ETH_PTPTSCR_TSSTI
DECL|ETH_PTPTSCR_TSSTU_Msk|macro|ETH_PTPTSCR_TSSTU_Msk
DECL|ETH_PTPTSCR_TSSTU_Pos|macro|ETH_PTPTSCR_TSSTU_Pos
DECL|ETH_PTPTSCR_TSSTU|macro|ETH_PTPTSCR_TSSTU
DECL|ETH_PTPTSHR_STS_Msk|macro|ETH_PTPTSHR_STS_Msk
DECL|ETH_PTPTSHR_STS_Pos|macro|ETH_PTPTSHR_STS_Pos
DECL|ETH_PTPTSHR_STS|macro|ETH_PTPTSHR_STS
DECL|ETH_PTPTSHUR_TSUS_Msk|macro|ETH_PTPTSHUR_TSUS_Msk
DECL|ETH_PTPTSHUR_TSUS_Pos|macro|ETH_PTPTSHUR_TSUS_Pos
DECL|ETH_PTPTSHUR_TSUS|macro|ETH_PTPTSHUR_TSUS
DECL|ETH_PTPTSLR_STPNS_Msk|macro|ETH_PTPTSLR_STPNS_Msk
DECL|ETH_PTPTSLR_STPNS_Pos|macro|ETH_PTPTSLR_STPNS_Pos
DECL|ETH_PTPTSLR_STPNS|macro|ETH_PTPTSLR_STPNS
DECL|ETH_PTPTSLR_STSS_Msk|macro|ETH_PTPTSLR_STSS_Msk
DECL|ETH_PTPTSLR_STSS_Pos|macro|ETH_PTPTSLR_STSS_Pos
DECL|ETH_PTPTSLR_STSS|macro|ETH_PTPTSLR_STSS
DECL|ETH_PTPTSLUR_TSUPNS_Msk|macro|ETH_PTPTSLUR_TSUPNS_Msk
DECL|ETH_PTPTSLUR_TSUPNS_Pos|macro|ETH_PTPTSLUR_TSUPNS_Pos
DECL|ETH_PTPTSLUR_TSUPNS|macro|ETH_PTPTSLUR_TSUPNS
DECL|ETH_PTPTSLUR_TSUSS_Msk|macro|ETH_PTPTSLUR_TSUSS_Msk
DECL|ETH_PTPTSLUR_TSUSS_Pos|macro|ETH_PTPTSLUR_TSUSS_Pos
DECL|ETH_PTPTSLUR_TSUSS|macro|ETH_PTPTSLUR_TSUSS
DECL|ETH_PTPTSSR_TSPTPPSV2E_Msk|macro|ETH_PTPTSSR_TSPTPPSV2E_Msk
DECL|ETH_PTPTSSR_TSPTPPSV2E_Pos|macro|ETH_PTPTSSR_TSPTPPSV2E_Pos
DECL|ETH_PTPTSSR_TSPTPPSV2E|macro|ETH_PTPTSSR_TSPTPPSV2E
DECL|ETH_PTPTSSR_TSSARFE_Msk|macro|ETH_PTPTSSR_TSSARFE_Msk
DECL|ETH_PTPTSSR_TSSARFE_Pos|macro|ETH_PTPTSSR_TSSARFE_Pos
DECL|ETH_PTPTSSR_TSSARFE|macro|ETH_PTPTSSR_TSSARFE
DECL|ETH_PTPTSSR_TSSEME_Msk|macro|ETH_PTPTSSR_TSSEME_Msk
DECL|ETH_PTPTSSR_TSSEME_Pos|macro|ETH_PTPTSSR_TSSEME_Pos
DECL|ETH_PTPTSSR_TSSEME|macro|ETH_PTPTSSR_TSSEME
DECL|ETH_PTPTSSR_TSSIPV4FE_Msk|macro|ETH_PTPTSSR_TSSIPV4FE_Msk
DECL|ETH_PTPTSSR_TSSIPV4FE_Pos|macro|ETH_PTPTSSR_TSSIPV4FE_Pos
DECL|ETH_PTPTSSR_TSSIPV4FE|macro|ETH_PTPTSSR_TSSIPV4FE
DECL|ETH_PTPTSSR_TSSIPV6FE_Msk|macro|ETH_PTPTSSR_TSSIPV6FE_Msk
DECL|ETH_PTPTSSR_TSSIPV6FE_Pos|macro|ETH_PTPTSSR_TSSIPV6FE_Pos
DECL|ETH_PTPTSSR_TSSIPV6FE|macro|ETH_PTPTSSR_TSSIPV6FE
DECL|ETH_PTPTSSR_TSSMRME_Msk|macro|ETH_PTPTSSR_TSSMRME_Msk
DECL|ETH_PTPTSSR_TSSMRME_Pos|macro|ETH_PTPTSSR_TSSMRME_Pos
DECL|ETH_PTPTSSR_TSSMRME|macro|ETH_PTPTSSR_TSSMRME
DECL|ETH_PTPTSSR_TSSO_Msk|macro|ETH_PTPTSSR_TSSO_Msk
DECL|ETH_PTPTSSR_TSSO_Pos|macro|ETH_PTPTSSR_TSSO_Pos
DECL|ETH_PTPTSSR_TSSO|macro|ETH_PTPTSSR_TSSO
DECL|ETH_PTPTSSR_TSSPTPOEFE_Msk|macro|ETH_PTPTSSR_TSSPTPOEFE_Msk
DECL|ETH_PTPTSSR_TSSPTPOEFE_Pos|macro|ETH_PTPTSSR_TSSPTPOEFE_Pos
DECL|ETH_PTPTSSR_TSSPTPOEFE|macro|ETH_PTPTSSR_TSSPTPOEFE
DECL|ETH_PTPTSSR_TSSSR_Msk|macro|ETH_PTPTSSR_TSSSR_Msk
DECL|ETH_PTPTSSR_TSSSR_Pos|macro|ETH_PTPTSSR_TSSSR_Pos
DECL|ETH_PTPTSSR_TSSSR|macro|ETH_PTPTSSR_TSSSR
DECL|ETH_PTPTSSR_TSTTR_Msk|macro|ETH_PTPTSSR_TSTTR_Msk
DECL|ETH_PTPTSSR_TSTTR_Pos|macro|ETH_PTPTSSR_TSTTR_Pos
DECL|ETH_PTPTSSR_TSTTR|macro|ETH_PTPTSSR_TSTTR
DECL|ETH_PTPTTHR_TTSH_Msk|macro|ETH_PTPTTHR_TTSH_Msk
DECL|ETH_PTPTTHR_TTSH_Pos|macro|ETH_PTPTTHR_TTSH_Pos
DECL|ETH_PTPTTHR_TTSH|macro|ETH_PTPTTHR_TTSH
DECL|ETH_PTPTTLR_TTSL_Msk|macro|ETH_PTPTTLR_TTSL_Msk
DECL|ETH_PTPTTLR_TTSL_Pos|macro|ETH_PTPTTLR_TTSL_Pos
DECL|ETH_PTPTTLR_TTSL|macro|ETH_PTPTTLR_TTSL
DECL|ETH_PTP_BASE|macro|ETH_PTP_BASE
DECL|ETH_TypeDef|typedef|} ETH_TypeDef;
DECL|ETH_WKUP_IRQn|enumerator|ETH_WKUP_IRQn = 62, /*!< Ethernet Wakeup through EXTI line Interrupt */
DECL|ETH|macro|ETH
DECL|EXTI0_IRQn|enumerator|EXTI0_IRQn = 6, /*!< EXTI Line0 Interrupt */
DECL|EXTI15_10_IRQn|enumerator|EXTI15_10_IRQn = 40, /*!< External Line[15:10] Interrupts */
DECL|EXTI1_IRQn|enumerator|EXTI1_IRQn = 7, /*!< EXTI Line1 Interrupt */
DECL|EXTI2_IRQn|enumerator|EXTI2_IRQn = 8, /*!< EXTI Line2 Interrupt */
DECL|EXTI3_IRQn|enumerator|EXTI3_IRQn = 9, /*!< EXTI Line3 Interrupt */
DECL|EXTI4_IRQn|enumerator|EXTI4_IRQn = 10, /*!< EXTI Line4 Interrupt */
DECL|EXTI9_5_IRQn|enumerator|EXTI9_5_IRQn = 23, /*!< External Line[9:5] Interrupts */
DECL|EXTICR|member|__IO uint32_t EXTICR[4]; /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
DECL|EXTI_BASE|macro|EXTI_BASE
DECL|EXTI_EMR_EM0|macro|EXTI_EMR_EM0
DECL|EXTI_EMR_EM10|macro|EXTI_EMR_EM10
DECL|EXTI_EMR_EM11|macro|EXTI_EMR_EM11
DECL|EXTI_EMR_EM12|macro|EXTI_EMR_EM12
DECL|EXTI_EMR_EM13|macro|EXTI_EMR_EM13
DECL|EXTI_EMR_EM14|macro|EXTI_EMR_EM14
DECL|EXTI_EMR_EM15|macro|EXTI_EMR_EM15
DECL|EXTI_EMR_EM16|macro|EXTI_EMR_EM16
DECL|EXTI_EMR_EM17|macro|EXTI_EMR_EM17
DECL|EXTI_EMR_EM18|macro|EXTI_EMR_EM18
DECL|EXTI_EMR_EM19|macro|EXTI_EMR_EM19
DECL|EXTI_EMR_EM1|macro|EXTI_EMR_EM1
DECL|EXTI_EMR_EM20|macro|EXTI_EMR_EM20
DECL|EXTI_EMR_EM21|macro|EXTI_EMR_EM21
DECL|EXTI_EMR_EM22|macro|EXTI_EMR_EM22
DECL|EXTI_EMR_EM2|macro|EXTI_EMR_EM2
DECL|EXTI_EMR_EM3|macro|EXTI_EMR_EM3
DECL|EXTI_EMR_EM4|macro|EXTI_EMR_EM4
DECL|EXTI_EMR_EM5|macro|EXTI_EMR_EM5
DECL|EXTI_EMR_EM6|macro|EXTI_EMR_EM6
DECL|EXTI_EMR_EM7|macro|EXTI_EMR_EM7
DECL|EXTI_EMR_EM8|macro|EXTI_EMR_EM8
DECL|EXTI_EMR_EM9|macro|EXTI_EMR_EM9
DECL|EXTI_EMR_MR0_Msk|macro|EXTI_EMR_MR0_Msk
DECL|EXTI_EMR_MR0_Pos|macro|EXTI_EMR_MR0_Pos
DECL|EXTI_EMR_MR0|macro|EXTI_EMR_MR0
DECL|EXTI_EMR_MR10_Msk|macro|EXTI_EMR_MR10_Msk
DECL|EXTI_EMR_MR10_Pos|macro|EXTI_EMR_MR10_Pos
DECL|EXTI_EMR_MR10|macro|EXTI_EMR_MR10
DECL|EXTI_EMR_MR11_Msk|macro|EXTI_EMR_MR11_Msk
DECL|EXTI_EMR_MR11_Pos|macro|EXTI_EMR_MR11_Pos
DECL|EXTI_EMR_MR11|macro|EXTI_EMR_MR11
DECL|EXTI_EMR_MR12_Msk|macro|EXTI_EMR_MR12_Msk
DECL|EXTI_EMR_MR12_Pos|macro|EXTI_EMR_MR12_Pos
DECL|EXTI_EMR_MR12|macro|EXTI_EMR_MR12
DECL|EXTI_EMR_MR13_Msk|macro|EXTI_EMR_MR13_Msk
DECL|EXTI_EMR_MR13_Pos|macro|EXTI_EMR_MR13_Pos
DECL|EXTI_EMR_MR13|macro|EXTI_EMR_MR13
DECL|EXTI_EMR_MR14_Msk|macro|EXTI_EMR_MR14_Msk
DECL|EXTI_EMR_MR14_Pos|macro|EXTI_EMR_MR14_Pos
DECL|EXTI_EMR_MR14|macro|EXTI_EMR_MR14
DECL|EXTI_EMR_MR15_Msk|macro|EXTI_EMR_MR15_Msk
DECL|EXTI_EMR_MR15_Pos|macro|EXTI_EMR_MR15_Pos
DECL|EXTI_EMR_MR15|macro|EXTI_EMR_MR15
DECL|EXTI_EMR_MR16_Msk|macro|EXTI_EMR_MR16_Msk
DECL|EXTI_EMR_MR16_Pos|macro|EXTI_EMR_MR16_Pos
DECL|EXTI_EMR_MR16|macro|EXTI_EMR_MR16
DECL|EXTI_EMR_MR17_Msk|macro|EXTI_EMR_MR17_Msk
DECL|EXTI_EMR_MR17_Pos|macro|EXTI_EMR_MR17_Pos
DECL|EXTI_EMR_MR17|macro|EXTI_EMR_MR17
DECL|EXTI_EMR_MR18_Msk|macro|EXTI_EMR_MR18_Msk
DECL|EXTI_EMR_MR18_Pos|macro|EXTI_EMR_MR18_Pos
DECL|EXTI_EMR_MR18|macro|EXTI_EMR_MR18
DECL|EXTI_EMR_MR19_Msk|macro|EXTI_EMR_MR19_Msk
DECL|EXTI_EMR_MR19_Pos|macro|EXTI_EMR_MR19_Pos
DECL|EXTI_EMR_MR19|macro|EXTI_EMR_MR19
DECL|EXTI_EMR_MR1_Msk|macro|EXTI_EMR_MR1_Msk
DECL|EXTI_EMR_MR1_Pos|macro|EXTI_EMR_MR1_Pos
DECL|EXTI_EMR_MR1|macro|EXTI_EMR_MR1
DECL|EXTI_EMR_MR20_Msk|macro|EXTI_EMR_MR20_Msk
DECL|EXTI_EMR_MR20_Pos|macro|EXTI_EMR_MR20_Pos
DECL|EXTI_EMR_MR20|macro|EXTI_EMR_MR20
DECL|EXTI_EMR_MR21_Msk|macro|EXTI_EMR_MR21_Msk
DECL|EXTI_EMR_MR21_Pos|macro|EXTI_EMR_MR21_Pos
DECL|EXTI_EMR_MR21|macro|EXTI_EMR_MR21
DECL|EXTI_EMR_MR22_Msk|macro|EXTI_EMR_MR22_Msk
DECL|EXTI_EMR_MR22_Pos|macro|EXTI_EMR_MR22_Pos
DECL|EXTI_EMR_MR22|macro|EXTI_EMR_MR22
DECL|EXTI_EMR_MR2_Msk|macro|EXTI_EMR_MR2_Msk
DECL|EXTI_EMR_MR2_Pos|macro|EXTI_EMR_MR2_Pos
DECL|EXTI_EMR_MR2|macro|EXTI_EMR_MR2
DECL|EXTI_EMR_MR3_Msk|macro|EXTI_EMR_MR3_Msk
DECL|EXTI_EMR_MR3_Pos|macro|EXTI_EMR_MR3_Pos
DECL|EXTI_EMR_MR3|macro|EXTI_EMR_MR3
DECL|EXTI_EMR_MR4_Msk|macro|EXTI_EMR_MR4_Msk
DECL|EXTI_EMR_MR4_Pos|macro|EXTI_EMR_MR4_Pos
DECL|EXTI_EMR_MR4|macro|EXTI_EMR_MR4
DECL|EXTI_EMR_MR5_Msk|macro|EXTI_EMR_MR5_Msk
DECL|EXTI_EMR_MR5_Pos|macro|EXTI_EMR_MR5_Pos
DECL|EXTI_EMR_MR5|macro|EXTI_EMR_MR5
DECL|EXTI_EMR_MR6_Msk|macro|EXTI_EMR_MR6_Msk
DECL|EXTI_EMR_MR6_Pos|macro|EXTI_EMR_MR6_Pos
DECL|EXTI_EMR_MR6|macro|EXTI_EMR_MR6
DECL|EXTI_EMR_MR7_Msk|macro|EXTI_EMR_MR7_Msk
DECL|EXTI_EMR_MR7_Pos|macro|EXTI_EMR_MR7_Pos
DECL|EXTI_EMR_MR7|macro|EXTI_EMR_MR7
DECL|EXTI_EMR_MR8_Msk|macro|EXTI_EMR_MR8_Msk
DECL|EXTI_EMR_MR8_Pos|macro|EXTI_EMR_MR8_Pos
DECL|EXTI_EMR_MR8|macro|EXTI_EMR_MR8
DECL|EXTI_EMR_MR9_Msk|macro|EXTI_EMR_MR9_Msk
DECL|EXTI_EMR_MR9_Pos|macro|EXTI_EMR_MR9_Pos
DECL|EXTI_EMR_MR9|macro|EXTI_EMR_MR9
DECL|EXTI_FTSR_TR0_Msk|macro|EXTI_FTSR_TR0_Msk
DECL|EXTI_FTSR_TR0_Pos|macro|EXTI_FTSR_TR0_Pos
DECL|EXTI_FTSR_TR0|macro|EXTI_FTSR_TR0
DECL|EXTI_FTSR_TR10_Msk|macro|EXTI_FTSR_TR10_Msk
DECL|EXTI_FTSR_TR10_Pos|macro|EXTI_FTSR_TR10_Pos
DECL|EXTI_FTSR_TR10|macro|EXTI_FTSR_TR10
DECL|EXTI_FTSR_TR11_Msk|macro|EXTI_FTSR_TR11_Msk
DECL|EXTI_FTSR_TR11_Pos|macro|EXTI_FTSR_TR11_Pos
DECL|EXTI_FTSR_TR11|macro|EXTI_FTSR_TR11
DECL|EXTI_FTSR_TR12_Msk|macro|EXTI_FTSR_TR12_Msk
DECL|EXTI_FTSR_TR12_Pos|macro|EXTI_FTSR_TR12_Pos
DECL|EXTI_FTSR_TR12|macro|EXTI_FTSR_TR12
DECL|EXTI_FTSR_TR13_Msk|macro|EXTI_FTSR_TR13_Msk
DECL|EXTI_FTSR_TR13_Pos|macro|EXTI_FTSR_TR13_Pos
DECL|EXTI_FTSR_TR13|macro|EXTI_FTSR_TR13
DECL|EXTI_FTSR_TR14_Msk|macro|EXTI_FTSR_TR14_Msk
DECL|EXTI_FTSR_TR14_Pos|macro|EXTI_FTSR_TR14_Pos
DECL|EXTI_FTSR_TR14|macro|EXTI_FTSR_TR14
DECL|EXTI_FTSR_TR15_Msk|macro|EXTI_FTSR_TR15_Msk
DECL|EXTI_FTSR_TR15_Pos|macro|EXTI_FTSR_TR15_Pos
DECL|EXTI_FTSR_TR15|macro|EXTI_FTSR_TR15
DECL|EXTI_FTSR_TR16_Msk|macro|EXTI_FTSR_TR16_Msk
DECL|EXTI_FTSR_TR16_Pos|macro|EXTI_FTSR_TR16_Pos
DECL|EXTI_FTSR_TR16|macro|EXTI_FTSR_TR16
DECL|EXTI_FTSR_TR17_Msk|macro|EXTI_FTSR_TR17_Msk
DECL|EXTI_FTSR_TR17_Pos|macro|EXTI_FTSR_TR17_Pos
DECL|EXTI_FTSR_TR17|macro|EXTI_FTSR_TR17
DECL|EXTI_FTSR_TR18_Msk|macro|EXTI_FTSR_TR18_Msk
DECL|EXTI_FTSR_TR18_Pos|macro|EXTI_FTSR_TR18_Pos
DECL|EXTI_FTSR_TR18|macro|EXTI_FTSR_TR18
DECL|EXTI_FTSR_TR19_Msk|macro|EXTI_FTSR_TR19_Msk
DECL|EXTI_FTSR_TR19_Pos|macro|EXTI_FTSR_TR19_Pos
DECL|EXTI_FTSR_TR19|macro|EXTI_FTSR_TR19
DECL|EXTI_FTSR_TR1_Msk|macro|EXTI_FTSR_TR1_Msk
DECL|EXTI_FTSR_TR1_Pos|macro|EXTI_FTSR_TR1_Pos
DECL|EXTI_FTSR_TR1|macro|EXTI_FTSR_TR1
DECL|EXTI_FTSR_TR20_Msk|macro|EXTI_FTSR_TR20_Msk
DECL|EXTI_FTSR_TR20_Pos|macro|EXTI_FTSR_TR20_Pos
DECL|EXTI_FTSR_TR20|macro|EXTI_FTSR_TR20
DECL|EXTI_FTSR_TR21_Msk|macro|EXTI_FTSR_TR21_Msk
DECL|EXTI_FTSR_TR21_Pos|macro|EXTI_FTSR_TR21_Pos
DECL|EXTI_FTSR_TR21|macro|EXTI_FTSR_TR21
DECL|EXTI_FTSR_TR22_Msk|macro|EXTI_FTSR_TR22_Msk
DECL|EXTI_FTSR_TR22_Pos|macro|EXTI_FTSR_TR22_Pos
DECL|EXTI_FTSR_TR22|macro|EXTI_FTSR_TR22
DECL|EXTI_FTSR_TR2_Msk|macro|EXTI_FTSR_TR2_Msk
DECL|EXTI_FTSR_TR2_Pos|macro|EXTI_FTSR_TR2_Pos
DECL|EXTI_FTSR_TR2|macro|EXTI_FTSR_TR2
DECL|EXTI_FTSR_TR3_Msk|macro|EXTI_FTSR_TR3_Msk
DECL|EXTI_FTSR_TR3_Pos|macro|EXTI_FTSR_TR3_Pos
DECL|EXTI_FTSR_TR3|macro|EXTI_FTSR_TR3
DECL|EXTI_FTSR_TR4_Msk|macro|EXTI_FTSR_TR4_Msk
DECL|EXTI_FTSR_TR4_Pos|macro|EXTI_FTSR_TR4_Pos
DECL|EXTI_FTSR_TR4|macro|EXTI_FTSR_TR4
DECL|EXTI_FTSR_TR5_Msk|macro|EXTI_FTSR_TR5_Msk
DECL|EXTI_FTSR_TR5_Pos|macro|EXTI_FTSR_TR5_Pos
DECL|EXTI_FTSR_TR5|macro|EXTI_FTSR_TR5
DECL|EXTI_FTSR_TR6_Msk|macro|EXTI_FTSR_TR6_Msk
DECL|EXTI_FTSR_TR6_Pos|macro|EXTI_FTSR_TR6_Pos
DECL|EXTI_FTSR_TR6|macro|EXTI_FTSR_TR6
DECL|EXTI_FTSR_TR7_Msk|macro|EXTI_FTSR_TR7_Msk
DECL|EXTI_FTSR_TR7_Pos|macro|EXTI_FTSR_TR7_Pos
DECL|EXTI_FTSR_TR7|macro|EXTI_FTSR_TR7
DECL|EXTI_FTSR_TR8_Msk|macro|EXTI_FTSR_TR8_Msk
DECL|EXTI_FTSR_TR8_Pos|macro|EXTI_FTSR_TR8_Pos
DECL|EXTI_FTSR_TR8|macro|EXTI_FTSR_TR8
DECL|EXTI_FTSR_TR9_Msk|macro|EXTI_FTSR_TR9_Msk
DECL|EXTI_FTSR_TR9_Pos|macro|EXTI_FTSR_TR9_Pos
DECL|EXTI_FTSR_TR9|macro|EXTI_FTSR_TR9
DECL|EXTI_IMR_IM0|macro|EXTI_IMR_IM0
DECL|EXTI_IMR_IM10|macro|EXTI_IMR_IM10
DECL|EXTI_IMR_IM11|macro|EXTI_IMR_IM11
DECL|EXTI_IMR_IM12|macro|EXTI_IMR_IM12
DECL|EXTI_IMR_IM13|macro|EXTI_IMR_IM13
DECL|EXTI_IMR_IM14|macro|EXTI_IMR_IM14
DECL|EXTI_IMR_IM15|macro|EXTI_IMR_IM15
DECL|EXTI_IMR_IM16|macro|EXTI_IMR_IM16
DECL|EXTI_IMR_IM17|macro|EXTI_IMR_IM17
DECL|EXTI_IMR_IM18|macro|EXTI_IMR_IM18
DECL|EXTI_IMR_IM19|macro|EXTI_IMR_IM19
DECL|EXTI_IMR_IM1|macro|EXTI_IMR_IM1
DECL|EXTI_IMR_IM20|macro|EXTI_IMR_IM20
DECL|EXTI_IMR_IM21|macro|EXTI_IMR_IM21
DECL|EXTI_IMR_IM22|macro|EXTI_IMR_IM22
DECL|EXTI_IMR_IM2|macro|EXTI_IMR_IM2
DECL|EXTI_IMR_IM3|macro|EXTI_IMR_IM3
DECL|EXTI_IMR_IM4|macro|EXTI_IMR_IM4
DECL|EXTI_IMR_IM5|macro|EXTI_IMR_IM5
DECL|EXTI_IMR_IM6|macro|EXTI_IMR_IM6
DECL|EXTI_IMR_IM7|macro|EXTI_IMR_IM7
DECL|EXTI_IMR_IM8|macro|EXTI_IMR_IM8
DECL|EXTI_IMR_IM9|macro|EXTI_IMR_IM9
DECL|EXTI_IMR_IM_Msk|macro|EXTI_IMR_IM_Msk
DECL|EXTI_IMR_IM_Pos|macro|EXTI_IMR_IM_Pos
DECL|EXTI_IMR_IM|macro|EXTI_IMR_IM
DECL|EXTI_IMR_MR0_Msk|macro|EXTI_IMR_MR0_Msk
DECL|EXTI_IMR_MR0_Pos|macro|EXTI_IMR_MR0_Pos
DECL|EXTI_IMR_MR0|macro|EXTI_IMR_MR0
DECL|EXTI_IMR_MR10_Msk|macro|EXTI_IMR_MR10_Msk
DECL|EXTI_IMR_MR10_Pos|macro|EXTI_IMR_MR10_Pos
DECL|EXTI_IMR_MR10|macro|EXTI_IMR_MR10
DECL|EXTI_IMR_MR11_Msk|macro|EXTI_IMR_MR11_Msk
DECL|EXTI_IMR_MR11_Pos|macro|EXTI_IMR_MR11_Pos
DECL|EXTI_IMR_MR11|macro|EXTI_IMR_MR11
DECL|EXTI_IMR_MR12_Msk|macro|EXTI_IMR_MR12_Msk
DECL|EXTI_IMR_MR12_Pos|macro|EXTI_IMR_MR12_Pos
DECL|EXTI_IMR_MR12|macro|EXTI_IMR_MR12
DECL|EXTI_IMR_MR13_Msk|macro|EXTI_IMR_MR13_Msk
DECL|EXTI_IMR_MR13_Pos|macro|EXTI_IMR_MR13_Pos
DECL|EXTI_IMR_MR13|macro|EXTI_IMR_MR13
DECL|EXTI_IMR_MR14_Msk|macro|EXTI_IMR_MR14_Msk
DECL|EXTI_IMR_MR14_Pos|macro|EXTI_IMR_MR14_Pos
DECL|EXTI_IMR_MR14|macro|EXTI_IMR_MR14
DECL|EXTI_IMR_MR15_Msk|macro|EXTI_IMR_MR15_Msk
DECL|EXTI_IMR_MR15_Pos|macro|EXTI_IMR_MR15_Pos
DECL|EXTI_IMR_MR15|macro|EXTI_IMR_MR15
DECL|EXTI_IMR_MR16_Msk|macro|EXTI_IMR_MR16_Msk
DECL|EXTI_IMR_MR16_Pos|macro|EXTI_IMR_MR16_Pos
DECL|EXTI_IMR_MR16|macro|EXTI_IMR_MR16
DECL|EXTI_IMR_MR17_Msk|macro|EXTI_IMR_MR17_Msk
DECL|EXTI_IMR_MR17_Pos|macro|EXTI_IMR_MR17_Pos
DECL|EXTI_IMR_MR17|macro|EXTI_IMR_MR17
DECL|EXTI_IMR_MR18_Msk|macro|EXTI_IMR_MR18_Msk
DECL|EXTI_IMR_MR18_Pos|macro|EXTI_IMR_MR18_Pos
DECL|EXTI_IMR_MR18|macro|EXTI_IMR_MR18
DECL|EXTI_IMR_MR19_Msk|macro|EXTI_IMR_MR19_Msk
DECL|EXTI_IMR_MR19_Pos|macro|EXTI_IMR_MR19_Pos
DECL|EXTI_IMR_MR19|macro|EXTI_IMR_MR19
DECL|EXTI_IMR_MR1_Msk|macro|EXTI_IMR_MR1_Msk
DECL|EXTI_IMR_MR1_Pos|macro|EXTI_IMR_MR1_Pos
DECL|EXTI_IMR_MR1|macro|EXTI_IMR_MR1
DECL|EXTI_IMR_MR20_Msk|macro|EXTI_IMR_MR20_Msk
DECL|EXTI_IMR_MR20_Pos|macro|EXTI_IMR_MR20_Pos
DECL|EXTI_IMR_MR20|macro|EXTI_IMR_MR20
DECL|EXTI_IMR_MR21_Msk|macro|EXTI_IMR_MR21_Msk
DECL|EXTI_IMR_MR21_Pos|macro|EXTI_IMR_MR21_Pos
DECL|EXTI_IMR_MR21|macro|EXTI_IMR_MR21
DECL|EXTI_IMR_MR22_Msk|macro|EXTI_IMR_MR22_Msk
DECL|EXTI_IMR_MR22_Pos|macro|EXTI_IMR_MR22_Pos
DECL|EXTI_IMR_MR22|macro|EXTI_IMR_MR22
DECL|EXTI_IMR_MR2_Msk|macro|EXTI_IMR_MR2_Msk
DECL|EXTI_IMR_MR2_Pos|macro|EXTI_IMR_MR2_Pos
DECL|EXTI_IMR_MR2|macro|EXTI_IMR_MR2
DECL|EXTI_IMR_MR3_Msk|macro|EXTI_IMR_MR3_Msk
DECL|EXTI_IMR_MR3_Pos|macro|EXTI_IMR_MR3_Pos
DECL|EXTI_IMR_MR3|macro|EXTI_IMR_MR3
DECL|EXTI_IMR_MR4_Msk|macro|EXTI_IMR_MR4_Msk
DECL|EXTI_IMR_MR4_Pos|macro|EXTI_IMR_MR4_Pos
DECL|EXTI_IMR_MR4|macro|EXTI_IMR_MR4
DECL|EXTI_IMR_MR5_Msk|macro|EXTI_IMR_MR5_Msk
DECL|EXTI_IMR_MR5_Pos|macro|EXTI_IMR_MR5_Pos
DECL|EXTI_IMR_MR5|macro|EXTI_IMR_MR5
DECL|EXTI_IMR_MR6_Msk|macro|EXTI_IMR_MR6_Msk
DECL|EXTI_IMR_MR6_Pos|macro|EXTI_IMR_MR6_Pos
DECL|EXTI_IMR_MR6|macro|EXTI_IMR_MR6
DECL|EXTI_IMR_MR7_Msk|macro|EXTI_IMR_MR7_Msk
DECL|EXTI_IMR_MR7_Pos|macro|EXTI_IMR_MR7_Pos
DECL|EXTI_IMR_MR7|macro|EXTI_IMR_MR7
DECL|EXTI_IMR_MR8_Msk|macro|EXTI_IMR_MR8_Msk
DECL|EXTI_IMR_MR8_Pos|macro|EXTI_IMR_MR8_Pos
DECL|EXTI_IMR_MR8|macro|EXTI_IMR_MR8
DECL|EXTI_IMR_MR9_Msk|macro|EXTI_IMR_MR9_Msk
DECL|EXTI_IMR_MR9_Pos|macro|EXTI_IMR_MR9_Pos
DECL|EXTI_IMR_MR9|macro|EXTI_IMR_MR9
DECL|EXTI_PR_PR0_Msk|macro|EXTI_PR_PR0_Msk
DECL|EXTI_PR_PR0_Pos|macro|EXTI_PR_PR0_Pos
DECL|EXTI_PR_PR0|macro|EXTI_PR_PR0
DECL|EXTI_PR_PR10_Msk|macro|EXTI_PR_PR10_Msk
DECL|EXTI_PR_PR10_Pos|macro|EXTI_PR_PR10_Pos
DECL|EXTI_PR_PR10|macro|EXTI_PR_PR10
DECL|EXTI_PR_PR11_Msk|macro|EXTI_PR_PR11_Msk
DECL|EXTI_PR_PR11_Pos|macro|EXTI_PR_PR11_Pos
DECL|EXTI_PR_PR11|macro|EXTI_PR_PR11
DECL|EXTI_PR_PR12_Msk|macro|EXTI_PR_PR12_Msk
DECL|EXTI_PR_PR12_Pos|macro|EXTI_PR_PR12_Pos
DECL|EXTI_PR_PR12|macro|EXTI_PR_PR12
DECL|EXTI_PR_PR13_Msk|macro|EXTI_PR_PR13_Msk
DECL|EXTI_PR_PR13_Pos|macro|EXTI_PR_PR13_Pos
DECL|EXTI_PR_PR13|macro|EXTI_PR_PR13
DECL|EXTI_PR_PR14_Msk|macro|EXTI_PR_PR14_Msk
DECL|EXTI_PR_PR14_Pos|macro|EXTI_PR_PR14_Pos
DECL|EXTI_PR_PR14|macro|EXTI_PR_PR14
DECL|EXTI_PR_PR15_Msk|macro|EXTI_PR_PR15_Msk
DECL|EXTI_PR_PR15_Pos|macro|EXTI_PR_PR15_Pos
DECL|EXTI_PR_PR15|macro|EXTI_PR_PR15
DECL|EXTI_PR_PR16_Msk|macro|EXTI_PR_PR16_Msk
DECL|EXTI_PR_PR16_Pos|macro|EXTI_PR_PR16_Pos
DECL|EXTI_PR_PR16|macro|EXTI_PR_PR16
DECL|EXTI_PR_PR17_Msk|macro|EXTI_PR_PR17_Msk
DECL|EXTI_PR_PR17_Pos|macro|EXTI_PR_PR17_Pos
DECL|EXTI_PR_PR17|macro|EXTI_PR_PR17
DECL|EXTI_PR_PR18_Msk|macro|EXTI_PR_PR18_Msk
DECL|EXTI_PR_PR18_Pos|macro|EXTI_PR_PR18_Pos
DECL|EXTI_PR_PR18|macro|EXTI_PR_PR18
DECL|EXTI_PR_PR19_Msk|macro|EXTI_PR_PR19_Msk
DECL|EXTI_PR_PR19_Pos|macro|EXTI_PR_PR19_Pos
DECL|EXTI_PR_PR19|macro|EXTI_PR_PR19
DECL|EXTI_PR_PR1_Msk|macro|EXTI_PR_PR1_Msk
DECL|EXTI_PR_PR1_Pos|macro|EXTI_PR_PR1_Pos
DECL|EXTI_PR_PR1|macro|EXTI_PR_PR1
DECL|EXTI_PR_PR20_Msk|macro|EXTI_PR_PR20_Msk
DECL|EXTI_PR_PR20_Pos|macro|EXTI_PR_PR20_Pos
DECL|EXTI_PR_PR20|macro|EXTI_PR_PR20
DECL|EXTI_PR_PR21_Msk|macro|EXTI_PR_PR21_Msk
DECL|EXTI_PR_PR21_Pos|macro|EXTI_PR_PR21_Pos
DECL|EXTI_PR_PR21|macro|EXTI_PR_PR21
DECL|EXTI_PR_PR22_Msk|macro|EXTI_PR_PR22_Msk
DECL|EXTI_PR_PR22_Pos|macro|EXTI_PR_PR22_Pos
DECL|EXTI_PR_PR22|macro|EXTI_PR_PR22
DECL|EXTI_PR_PR2_Msk|macro|EXTI_PR_PR2_Msk
DECL|EXTI_PR_PR2_Pos|macro|EXTI_PR_PR2_Pos
DECL|EXTI_PR_PR2|macro|EXTI_PR_PR2
DECL|EXTI_PR_PR3_Msk|macro|EXTI_PR_PR3_Msk
DECL|EXTI_PR_PR3_Pos|macro|EXTI_PR_PR3_Pos
DECL|EXTI_PR_PR3|macro|EXTI_PR_PR3
DECL|EXTI_PR_PR4_Msk|macro|EXTI_PR_PR4_Msk
DECL|EXTI_PR_PR4_Pos|macro|EXTI_PR_PR4_Pos
DECL|EXTI_PR_PR4|macro|EXTI_PR_PR4
DECL|EXTI_PR_PR5_Msk|macro|EXTI_PR_PR5_Msk
DECL|EXTI_PR_PR5_Pos|macro|EXTI_PR_PR5_Pos
DECL|EXTI_PR_PR5|macro|EXTI_PR_PR5
DECL|EXTI_PR_PR6_Msk|macro|EXTI_PR_PR6_Msk
DECL|EXTI_PR_PR6_Pos|macro|EXTI_PR_PR6_Pos
DECL|EXTI_PR_PR6|macro|EXTI_PR_PR6
DECL|EXTI_PR_PR7_Msk|macro|EXTI_PR_PR7_Msk
DECL|EXTI_PR_PR7_Pos|macro|EXTI_PR_PR7_Pos
DECL|EXTI_PR_PR7|macro|EXTI_PR_PR7
DECL|EXTI_PR_PR8_Msk|macro|EXTI_PR_PR8_Msk
DECL|EXTI_PR_PR8_Pos|macro|EXTI_PR_PR8_Pos
DECL|EXTI_PR_PR8|macro|EXTI_PR_PR8
DECL|EXTI_PR_PR9_Msk|macro|EXTI_PR_PR9_Msk
DECL|EXTI_PR_PR9_Pos|macro|EXTI_PR_PR9_Pos
DECL|EXTI_PR_PR9|macro|EXTI_PR_PR9
DECL|EXTI_RTSR_TR0_Msk|macro|EXTI_RTSR_TR0_Msk
DECL|EXTI_RTSR_TR0_Pos|macro|EXTI_RTSR_TR0_Pos
DECL|EXTI_RTSR_TR0|macro|EXTI_RTSR_TR0
DECL|EXTI_RTSR_TR10_Msk|macro|EXTI_RTSR_TR10_Msk
DECL|EXTI_RTSR_TR10_Pos|macro|EXTI_RTSR_TR10_Pos
DECL|EXTI_RTSR_TR10|macro|EXTI_RTSR_TR10
DECL|EXTI_RTSR_TR11_Msk|macro|EXTI_RTSR_TR11_Msk
DECL|EXTI_RTSR_TR11_Pos|macro|EXTI_RTSR_TR11_Pos
DECL|EXTI_RTSR_TR11|macro|EXTI_RTSR_TR11
DECL|EXTI_RTSR_TR12_Msk|macro|EXTI_RTSR_TR12_Msk
DECL|EXTI_RTSR_TR12_Pos|macro|EXTI_RTSR_TR12_Pos
DECL|EXTI_RTSR_TR12|macro|EXTI_RTSR_TR12
DECL|EXTI_RTSR_TR13_Msk|macro|EXTI_RTSR_TR13_Msk
DECL|EXTI_RTSR_TR13_Pos|macro|EXTI_RTSR_TR13_Pos
DECL|EXTI_RTSR_TR13|macro|EXTI_RTSR_TR13
DECL|EXTI_RTSR_TR14_Msk|macro|EXTI_RTSR_TR14_Msk
DECL|EXTI_RTSR_TR14_Pos|macro|EXTI_RTSR_TR14_Pos
DECL|EXTI_RTSR_TR14|macro|EXTI_RTSR_TR14
DECL|EXTI_RTSR_TR15_Msk|macro|EXTI_RTSR_TR15_Msk
DECL|EXTI_RTSR_TR15_Pos|macro|EXTI_RTSR_TR15_Pos
DECL|EXTI_RTSR_TR15|macro|EXTI_RTSR_TR15
DECL|EXTI_RTSR_TR16_Msk|macro|EXTI_RTSR_TR16_Msk
DECL|EXTI_RTSR_TR16_Pos|macro|EXTI_RTSR_TR16_Pos
DECL|EXTI_RTSR_TR16|macro|EXTI_RTSR_TR16
DECL|EXTI_RTSR_TR17_Msk|macro|EXTI_RTSR_TR17_Msk
DECL|EXTI_RTSR_TR17_Pos|macro|EXTI_RTSR_TR17_Pos
DECL|EXTI_RTSR_TR17|macro|EXTI_RTSR_TR17
DECL|EXTI_RTSR_TR18_Msk|macro|EXTI_RTSR_TR18_Msk
DECL|EXTI_RTSR_TR18_Pos|macro|EXTI_RTSR_TR18_Pos
DECL|EXTI_RTSR_TR18|macro|EXTI_RTSR_TR18
DECL|EXTI_RTSR_TR19_Msk|macro|EXTI_RTSR_TR19_Msk
DECL|EXTI_RTSR_TR19_Pos|macro|EXTI_RTSR_TR19_Pos
DECL|EXTI_RTSR_TR19|macro|EXTI_RTSR_TR19
DECL|EXTI_RTSR_TR1_Msk|macro|EXTI_RTSR_TR1_Msk
DECL|EXTI_RTSR_TR1_Pos|macro|EXTI_RTSR_TR1_Pos
DECL|EXTI_RTSR_TR1|macro|EXTI_RTSR_TR1
DECL|EXTI_RTSR_TR20_Msk|macro|EXTI_RTSR_TR20_Msk
DECL|EXTI_RTSR_TR20_Pos|macro|EXTI_RTSR_TR20_Pos
DECL|EXTI_RTSR_TR20|macro|EXTI_RTSR_TR20
DECL|EXTI_RTSR_TR21_Msk|macro|EXTI_RTSR_TR21_Msk
DECL|EXTI_RTSR_TR21_Pos|macro|EXTI_RTSR_TR21_Pos
DECL|EXTI_RTSR_TR21|macro|EXTI_RTSR_TR21
DECL|EXTI_RTSR_TR22_Msk|macro|EXTI_RTSR_TR22_Msk
DECL|EXTI_RTSR_TR22_Pos|macro|EXTI_RTSR_TR22_Pos
DECL|EXTI_RTSR_TR22|macro|EXTI_RTSR_TR22
DECL|EXTI_RTSR_TR2_Msk|macro|EXTI_RTSR_TR2_Msk
DECL|EXTI_RTSR_TR2_Pos|macro|EXTI_RTSR_TR2_Pos
DECL|EXTI_RTSR_TR2|macro|EXTI_RTSR_TR2
DECL|EXTI_RTSR_TR3_Msk|macro|EXTI_RTSR_TR3_Msk
DECL|EXTI_RTSR_TR3_Pos|macro|EXTI_RTSR_TR3_Pos
DECL|EXTI_RTSR_TR3|macro|EXTI_RTSR_TR3
DECL|EXTI_RTSR_TR4_Msk|macro|EXTI_RTSR_TR4_Msk
DECL|EXTI_RTSR_TR4_Pos|macro|EXTI_RTSR_TR4_Pos
DECL|EXTI_RTSR_TR4|macro|EXTI_RTSR_TR4
DECL|EXTI_RTSR_TR5_Msk|macro|EXTI_RTSR_TR5_Msk
DECL|EXTI_RTSR_TR5_Pos|macro|EXTI_RTSR_TR5_Pos
DECL|EXTI_RTSR_TR5|macro|EXTI_RTSR_TR5
DECL|EXTI_RTSR_TR6_Msk|macro|EXTI_RTSR_TR6_Msk
DECL|EXTI_RTSR_TR6_Pos|macro|EXTI_RTSR_TR6_Pos
DECL|EXTI_RTSR_TR6|macro|EXTI_RTSR_TR6
DECL|EXTI_RTSR_TR7_Msk|macro|EXTI_RTSR_TR7_Msk
DECL|EXTI_RTSR_TR7_Pos|macro|EXTI_RTSR_TR7_Pos
DECL|EXTI_RTSR_TR7|macro|EXTI_RTSR_TR7
DECL|EXTI_RTSR_TR8_Msk|macro|EXTI_RTSR_TR8_Msk
DECL|EXTI_RTSR_TR8_Pos|macro|EXTI_RTSR_TR8_Pos
DECL|EXTI_RTSR_TR8|macro|EXTI_RTSR_TR8
DECL|EXTI_RTSR_TR9_Msk|macro|EXTI_RTSR_TR9_Msk
DECL|EXTI_RTSR_TR9_Pos|macro|EXTI_RTSR_TR9_Pos
DECL|EXTI_RTSR_TR9|macro|EXTI_RTSR_TR9
DECL|EXTI_SWIER_SWIER0_Msk|macro|EXTI_SWIER_SWIER0_Msk
DECL|EXTI_SWIER_SWIER0_Pos|macro|EXTI_SWIER_SWIER0_Pos
DECL|EXTI_SWIER_SWIER0|macro|EXTI_SWIER_SWIER0
DECL|EXTI_SWIER_SWIER10_Msk|macro|EXTI_SWIER_SWIER10_Msk
DECL|EXTI_SWIER_SWIER10_Pos|macro|EXTI_SWIER_SWIER10_Pos
DECL|EXTI_SWIER_SWIER10|macro|EXTI_SWIER_SWIER10
DECL|EXTI_SWIER_SWIER11_Msk|macro|EXTI_SWIER_SWIER11_Msk
DECL|EXTI_SWIER_SWIER11_Pos|macro|EXTI_SWIER_SWIER11_Pos
DECL|EXTI_SWIER_SWIER11|macro|EXTI_SWIER_SWIER11
DECL|EXTI_SWIER_SWIER12_Msk|macro|EXTI_SWIER_SWIER12_Msk
DECL|EXTI_SWIER_SWIER12_Pos|macro|EXTI_SWIER_SWIER12_Pos
DECL|EXTI_SWIER_SWIER12|macro|EXTI_SWIER_SWIER12
DECL|EXTI_SWIER_SWIER13_Msk|macro|EXTI_SWIER_SWIER13_Msk
DECL|EXTI_SWIER_SWIER13_Pos|macro|EXTI_SWIER_SWIER13_Pos
DECL|EXTI_SWIER_SWIER13|macro|EXTI_SWIER_SWIER13
DECL|EXTI_SWIER_SWIER14_Msk|macro|EXTI_SWIER_SWIER14_Msk
DECL|EXTI_SWIER_SWIER14_Pos|macro|EXTI_SWIER_SWIER14_Pos
DECL|EXTI_SWIER_SWIER14|macro|EXTI_SWIER_SWIER14
DECL|EXTI_SWIER_SWIER15_Msk|macro|EXTI_SWIER_SWIER15_Msk
DECL|EXTI_SWIER_SWIER15_Pos|macro|EXTI_SWIER_SWIER15_Pos
DECL|EXTI_SWIER_SWIER15|macro|EXTI_SWIER_SWIER15
DECL|EXTI_SWIER_SWIER16_Msk|macro|EXTI_SWIER_SWIER16_Msk
DECL|EXTI_SWIER_SWIER16_Pos|macro|EXTI_SWIER_SWIER16_Pos
DECL|EXTI_SWIER_SWIER16|macro|EXTI_SWIER_SWIER16
DECL|EXTI_SWIER_SWIER17_Msk|macro|EXTI_SWIER_SWIER17_Msk
DECL|EXTI_SWIER_SWIER17_Pos|macro|EXTI_SWIER_SWIER17_Pos
DECL|EXTI_SWIER_SWIER17|macro|EXTI_SWIER_SWIER17
DECL|EXTI_SWIER_SWIER18_Msk|macro|EXTI_SWIER_SWIER18_Msk
DECL|EXTI_SWIER_SWIER18_Pos|macro|EXTI_SWIER_SWIER18_Pos
DECL|EXTI_SWIER_SWIER18|macro|EXTI_SWIER_SWIER18
DECL|EXTI_SWIER_SWIER19_Msk|macro|EXTI_SWIER_SWIER19_Msk
DECL|EXTI_SWIER_SWIER19_Pos|macro|EXTI_SWIER_SWIER19_Pos
DECL|EXTI_SWIER_SWIER19|macro|EXTI_SWIER_SWIER19
DECL|EXTI_SWIER_SWIER1_Msk|macro|EXTI_SWIER_SWIER1_Msk
DECL|EXTI_SWIER_SWIER1_Pos|macro|EXTI_SWIER_SWIER1_Pos
DECL|EXTI_SWIER_SWIER1|macro|EXTI_SWIER_SWIER1
DECL|EXTI_SWIER_SWIER20_Msk|macro|EXTI_SWIER_SWIER20_Msk
DECL|EXTI_SWIER_SWIER20_Pos|macro|EXTI_SWIER_SWIER20_Pos
DECL|EXTI_SWIER_SWIER20|macro|EXTI_SWIER_SWIER20
DECL|EXTI_SWIER_SWIER21_Msk|macro|EXTI_SWIER_SWIER21_Msk
DECL|EXTI_SWIER_SWIER21_Pos|macro|EXTI_SWIER_SWIER21_Pos
DECL|EXTI_SWIER_SWIER21|macro|EXTI_SWIER_SWIER21
DECL|EXTI_SWIER_SWIER22_Msk|macro|EXTI_SWIER_SWIER22_Msk
DECL|EXTI_SWIER_SWIER22_Pos|macro|EXTI_SWIER_SWIER22_Pos
DECL|EXTI_SWIER_SWIER22|macro|EXTI_SWIER_SWIER22
DECL|EXTI_SWIER_SWIER2_Msk|macro|EXTI_SWIER_SWIER2_Msk
DECL|EXTI_SWIER_SWIER2_Pos|macro|EXTI_SWIER_SWIER2_Pos
DECL|EXTI_SWIER_SWIER2|macro|EXTI_SWIER_SWIER2
DECL|EXTI_SWIER_SWIER3_Msk|macro|EXTI_SWIER_SWIER3_Msk
DECL|EXTI_SWIER_SWIER3_Pos|macro|EXTI_SWIER_SWIER3_Pos
DECL|EXTI_SWIER_SWIER3|macro|EXTI_SWIER_SWIER3
DECL|EXTI_SWIER_SWIER4_Msk|macro|EXTI_SWIER_SWIER4_Msk
DECL|EXTI_SWIER_SWIER4_Pos|macro|EXTI_SWIER_SWIER4_Pos
DECL|EXTI_SWIER_SWIER4|macro|EXTI_SWIER_SWIER4
DECL|EXTI_SWIER_SWIER5_Msk|macro|EXTI_SWIER_SWIER5_Msk
DECL|EXTI_SWIER_SWIER5_Pos|macro|EXTI_SWIER_SWIER5_Pos
DECL|EXTI_SWIER_SWIER5|macro|EXTI_SWIER_SWIER5
DECL|EXTI_SWIER_SWIER6_Msk|macro|EXTI_SWIER_SWIER6_Msk
DECL|EXTI_SWIER_SWIER6_Pos|macro|EXTI_SWIER_SWIER6_Pos
DECL|EXTI_SWIER_SWIER6|macro|EXTI_SWIER_SWIER6
DECL|EXTI_SWIER_SWIER7_Msk|macro|EXTI_SWIER_SWIER7_Msk
DECL|EXTI_SWIER_SWIER7_Pos|macro|EXTI_SWIER_SWIER7_Pos
DECL|EXTI_SWIER_SWIER7|macro|EXTI_SWIER_SWIER7
DECL|EXTI_SWIER_SWIER8_Msk|macro|EXTI_SWIER_SWIER8_Msk
DECL|EXTI_SWIER_SWIER8_Pos|macro|EXTI_SWIER_SWIER8_Pos
DECL|EXTI_SWIER_SWIER8|macro|EXTI_SWIER_SWIER8
DECL|EXTI_SWIER_SWIER9_Msk|macro|EXTI_SWIER_SWIER9_Msk
DECL|EXTI_SWIER_SWIER9_Pos|macro|EXTI_SWIER_SWIER9_Pos
DECL|EXTI_SWIER_SWIER9|macro|EXTI_SWIER_SWIER9
DECL|EXTI_TypeDef|typedef|} EXTI_TypeDef;
DECL|EXTI|macro|EXTI
DECL|FA1R|member|__IO uint32_t FA1R; /*!< CAN filter activation register, Address offset: 0x21C */
DECL|FCR|member|__IO uint32_t FCR; /*!< DMA stream x FIFO control register */
DECL|FCR|member|__IO uint32_t FCR; /*!< QUADSPI Flag Clear register, Address offset: 0x0C */
DECL|FFA1R|member|__IO uint32_t FFA1R; /*!< CAN filter FIFO assignment register, Address offset: 0x214 */
DECL|FGCLUT|member|__IO uint32_t FGCLUT[256]; /*!< DMA2D Foreground CLUT, Address offset:400-7FF */
DECL|FGCMAR|member|__IO uint32_t FGCMAR; /*!< DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C */
DECL|FGCOLR|member|__IO uint32_t FGCOLR; /*!< DMA2D Foreground Color Register, Address offset: 0x20 */
DECL|FGMAR|member|__IO uint32_t FGMAR; /*!< DMA2D Foreground Memory Address Register, Address offset: 0x0C */
DECL|FGOR|member|__IO uint32_t FGOR; /*!< DMA2D Foreground Offset Register, Address offset: 0x10 */
DECL|FGPFCCR|member|__IO uint32_t FGPFCCR; /*!< DMA2D Foreground PFC Control Register, Address offset: 0x1C */
DECL|FIFOCNT|member|__IO const uint32_t FIFOCNT; /*!< SDIO FIFO counter register, Address offset: 0x48 */
DECL|FIFO|member|__IO uint32_t FIFO; /*!< SDIO data FIFO register, Address offset: 0x80 */
DECL|FIR|member|__IO uint32_t FIR[2]; /*!< DSI Host Force Interrupt Register, Address offset: 0xD8-0xDF */
DECL|FLASHSIZE_BASE|macro|FLASHSIZE_BASE
DECL|FLASH_ACR_BYTE0_ADDRESS_Msk|macro|FLASH_ACR_BYTE0_ADDRESS_Msk
DECL|FLASH_ACR_BYTE0_ADDRESS_Pos|macro|FLASH_ACR_BYTE0_ADDRESS_Pos
DECL|FLASH_ACR_BYTE0_ADDRESS|macro|FLASH_ACR_BYTE0_ADDRESS
DECL|FLASH_ACR_BYTE2_ADDRESS_Msk|macro|FLASH_ACR_BYTE2_ADDRESS_Msk
DECL|FLASH_ACR_BYTE2_ADDRESS_Pos|macro|FLASH_ACR_BYTE2_ADDRESS_Pos
DECL|FLASH_ACR_BYTE2_ADDRESS|macro|FLASH_ACR_BYTE2_ADDRESS
DECL|FLASH_ACR_DCEN_Msk|macro|FLASH_ACR_DCEN_Msk
DECL|FLASH_ACR_DCEN_Pos|macro|FLASH_ACR_DCEN_Pos
DECL|FLASH_ACR_DCEN|macro|FLASH_ACR_DCEN
DECL|FLASH_ACR_DCRST_Msk|macro|FLASH_ACR_DCRST_Msk
DECL|FLASH_ACR_DCRST_Pos|macro|FLASH_ACR_DCRST_Pos
DECL|FLASH_ACR_DCRST|macro|FLASH_ACR_DCRST
DECL|FLASH_ACR_ICEN_Msk|macro|FLASH_ACR_ICEN_Msk
DECL|FLASH_ACR_ICEN_Pos|macro|FLASH_ACR_ICEN_Pos
DECL|FLASH_ACR_ICEN|macro|FLASH_ACR_ICEN
DECL|FLASH_ACR_ICRST_Msk|macro|FLASH_ACR_ICRST_Msk
DECL|FLASH_ACR_ICRST_Pos|macro|FLASH_ACR_ICRST_Pos
DECL|FLASH_ACR_ICRST|macro|FLASH_ACR_ICRST
DECL|FLASH_ACR_LATENCY_0WS|macro|FLASH_ACR_LATENCY_0WS
DECL|FLASH_ACR_LATENCY_10WS|macro|FLASH_ACR_LATENCY_10WS
DECL|FLASH_ACR_LATENCY_11WS|macro|FLASH_ACR_LATENCY_11WS
DECL|FLASH_ACR_LATENCY_12WS|macro|FLASH_ACR_LATENCY_12WS
DECL|FLASH_ACR_LATENCY_13WS|macro|FLASH_ACR_LATENCY_13WS
DECL|FLASH_ACR_LATENCY_14WS|macro|FLASH_ACR_LATENCY_14WS
DECL|FLASH_ACR_LATENCY_15WS|macro|FLASH_ACR_LATENCY_15WS
DECL|FLASH_ACR_LATENCY_1WS|macro|FLASH_ACR_LATENCY_1WS
DECL|FLASH_ACR_LATENCY_2WS|macro|FLASH_ACR_LATENCY_2WS
DECL|FLASH_ACR_LATENCY_3WS|macro|FLASH_ACR_LATENCY_3WS
DECL|FLASH_ACR_LATENCY_4WS|macro|FLASH_ACR_LATENCY_4WS
DECL|FLASH_ACR_LATENCY_5WS|macro|FLASH_ACR_LATENCY_5WS
DECL|FLASH_ACR_LATENCY_6WS|macro|FLASH_ACR_LATENCY_6WS
DECL|FLASH_ACR_LATENCY_7WS|macro|FLASH_ACR_LATENCY_7WS
DECL|FLASH_ACR_LATENCY_8WS|macro|FLASH_ACR_LATENCY_8WS
DECL|FLASH_ACR_LATENCY_9WS|macro|FLASH_ACR_LATENCY_9WS
DECL|FLASH_ACR_LATENCY_Msk|macro|FLASH_ACR_LATENCY_Msk
DECL|FLASH_ACR_LATENCY_Pos|macro|FLASH_ACR_LATENCY_Pos
DECL|FLASH_ACR_LATENCY|macro|FLASH_ACR_LATENCY
DECL|FLASH_ACR_PRFTEN_Msk|macro|FLASH_ACR_PRFTEN_Msk
DECL|FLASH_ACR_PRFTEN_Pos|macro|FLASH_ACR_PRFTEN_Pos
DECL|FLASH_ACR_PRFTEN|macro|FLASH_ACR_PRFTEN
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_CR_EOPIE_Msk|macro|FLASH_CR_EOPIE_Msk
DECL|FLASH_CR_EOPIE_Pos|macro|FLASH_CR_EOPIE_Pos
DECL|FLASH_CR_EOPIE|macro|FLASH_CR_EOPIE
DECL|FLASH_CR_LOCK_Msk|macro|FLASH_CR_LOCK_Msk
DECL|FLASH_CR_LOCK_Pos|macro|FLASH_CR_LOCK_Pos
DECL|FLASH_CR_LOCK|macro|FLASH_CR_LOCK
DECL|FLASH_CR_MER1|macro|FLASH_CR_MER1
DECL|FLASH_CR_MER2_Msk|macro|FLASH_CR_MER2_Msk
DECL|FLASH_CR_MER2_Pos|macro|FLASH_CR_MER2_Pos
DECL|FLASH_CR_MER2|macro|FLASH_CR_MER2
DECL|FLASH_CR_MER_Msk|macro|FLASH_CR_MER_Msk
DECL|FLASH_CR_MER_Pos|macro|FLASH_CR_MER_Pos
DECL|FLASH_CR_MER|macro|FLASH_CR_MER
DECL|FLASH_CR_PG_Msk|macro|FLASH_CR_PG_Msk
DECL|FLASH_CR_PG_Pos|macro|FLASH_CR_PG_Pos
DECL|FLASH_CR_PG|macro|FLASH_CR_PG
DECL|FLASH_CR_PSIZE_0|macro|FLASH_CR_PSIZE_0
DECL|FLASH_CR_PSIZE_1|macro|FLASH_CR_PSIZE_1
DECL|FLASH_CR_PSIZE_Msk|macro|FLASH_CR_PSIZE_Msk
DECL|FLASH_CR_PSIZE_Pos|macro|FLASH_CR_PSIZE_Pos
DECL|FLASH_CR_PSIZE|macro|FLASH_CR_PSIZE
DECL|FLASH_CR_SER_Msk|macro|FLASH_CR_SER_Msk
DECL|FLASH_CR_SER_Pos|macro|FLASH_CR_SER_Pos
DECL|FLASH_CR_SER|macro|FLASH_CR_SER
DECL|FLASH_CR_SNB_0|macro|FLASH_CR_SNB_0
DECL|FLASH_CR_SNB_1|macro|FLASH_CR_SNB_1
DECL|FLASH_CR_SNB_2|macro|FLASH_CR_SNB_2
DECL|FLASH_CR_SNB_3|macro|FLASH_CR_SNB_3
DECL|FLASH_CR_SNB_4|macro|FLASH_CR_SNB_4
DECL|FLASH_CR_SNB_Msk|macro|FLASH_CR_SNB_Msk
DECL|FLASH_CR_SNB_Pos|macro|FLASH_CR_SNB_Pos
DECL|FLASH_CR_SNB|macro|FLASH_CR_SNB
DECL|FLASH_CR_STRT_Msk|macro|FLASH_CR_STRT_Msk
DECL|FLASH_CR_STRT_Pos|macro|FLASH_CR_STRT_Pos
DECL|FLASH_CR_STRT|macro|FLASH_CR_STRT
DECL|FLASH_END|macro|FLASH_END
DECL|FLASH_IRQn|enumerator|FLASH_IRQn = 4, /*!< FLASH global Interrupt */
DECL|FLASH_OPTCR1_nWRP_0|macro|FLASH_OPTCR1_nWRP_0
DECL|FLASH_OPTCR1_nWRP_10|macro|FLASH_OPTCR1_nWRP_10
DECL|FLASH_OPTCR1_nWRP_11|macro|FLASH_OPTCR1_nWRP_11
DECL|FLASH_OPTCR1_nWRP_1|macro|FLASH_OPTCR1_nWRP_1
DECL|FLASH_OPTCR1_nWRP_2|macro|FLASH_OPTCR1_nWRP_2
DECL|FLASH_OPTCR1_nWRP_3|macro|FLASH_OPTCR1_nWRP_3
DECL|FLASH_OPTCR1_nWRP_4|macro|FLASH_OPTCR1_nWRP_4
DECL|FLASH_OPTCR1_nWRP_5|macro|FLASH_OPTCR1_nWRP_5
DECL|FLASH_OPTCR1_nWRP_6|macro|FLASH_OPTCR1_nWRP_6
DECL|FLASH_OPTCR1_nWRP_7|macro|FLASH_OPTCR1_nWRP_7
DECL|FLASH_OPTCR1_nWRP_8|macro|FLASH_OPTCR1_nWRP_8
DECL|FLASH_OPTCR1_nWRP_9|macro|FLASH_OPTCR1_nWRP_9
DECL|FLASH_OPTCR1_nWRP_Msk|macro|FLASH_OPTCR1_nWRP_Msk
DECL|FLASH_OPTCR1_nWRP_Pos|macro|FLASH_OPTCR1_nWRP_Pos
DECL|FLASH_OPTCR1_nWRP|macro|FLASH_OPTCR1_nWRP
DECL|FLASH_OPTCR_BFB2_Msk|macro|FLASH_OPTCR_BFB2_Msk
DECL|FLASH_OPTCR_BFB2_Pos|macro|FLASH_OPTCR_BFB2_Pos
DECL|FLASH_OPTCR_BFB2|macro|FLASH_OPTCR_BFB2
DECL|FLASH_OPTCR_BOR_LEV_0|macro|FLASH_OPTCR_BOR_LEV_0
DECL|FLASH_OPTCR_BOR_LEV_1|macro|FLASH_OPTCR_BOR_LEV_1
DECL|FLASH_OPTCR_BOR_LEV_Msk|macro|FLASH_OPTCR_BOR_LEV_Msk
DECL|FLASH_OPTCR_BOR_LEV_Pos|macro|FLASH_OPTCR_BOR_LEV_Pos
DECL|FLASH_OPTCR_BOR_LEV|macro|FLASH_OPTCR_BOR_LEV
DECL|FLASH_OPTCR_DB1M_Msk|macro|FLASH_OPTCR_DB1M_Msk
DECL|FLASH_OPTCR_DB1M_Pos|macro|FLASH_OPTCR_DB1M_Pos
DECL|FLASH_OPTCR_DB1M|macro|FLASH_OPTCR_DB1M
DECL|FLASH_OPTCR_OPTLOCK_Msk|macro|FLASH_OPTCR_OPTLOCK_Msk
DECL|FLASH_OPTCR_OPTLOCK_Pos|macro|FLASH_OPTCR_OPTLOCK_Pos
DECL|FLASH_OPTCR_OPTLOCK|macro|FLASH_OPTCR_OPTLOCK
DECL|FLASH_OPTCR_OPTSTRT_Msk|macro|FLASH_OPTCR_OPTSTRT_Msk
DECL|FLASH_OPTCR_OPTSTRT_Pos|macro|FLASH_OPTCR_OPTSTRT_Pos
DECL|FLASH_OPTCR_OPTSTRT|macro|FLASH_OPTCR_OPTSTRT
DECL|FLASH_OPTCR_RDP_0|macro|FLASH_OPTCR_RDP_0
DECL|FLASH_OPTCR_RDP_1|macro|FLASH_OPTCR_RDP_1
DECL|FLASH_OPTCR_RDP_2|macro|FLASH_OPTCR_RDP_2
DECL|FLASH_OPTCR_RDP_3|macro|FLASH_OPTCR_RDP_3
DECL|FLASH_OPTCR_RDP_4|macro|FLASH_OPTCR_RDP_4
DECL|FLASH_OPTCR_RDP_5|macro|FLASH_OPTCR_RDP_5
DECL|FLASH_OPTCR_RDP_6|macro|FLASH_OPTCR_RDP_6
DECL|FLASH_OPTCR_RDP_7|macro|FLASH_OPTCR_RDP_7
DECL|FLASH_OPTCR_RDP_Msk|macro|FLASH_OPTCR_RDP_Msk
DECL|FLASH_OPTCR_RDP_Pos|macro|FLASH_OPTCR_RDP_Pos
DECL|FLASH_OPTCR_RDP|macro|FLASH_OPTCR_RDP
DECL|FLASH_OPTCR_SPRMOD_Msk|macro|FLASH_OPTCR_SPRMOD_Msk
DECL|FLASH_OPTCR_SPRMOD_Pos|macro|FLASH_OPTCR_SPRMOD_Pos
DECL|FLASH_OPTCR_SPRMOD|macro|FLASH_OPTCR_SPRMOD
DECL|FLASH_OPTCR_WDG_SW_Msk|macro|FLASH_OPTCR_WDG_SW_Msk
DECL|FLASH_OPTCR_WDG_SW_Pos|macro|FLASH_OPTCR_WDG_SW_Pos
DECL|FLASH_OPTCR_WDG_SW|macro|FLASH_OPTCR_WDG_SW
DECL|FLASH_OPTCR_nRST_STDBY_Msk|macro|FLASH_OPTCR_nRST_STDBY_Msk
DECL|FLASH_OPTCR_nRST_STDBY_Pos|macro|FLASH_OPTCR_nRST_STDBY_Pos
DECL|FLASH_OPTCR_nRST_STDBY|macro|FLASH_OPTCR_nRST_STDBY
DECL|FLASH_OPTCR_nRST_STOP_Msk|macro|FLASH_OPTCR_nRST_STOP_Msk
DECL|FLASH_OPTCR_nRST_STOP_Pos|macro|FLASH_OPTCR_nRST_STOP_Pos
DECL|FLASH_OPTCR_nRST_STOP|macro|FLASH_OPTCR_nRST_STOP
DECL|FLASH_OPTCR_nWRP_0|macro|FLASH_OPTCR_nWRP_0
DECL|FLASH_OPTCR_nWRP_10|macro|FLASH_OPTCR_nWRP_10
DECL|FLASH_OPTCR_nWRP_11|macro|FLASH_OPTCR_nWRP_11
DECL|FLASH_OPTCR_nWRP_1|macro|FLASH_OPTCR_nWRP_1
DECL|FLASH_OPTCR_nWRP_2|macro|FLASH_OPTCR_nWRP_2
DECL|FLASH_OPTCR_nWRP_3|macro|FLASH_OPTCR_nWRP_3
DECL|FLASH_OPTCR_nWRP_4|macro|FLASH_OPTCR_nWRP_4
DECL|FLASH_OPTCR_nWRP_5|macro|FLASH_OPTCR_nWRP_5
DECL|FLASH_OPTCR_nWRP_6|macro|FLASH_OPTCR_nWRP_6
DECL|FLASH_OPTCR_nWRP_7|macro|FLASH_OPTCR_nWRP_7
DECL|FLASH_OPTCR_nWRP_8|macro|FLASH_OPTCR_nWRP_8
DECL|FLASH_OPTCR_nWRP_9|macro|FLASH_OPTCR_nWRP_9
DECL|FLASH_OPTCR_nWRP_Msk|macro|FLASH_OPTCR_nWRP_Msk
DECL|FLASH_OPTCR_nWRP_Pos|macro|FLASH_OPTCR_nWRP_Pos
DECL|FLASH_OPTCR_nWRP|macro|FLASH_OPTCR_nWRP
DECL|FLASH_OTP_BASE|macro|FLASH_OTP_BASE
DECL|FLASH_OTP_END|macro|FLASH_OTP_END
DECL|FLASH_R_BASE|macro|FLASH_R_BASE
DECL|FLASH_SCALE1_LATENCY1_FREQ|macro|FLASH_SCALE1_LATENCY1_FREQ
DECL|FLASH_SCALE1_LATENCY2_FREQ|macro|FLASH_SCALE1_LATENCY2_FREQ
DECL|FLASH_SCALE1_LATENCY3_FREQ|macro|FLASH_SCALE1_LATENCY3_FREQ
DECL|FLASH_SCALE1_LATENCY4_FREQ|macro|FLASH_SCALE1_LATENCY4_FREQ
DECL|FLASH_SCALE1_LATENCY5_FREQ|macro|FLASH_SCALE1_LATENCY5_FREQ
DECL|FLASH_SCALE2_LATENCY1_FREQ|macro|FLASH_SCALE2_LATENCY1_FREQ
DECL|FLASH_SCALE2_LATENCY2_FREQ|macro|FLASH_SCALE2_LATENCY2_FREQ
DECL|FLASH_SCALE2_LATENCY3_FREQ|macro|FLASH_SCALE2_LATENCY3_FREQ
DECL|FLASH_SCALE2_LATENCY4_FREQ|macro|FLASH_SCALE2_LATENCY4_FREQ
DECL|FLASH_SCALE2_LATENCY5_FREQ|macro|FLASH_SCALE2_LATENCY5_FREQ
DECL|FLASH_SCALE3_LATENCY1_FREQ|macro|FLASH_SCALE3_LATENCY1_FREQ
DECL|FLASH_SCALE3_LATENCY2_FREQ|macro|FLASH_SCALE3_LATENCY2_FREQ
DECL|FLASH_SCALE3_LATENCY3_FREQ|macro|FLASH_SCALE3_LATENCY3_FREQ
DECL|FLASH_SR_BSY_Msk|macro|FLASH_SR_BSY_Msk
DECL|FLASH_SR_BSY_Pos|macro|FLASH_SR_BSY_Pos
DECL|FLASH_SR_BSY|macro|FLASH_SR_BSY
DECL|FLASH_SR_EOP_Msk|macro|FLASH_SR_EOP_Msk
DECL|FLASH_SR_EOP_Pos|macro|FLASH_SR_EOP_Pos
DECL|FLASH_SR_EOP|macro|FLASH_SR_EOP
DECL|FLASH_SR_PGAERR_Msk|macro|FLASH_SR_PGAERR_Msk
DECL|FLASH_SR_PGAERR_Pos|macro|FLASH_SR_PGAERR_Pos
DECL|FLASH_SR_PGAERR|macro|FLASH_SR_PGAERR
DECL|FLASH_SR_PGPERR_Msk|macro|FLASH_SR_PGPERR_Msk
DECL|FLASH_SR_PGPERR_Pos|macro|FLASH_SR_PGPERR_Pos
DECL|FLASH_SR_PGPERR|macro|FLASH_SR_PGPERR
DECL|FLASH_SR_PGSERR_Msk|macro|FLASH_SR_PGSERR_Msk
DECL|FLASH_SR_PGSERR_Pos|macro|FLASH_SR_PGSERR_Pos
DECL|FLASH_SR_PGSERR|macro|FLASH_SR_PGSERR
DECL|FLASH_SR_RDERR_Msk|macro|FLASH_SR_RDERR_Msk
DECL|FLASH_SR_RDERR_Pos|macro|FLASH_SR_RDERR_Pos
DECL|FLASH_SR_RDERR|macro|FLASH_SR_RDERR
DECL|FLASH_SR_SOP_Msk|macro|FLASH_SR_SOP_Msk
DECL|FLASH_SR_SOP_Pos|macro|FLASH_SR_SOP_Pos
DECL|FLASH_SR_SOP|macro|FLASH_SR_SOP
DECL|FLASH_SR_WRPERR_Msk|macro|FLASH_SR_WRPERR_Msk
DECL|FLASH_SR_WRPERR_Pos|macro|FLASH_SR_WRPERR_Pos
DECL|FLASH_SR_WRPERR|macro|FLASH_SR_WRPERR
DECL|FLASH_TypeDef|typedef|} FLASH_TypeDef;
DECL|FLASH|macro|FLASH
DECL|FLTR|member|__IO uint32_t FLTR; /*!< I2C FLTR register, Address offset: 0x24 */
DECL|FM1R|member|__IO uint32_t FM1R; /*!< CAN filter mode register, Address offset: 0x204 */
DECL|FMC_BCR1_ASYNCWAIT_Msk|macro|FMC_BCR1_ASYNCWAIT_Msk
DECL|FMC_BCR1_ASYNCWAIT_Pos|macro|FMC_BCR1_ASYNCWAIT_Pos
DECL|FMC_BCR1_ASYNCWAIT|macro|FMC_BCR1_ASYNCWAIT
DECL|FMC_BCR1_BURSTEN_Msk|macro|FMC_BCR1_BURSTEN_Msk
DECL|FMC_BCR1_BURSTEN_Pos|macro|FMC_BCR1_BURSTEN_Pos
DECL|FMC_BCR1_BURSTEN|macro|FMC_BCR1_BURSTEN
DECL|FMC_BCR1_CBURSTRW_Msk|macro|FMC_BCR1_CBURSTRW_Msk
DECL|FMC_BCR1_CBURSTRW_Pos|macro|FMC_BCR1_CBURSTRW_Pos
DECL|FMC_BCR1_CBURSTRW|macro|FMC_BCR1_CBURSTRW
DECL|FMC_BCR1_CCLKEN_Msk|macro|FMC_BCR1_CCLKEN_Msk
DECL|FMC_BCR1_CCLKEN_Pos|macro|FMC_BCR1_CCLKEN_Pos
DECL|FMC_BCR1_CCLKEN|macro|FMC_BCR1_CCLKEN
DECL|FMC_BCR1_CPSIZE_0|macro|FMC_BCR1_CPSIZE_0
DECL|FMC_BCR1_CPSIZE_1|macro|FMC_BCR1_CPSIZE_1
DECL|FMC_BCR1_CPSIZE_2|macro|FMC_BCR1_CPSIZE_2
DECL|FMC_BCR1_CPSIZE_Msk|macro|FMC_BCR1_CPSIZE_Msk
DECL|FMC_BCR1_CPSIZE_Pos|macro|FMC_BCR1_CPSIZE_Pos
DECL|FMC_BCR1_CPSIZE|macro|FMC_BCR1_CPSIZE
DECL|FMC_BCR1_EXTMOD_Msk|macro|FMC_BCR1_EXTMOD_Msk
DECL|FMC_BCR1_EXTMOD_Pos|macro|FMC_BCR1_EXTMOD_Pos
DECL|FMC_BCR1_EXTMOD|macro|FMC_BCR1_EXTMOD
DECL|FMC_BCR1_FACCEN_Msk|macro|FMC_BCR1_FACCEN_Msk
DECL|FMC_BCR1_FACCEN_Pos|macro|FMC_BCR1_FACCEN_Pos
DECL|FMC_BCR1_FACCEN|macro|FMC_BCR1_FACCEN
DECL|FMC_BCR1_MBKEN_Msk|macro|FMC_BCR1_MBKEN_Msk
DECL|FMC_BCR1_MBKEN_Pos|macro|FMC_BCR1_MBKEN_Pos
DECL|FMC_BCR1_MBKEN|macro|FMC_BCR1_MBKEN
DECL|FMC_BCR1_MTYP_0|macro|FMC_BCR1_MTYP_0
DECL|FMC_BCR1_MTYP_1|macro|FMC_BCR1_MTYP_1
DECL|FMC_BCR1_MTYP_Msk|macro|FMC_BCR1_MTYP_Msk
DECL|FMC_BCR1_MTYP_Pos|macro|FMC_BCR1_MTYP_Pos
DECL|FMC_BCR1_MTYP|macro|FMC_BCR1_MTYP
DECL|FMC_BCR1_MUXEN_Msk|macro|FMC_BCR1_MUXEN_Msk
DECL|FMC_BCR1_MUXEN_Pos|macro|FMC_BCR1_MUXEN_Pos
DECL|FMC_BCR1_MUXEN|macro|FMC_BCR1_MUXEN
DECL|FMC_BCR1_MWID_0|macro|FMC_BCR1_MWID_0
DECL|FMC_BCR1_MWID_1|macro|FMC_BCR1_MWID_1
DECL|FMC_BCR1_MWID_Msk|macro|FMC_BCR1_MWID_Msk
DECL|FMC_BCR1_MWID_Pos|macro|FMC_BCR1_MWID_Pos
DECL|FMC_BCR1_MWID|macro|FMC_BCR1_MWID
DECL|FMC_BCR1_WAITCFG_Msk|macro|FMC_BCR1_WAITCFG_Msk
DECL|FMC_BCR1_WAITCFG_Pos|macro|FMC_BCR1_WAITCFG_Pos
DECL|FMC_BCR1_WAITCFG|macro|FMC_BCR1_WAITCFG
DECL|FMC_BCR1_WAITEN_Msk|macro|FMC_BCR1_WAITEN_Msk
DECL|FMC_BCR1_WAITEN_Pos|macro|FMC_BCR1_WAITEN_Pos
DECL|FMC_BCR1_WAITEN|macro|FMC_BCR1_WAITEN
DECL|FMC_BCR1_WAITPOL_Msk|macro|FMC_BCR1_WAITPOL_Msk
DECL|FMC_BCR1_WAITPOL_Pos|macro|FMC_BCR1_WAITPOL_Pos
DECL|FMC_BCR1_WAITPOL|macro|FMC_BCR1_WAITPOL
DECL|FMC_BCR1_WFDIS_Msk|macro|FMC_BCR1_WFDIS_Msk
DECL|FMC_BCR1_WFDIS_Pos|macro|FMC_BCR1_WFDIS_Pos
DECL|FMC_BCR1_WFDIS|macro|FMC_BCR1_WFDIS
DECL|FMC_BCR1_WREN_Msk|macro|FMC_BCR1_WREN_Msk
DECL|FMC_BCR1_WREN_Pos|macro|FMC_BCR1_WREN_Pos
DECL|FMC_BCR1_WREN|macro|FMC_BCR1_WREN
DECL|FMC_BCR2_ASYNCWAIT_Msk|macro|FMC_BCR2_ASYNCWAIT_Msk
DECL|FMC_BCR2_ASYNCWAIT_Pos|macro|FMC_BCR2_ASYNCWAIT_Pos
DECL|FMC_BCR2_ASYNCWAIT|macro|FMC_BCR2_ASYNCWAIT
DECL|FMC_BCR2_BURSTEN_Msk|macro|FMC_BCR2_BURSTEN_Msk
DECL|FMC_BCR2_BURSTEN_Pos|macro|FMC_BCR2_BURSTEN_Pos
DECL|FMC_BCR2_BURSTEN|macro|FMC_BCR2_BURSTEN
DECL|FMC_BCR2_CBURSTRW_Msk|macro|FMC_BCR2_CBURSTRW_Msk
DECL|FMC_BCR2_CBURSTRW_Pos|macro|FMC_BCR2_CBURSTRW_Pos
DECL|FMC_BCR2_CBURSTRW|macro|FMC_BCR2_CBURSTRW
DECL|FMC_BCR2_EXTMOD_Msk|macro|FMC_BCR2_EXTMOD_Msk
DECL|FMC_BCR2_EXTMOD_Pos|macro|FMC_BCR2_EXTMOD_Pos
DECL|FMC_BCR2_EXTMOD|macro|FMC_BCR2_EXTMOD
DECL|FMC_BCR2_FACCEN_Msk|macro|FMC_BCR2_FACCEN_Msk
DECL|FMC_BCR2_FACCEN_Pos|macro|FMC_BCR2_FACCEN_Pos
DECL|FMC_BCR2_FACCEN|macro|FMC_BCR2_FACCEN
DECL|FMC_BCR2_MBKEN_Msk|macro|FMC_BCR2_MBKEN_Msk
DECL|FMC_BCR2_MBKEN_Pos|macro|FMC_BCR2_MBKEN_Pos
DECL|FMC_BCR2_MBKEN|macro|FMC_BCR2_MBKEN
DECL|FMC_BCR2_MTYP_0|macro|FMC_BCR2_MTYP_0
DECL|FMC_BCR2_MTYP_1|macro|FMC_BCR2_MTYP_1
DECL|FMC_BCR2_MTYP_Msk|macro|FMC_BCR2_MTYP_Msk
DECL|FMC_BCR2_MTYP_Pos|macro|FMC_BCR2_MTYP_Pos
DECL|FMC_BCR2_MTYP|macro|FMC_BCR2_MTYP
DECL|FMC_BCR2_MUXEN_Msk|macro|FMC_BCR2_MUXEN_Msk
DECL|FMC_BCR2_MUXEN_Pos|macro|FMC_BCR2_MUXEN_Pos
DECL|FMC_BCR2_MUXEN|macro|FMC_BCR2_MUXEN
DECL|FMC_BCR2_MWID_0|macro|FMC_BCR2_MWID_0
DECL|FMC_BCR2_MWID_1|macro|FMC_BCR2_MWID_1
DECL|FMC_BCR2_MWID_Msk|macro|FMC_BCR2_MWID_Msk
DECL|FMC_BCR2_MWID_Pos|macro|FMC_BCR2_MWID_Pos
DECL|FMC_BCR2_MWID|macro|FMC_BCR2_MWID
DECL|FMC_BCR2_WAITCFG_Msk|macro|FMC_BCR2_WAITCFG_Msk
DECL|FMC_BCR2_WAITCFG_Pos|macro|FMC_BCR2_WAITCFG_Pos
DECL|FMC_BCR2_WAITCFG|macro|FMC_BCR2_WAITCFG
DECL|FMC_BCR2_WAITEN_Msk|macro|FMC_BCR2_WAITEN_Msk
DECL|FMC_BCR2_WAITEN_Pos|macro|FMC_BCR2_WAITEN_Pos
DECL|FMC_BCR2_WAITEN|macro|FMC_BCR2_WAITEN
DECL|FMC_BCR2_WAITPOL_Msk|macro|FMC_BCR2_WAITPOL_Msk
DECL|FMC_BCR2_WAITPOL_Pos|macro|FMC_BCR2_WAITPOL_Pos
DECL|FMC_BCR2_WAITPOL|macro|FMC_BCR2_WAITPOL
DECL|FMC_BCR2_WREN_Msk|macro|FMC_BCR2_WREN_Msk
DECL|FMC_BCR2_WREN_Pos|macro|FMC_BCR2_WREN_Pos
DECL|FMC_BCR2_WREN|macro|FMC_BCR2_WREN
DECL|FMC_BCR3_ASYNCWAIT_Msk|macro|FMC_BCR3_ASYNCWAIT_Msk
DECL|FMC_BCR3_ASYNCWAIT_Pos|macro|FMC_BCR3_ASYNCWAIT_Pos
DECL|FMC_BCR3_ASYNCWAIT|macro|FMC_BCR3_ASYNCWAIT
DECL|FMC_BCR3_BURSTEN_Msk|macro|FMC_BCR3_BURSTEN_Msk
DECL|FMC_BCR3_BURSTEN_Pos|macro|FMC_BCR3_BURSTEN_Pos
DECL|FMC_BCR3_BURSTEN|macro|FMC_BCR3_BURSTEN
DECL|FMC_BCR3_CBURSTRW_Msk|macro|FMC_BCR3_CBURSTRW_Msk
DECL|FMC_BCR3_CBURSTRW_Pos|macro|FMC_BCR3_CBURSTRW_Pos
DECL|FMC_BCR3_CBURSTRW|macro|FMC_BCR3_CBURSTRW
DECL|FMC_BCR3_EXTMOD_Msk|macro|FMC_BCR3_EXTMOD_Msk
DECL|FMC_BCR3_EXTMOD_Pos|macro|FMC_BCR3_EXTMOD_Pos
DECL|FMC_BCR3_EXTMOD|macro|FMC_BCR3_EXTMOD
DECL|FMC_BCR3_FACCEN_Msk|macro|FMC_BCR3_FACCEN_Msk
DECL|FMC_BCR3_FACCEN_Pos|macro|FMC_BCR3_FACCEN_Pos
DECL|FMC_BCR3_FACCEN|macro|FMC_BCR3_FACCEN
DECL|FMC_BCR3_MBKEN_Msk|macro|FMC_BCR3_MBKEN_Msk
DECL|FMC_BCR3_MBKEN_Pos|macro|FMC_BCR3_MBKEN_Pos
DECL|FMC_BCR3_MBKEN|macro|FMC_BCR3_MBKEN
DECL|FMC_BCR3_MTYP_0|macro|FMC_BCR3_MTYP_0
DECL|FMC_BCR3_MTYP_1|macro|FMC_BCR3_MTYP_1
DECL|FMC_BCR3_MTYP_Msk|macro|FMC_BCR3_MTYP_Msk
DECL|FMC_BCR3_MTYP_Pos|macro|FMC_BCR3_MTYP_Pos
DECL|FMC_BCR3_MTYP|macro|FMC_BCR3_MTYP
DECL|FMC_BCR3_MUXEN_Msk|macro|FMC_BCR3_MUXEN_Msk
DECL|FMC_BCR3_MUXEN_Pos|macro|FMC_BCR3_MUXEN_Pos
DECL|FMC_BCR3_MUXEN|macro|FMC_BCR3_MUXEN
DECL|FMC_BCR3_MWID_0|macro|FMC_BCR3_MWID_0
DECL|FMC_BCR3_MWID_1|macro|FMC_BCR3_MWID_1
DECL|FMC_BCR3_MWID_Msk|macro|FMC_BCR3_MWID_Msk
DECL|FMC_BCR3_MWID_Pos|macro|FMC_BCR3_MWID_Pos
DECL|FMC_BCR3_MWID|macro|FMC_BCR3_MWID
DECL|FMC_BCR3_WAITCFG_Msk|macro|FMC_BCR3_WAITCFG_Msk
DECL|FMC_BCR3_WAITCFG_Pos|macro|FMC_BCR3_WAITCFG_Pos
DECL|FMC_BCR3_WAITCFG|macro|FMC_BCR3_WAITCFG
DECL|FMC_BCR3_WAITEN_Msk|macro|FMC_BCR3_WAITEN_Msk
DECL|FMC_BCR3_WAITEN_Pos|macro|FMC_BCR3_WAITEN_Pos
DECL|FMC_BCR3_WAITEN|macro|FMC_BCR3_WAITEN
DECL|FMC_BCR3_WAITPOL_Msk|macro|FMC_BCR3_WAITPOL_Msk
DECL|FMC_BCR3_WAITPOL_Pos|macro|FMC_BCR3_WAITPOL_Pos
DECL|FMC_BCR3_WAITPOL|macro|FMC_BCR3_WAITPOL
DECL|FMC_BCR3_WREN_Msk|macro|FMC_BCR3_WREN_Msk
DECL|FMC_BCR3_WREN_Pos|macro|FMC_BCR3_WREN_Pos
DECL|FMC_BCR3_WREN|macro|FMC_BCR3_WREN
DECL|FMC_BCR4_ASYNCWAIT_Msk|macro|FMC_BCR4_ASYNCWAIT_Msk
DECL|FMC_BCR4_ASYNCWAIT_Pos|macro|FMC_BCR4_ASYNCWAIT_Pos
DECL|FMC_BCR4_ASYNCWAIT|macro|FMC_BCR4_ASYNCWAIT
DECL|FMC_BCR4_BURSTEN_Msk|macro|FMC_BCR4_BURSTEN_Msk
DECL|FMC_BCR4_BURSTEN_Pos|macro|FMC_BCR4_BURSTEN_Pos
DECL|FMC_BCR4_BURSTEN|macro|FMC_BCR4_BURSTEN
DECL|FMC_BCR4_CBURSTRW_Msk|macro|FMC_BCR4_CBURSTRW_Msk
DECL|FMC_BCR4_CBURSTRW_Pos|macro|FMC_BCR4_CBURSTRW_Pos
DECL|FMC_BCR4_CBURSTRW|macro|FMC_BCR4_CBURSTRW
DECL|FMC_BCR4_EXTMOD_Msk|macro|FMC_BCR4_EXTMOD_Msk
DECL|FMC_BCR4_EXTMOD_Pos|macro|FMC_BCR4_EXTMOD_Pos
DECL|FMC_BCR4_EXTMOD|macro|FMC_BCR4_EXTMOD
DECL|FMC_BCR4_FACCEN_Msk|macro|FMC_BCR4_FACCEN_Msk
DECL|FMC_BCR4_FACCEN_Pos|macro|FMC_BCR4_FACCEN_Pos
DECL|FMC_BCR4_FACCEN|macro|FMC_BCR4_FACCEN
DECL|FMC_BCR4_MBKEN_Msk|macro|FMC_BCR4_MBKEN_Msk
DECL|FMC_BCR4_MBKEN_Pos|macro|FMC_BCR4_MBKEN_Pos
DECL|FMC_BCR4_MBKEN|macro|FMC_BCR4_MBKEN
DECL|FMC_BCR4_MTYP_0|macro|FMC_BCR4_MTYP_0
DECL|FMC_BCR4_MTYP_1|macro|FMC_BCR4_MTYP_1
DECL|FMC_BCR4_MTYP_Msk|macro|FMC_BCR4_MTYP_Msk
DECL|FMC_BCR4_MTYP_Pos|macro|FMC_BCR4_MTYP_Pos
DECL|FMC_BCR4_MTYP|macro|FMC_BCR4_MTYP
DECL|FMC_BCR4_MUXEN_Msk|macro|FMC_BCR4_MUXEN_Msk
DECL|FMC_BCR4_MUXEN_Pos|macro|FMC_BCR4_MUXEN_Pos
DECL|FMC_BCR4_MUXEN|macro|FMC_BCR4_MUXEN
DECL|FMC_BCR4_MWID_0|macro|FMC_BCR4_MWID_0
DECL|FMC_BCR4_MWID_1|macro|FMC_BCR4_MWID_1
DECL|FMC_BCR4_MWID_Msk|macro|FMC_BCR4_MWID_Msk
DECL|FMC_BCR4_MWID_Pos|macro|FMC_BCR4_MWID_Pos
DECL|FMC_BCR4_MWID|macro|FMC_BCR4_MWID
DECL|FMC_BCR4_WAITCFG_Msk|macro|FMC_BCR4_WAITCFG_Msk
DECL|FMC_BCR4_WAITCFG_Pos|macro|FMC_BCR4_WAITCFG_Pos
DECL|FMC_BCR4_WAITCFG|macro|FMC_BCR4_WAITCFG
DECL|FMC_BCR4_WAITEN_Msk|macro|FMC_BCR4_WAITEN_Msk
DECL|FMC_BCR4_WAITEN_Pos|macro|FMC_BCR4_WAITEN_Pos
DECL|FMC_BCR4_WAITEN|macro|FMC_BCR4_WAITEN
DECL|FMC_BCR4_WAITPOL_Msk|macro|FMC_BCR4_WAITPOL_Msk
DECL|FMC_BCR4_WAITPOL_Pos|macro|FMC_BCR4_WAITPOL_Pos
DECL|FMC_BCR4_WAITPOL|macro|FMC_BCR4_WAITPOL
DECL|FMC_BCR4_WREN_Msk|macro|FMC_BCR4_WREN_Msk
DECL|FMC_BCR4_WREN_Pos|macro|FMC_BCR4_WREN_Pos
DECL|FMC_BCR4_WREN|macro|FMC_BCR4_WREN
DECL|FMC_BTR1_ACCMOD_0|macro|FMC_BTR1_ACCMOD_0
DECL|FMC_BTR1_ACCMOD_1|macro|FMC_BTR1_ACCMOD_1
DECL|FMC_BTR1_ACCMOD_Msk|macro|FMC_BTR1_ACCMOD_Msk
DECL|FMC_BTR1_ACCMOD_Pos|macro|FMC_BTR1_ACCMOD_Pos
DECL|FMC_BTR1_ACCMOD|macro|FMC_BTR1_ACCMOD
DECL|FMC_BTR1_ADDHLD_0|macro|FMC_BTR1_ADDHLD_0
DECL|FMC_BTR1_ADDHLD_1|macro|FMC_BTR1_ADDHLD_1
DECL|FMC_BTR1_ADDHLD_2|macro|FMC_BTR1_ADDHLD_2
DECL|FMC_BTR1_ADDHLD_3|macro|FMC_BTR1_ADDHLD_3
DECL|FMC_BTR1_ADDHLD_Msk|macro|FMC_BTR1_ADDHLD_Msk
DECL|FMC_BTR1_ADDHLD_Pos|macro|FMC_BTR1_ADDHLD_Pos
DECL|FMC_BTR1_ADDHLD|macro|FMC_BTR1_ADDHLD
DECL|FMC_BTR1_ADDSET_0|macro|FMC_BTR1_ADDSET_0
DECL|FMC_BTR1_ADDSET_1|macro|FMC_BTR1_ADDSET_1
DECL|FMC_BTR1_ADDSET_2|macro|FMC_BTR1_ADDSET_2
DECL|FMC_BTR1_ADDSET_3|macro|FMC_BTR1_ADDSET_3
DECL|FMC_BTR1_ADDSET_Msk|macro|FMC_BTR1_ADDSET_Msk
DECL|FMC_BTR1_ADDSET_Pos|macro|FMC_BTR1_ADDSET_Pos
DECL|FMC_BTR1_ADDSET|macro|FMC_BTR1_ADDSET
DECL|FMC_BTR1_BUSTURN_0|macro|FMC_BTR1_BUSTURN_0
DECL|FMC_BTR1_BUSTURN_1|macro|FMC_BTR1_BUSTURN_1
DECL|FMC_BTR1_BUSTURN_2|macro|FMC_BTR1_BUSTURN_2
DECL|FMC_BTR1_BUSTURN_3|macro|FMC_BTR1_BUSTURN_3
DECL|FMC_BTR1_BUSTURN_Msk|macro|FMC_BTR1_BUSTURN_Msk
DECL|FMC_BTR1_BUSTURN_Pos|macro|FMC_BTR1_BUSTURN_Pos
DECL|FMC_BTR1_BUSTURN|macro|FMC_BTR1_BUSTURN
DECL|FMC_BTR1_CLKDIV_0|macro|FMC_BTR1_CLKDIV_0
DECL|FMC_BTR1_CLKDIV_1|macro|FMC_BTR1_CLKDIV_1
DECL|FMC_BTR1_CLKDIV_2|macro|FMC_BTR1_CLKDIV_2
DECL|FMC_BTR1_CLKDIV_3|macro|FMC_BTR1_CLKDIV_3
DECL|FMC_BTR1_CLKDIV_Msk|macro|FMC_BTR1_CLKDIV_Msk
DECL|FMC_BTR1_CLKDIV_Pos|macro|FMC_BTR1_CLKDIV_Pos
DECL|FMC_BTR1_CLKDIV|macro|FMC_BTR1_CLKDIV
DECL|FMC_BTR1_DATAST_0|macro|FMC_BTR1_DATAST_0
DECL|FMC_BTR1_DATAST_1|macro|FMC_BTR1_DATAST_1
DECL|FMC_BTR1_DATAST_2|macro|FMC_BTR1_DATAST_2
DECL|FMC_BTR1_DATAST_3|macro|FMC_BTR1_DATAST_3
DECL|FMC_BTR1_DATAST_4|macro|FMC_BTR1_DATAST_4
DECL|FMC_BTR1_DATAST_5|macro|FMC_BTR1_DATAST_5
DECL|FMC_BTR1_DATAST_6|macro|FMC_BTR1_DATAST_6
DECL|FMC_BTR1_DATAST_7|macro|FMC_BTR1_DATAST_7
DECL|FMC_BTR1_DATAST_Msk|macro|FMC_BTR1_DATAST_Msk
DECL|FMC_BTR1_DATAST_Pos|macro|FMC_BTR1_DATAST_Pos
DECL|FMC_BTR1_DATAST|macro|FMC_BTR1_DATAST
DECL|FMC_BTR1_DATLAT_0|macro|FMC_BTR1_DATLAT_0
DECL|FMC_BTR1_DATLAT_1|macro|FMC_BTR1_DATLAT_1
DECL|FMC_BTR1_DATLAT_2|macro|FMC_BTR1_DATLAT_2
DECL|FMC_BTR1_DATLAT_3|macro|FMC_BTR1_DATLAT_3
DECL|FMC_BTR1_DATLAT_Msk|macro|FMC_BTR1_DATLAT_Msk
DECL|FMC_BTR1_DATLAT_Pos|macro|FMC_BTR1_DATLAT_Pos
DECL|FMC_BTR1_DATLAT|macro|FMC_BTR1_DATLAT
DECL|FMC_BTR2_ACCMOD_0|macro|FMC_BTR2_ACCMOD_0
DECL|FMC_BTR2_ACCMOD_1|macro|FMC_BTR2_ACCMOD_1
DECL|FMC_BTR2_ACCMOD_Msk|macro|FMC_BTR2_ACCMOD_Msk
DECL|FMC_BTR2_ACCMOD_Pos|macro|FMC_BTR2_ACCMOD_Pos
DECL|FMC_BTR2_ACCMOD|macro|FMC_BTR2_ACCMOD
DECL|FMC_BTR2_ADDHLD_0|macro|FMC_BTR2_ADDHLD_0
DECL|FMC_BTR2_ADDHLD_1|macro|FMC_BTR2_ADDHLD_1
DECL|FMC_BTR2_ADDHLD_2|macro|FMC_BTR2_ADDHLD_2
DECL|FMC_BTR2_ADDHLD_3|macro|FMC_BTR2_ADDHLD_3
DECL|FMC_BTR2_ADDHLD_Msk|macro|FMC_BTR2_ADDHLD_Msk
DECL|FMC_BTR2_ADDHLD_Pos|macro|FMC_BTR2_ADDHLD_Pos
DECL|FMC_BTR2_ADDHLD|macro|FMC_BTR2_ADDHLD
DECL|FMC_BTR2_ADDSET_0|macro|FMC_BTR2_ADDSET_0
DECL|FMC_BTR2_ADDSET_1|macro|FMC_BTR2_ADDSET_1
DECL|FMC_BTR2_ADDSET_2|macro|FMC_BTR2_ADDSET_2
DECL|FMC_BTR2_ADDSET_3|macro|FMC_BTR2_ADDSET_3
DECL|FMC_BTR2_ADDSET_Msk|macro|FMC_BTR2_ADDSET_Msk
DECL|FMC_BTR2_ADDSET_Pos|macro|FMC_BTR2_ADDSET_Pos
DECL|FMC_BTR2_ADDSET|macro|FMC_BTR2_ADDSET
DECL|FMC_BTR2_BUSTURN_0|macro|FMC_BTR2_BUSTURN_0
DECL|FMC_BTR2_BUSTURN_1|macro|FMC_BTR2_BUSTURN_1
DECL|FMC_BTR2_BUSTURN_2|macro|FMC_BTR2_BUSTURN_2
DECL|FMC_BTR2_BUSTURN_3|macro|FMC_BTR2_BUSTURN_3
DECL|FMC_BTR2_BUSTURN_Msk|macro|FMC_BTR2_BUSTURN_Msk
DECL|FMC_BTR2_BUSTURN_Pos|macro|FMC_BTR2_BUSTURN_Pos
DECL|FMC_BTR2_BUSTURN|macro|FMC_BTR2_BUSTURN
DECL|FMC_BTR2_CLKDIV_0|macro|FMC_BTR2_CLKDIV_0
DECL|FMC_BTR2_CLKDIV_1|macro|FMC_BTR2_CLKDIV_1
DECL|FMC_BTR2_CLKDIV_2|macro|FMC_BTR2_CLKDIV_2
DECL|FMC_BTR2_CLKDIV_3|macro|FMC_BTR2_CLKDIV_3
DECL|FMC_BTR2_CLKDIV_Msk|macro|FMC_BTR2_CLKDIV_Msk
DECL|FMC_BTR2_CLKDIV_Pos|macro|FMC_BTR2_CLKDIV_Pos
DECL|FMC_BTR2_CLKDIV|macro|FMC_BTR2_CLKDIV
DECL|FMC_BTR2_DATAST_0|macro|FMC_BTR2_DATAST_0
DECL|FMC_BTR2_DATAST_1|macro|FMC_BTR2_DATAST_1
DECL|FMC_BTR2_DATAST_2|macro|FMC_BTR2_DATAST_2
DECL|FMC_BTR2_DATAST_3|macro|FMC_BTR2_DATAST_3
DECL|FMC_BTR2_DATAST_4|macro|FMC_BTR2_DATAST_4
DECL|FMC_BTR2_DATAST_5|macro|FMC_BTR2_DATAST_5
DECL|FMC_BTR2_DATAST_6|macro|FMC_BTR2_DATAST_6
DECL|FMC_BTR2_DATAST_7|macro|FMC_BTR2_DATAST_7
DECL|FMC_BTR2_DATAST_Msk|macro|FMC_BTR2_DATAST_Msk
DECL|FMC_BTR2_DATAST_Pos|macro|FMC_BTR2_DATAST_Pos
DECL|FMC_BTR2_DATAST|macro|FMC_BTR2_DATAST
DECL|FMC_BTR2_DATLAT_0|macro|FMC_BTR2_DATLAT_0
DECL|FMC_BTR2_DATLAT_1|macro|FMC_BTR2_DATLAT_1
DECL|FMC_BTR2_DATLAT_2|macro|FMC_BTR2_DATLAT_2
DECL|FMC_BTR2_DATLAT_3|macro|FMC_BTR2_DATLAT_3
DECL|FMC_BTR2_DATLAT_Msk|macro|FMC_BTR2_DATLAT_Msk
DECL|FMC_BTR2_DATLAT_Pos|macro|FMC_BTR2_DATLAT_Pos
DECL|FMC_BTR2_DATLAT|macro|FMC_BTR2_DATLAT
DECL|FMC_BTR3_ACCMOD_0|macro|FMC_BTR3_ACCMOD_0
DECL|FMC_BTR3_ACCMOD_1|macro|FMC_BTR3_ACCMOD_1
DECL|FMC_BTR3_ACCMOD_Msk|macro|FMC_BTR3_ACCMOD_Msk
DECL|FMC_BTR3_ACCMOD_Pos|macro|FMC_BTR3_ACCMOD_Pos
DECL|FMC_BTR3_ACCMOD|macro|FMC_BTR3_ACCMOD
DECL|FMC_BTR3_ADDHLD_0|macro|FMC_BTR3_ADDHLD_0
DECL|FMC_BTR3_ADDHLD_1|macro|FMC_BTR3_ADDHLD_1
DECL|FMC_BTR3_ADDHLD_2|macro|FMC_BTR3_ADDHLD_2
DECL|FMC_BTR3_ADDHLD_3|macro|FMC_BTR3_ADDHLD_3
DECL|FMC_BTR3_ADDHLD_Msk|macro|FMC_BTR3_ADDHLD_Msk
DECL|FMC_BTR3_ADDHLD_Pos|macro|FMC_BTR3_ADDHLD_Pos
DECL|FMC_BTR3_ADDHLD|macro|FMC_BTR3_ADDHLD
DECL|FMC_BTR3_ADDSET_0|macro|FMC_BTR3_ADDSET_0
DECL|FMC_BTR3_ADDSET_1|macro|FMC_BTR3_ADDSET_1
DECL|FMC_BTR3_ADDSET_2|macro|FMC_BTR3_ADDSET_2
DECL|FMC_BTR3_ADDSET_3|macro|FMC_BTR3_ADDSET_3
DECL|FMC_BTR3_ADDSET_Msk|macro|FMC_BTR3_ADDSET_Msk
DECL|FMC_BTR3_ADDSET_Pos|macro|FMC_BTR3_ADDSET_Pos
DECL|FMC_BTR3_ADDSET|macro|FMC_BTR3_ADDSET
DECL|FMC_BTR3_BUSTURN_0|macro|FMC_BTR3_BUSTURN_0
DECL|FMC_BTR3_BUSTURN_1|macro|FMC_BTR3_BUSTURN_1
DECL|FMC_BTR3_BUSTURN_2|macro|FMC_BTR3_BUSTURN_2
DECL|FMC_BTR3_BUSTURN_3|macro|FMC_BTR3_BUSTURN_3
DECL|FMC_BTR3_BUSTURN_Msk|macro|FMC_BTR3_BUSTURN_Msk
DECL|FMC_BTR3_BUSTURN_Pos|macro|FMC_BTR3_BUSTURN_Pos
DECL|FMC_BTR3_BUSTURN|macro|FMC_BTR3_BUSTURN
DECL|FMC_BTR3_CLKDIV_0|macro|FMC_BTR3_CLKDIV_0
DECL|FMC_BTR3_CLKDIV_1|macro|FMC_BTR3_CLKDIV_1
DECL|FMC_BTR3_CLKDIV_2|macro|FMC_BTR3_CLKDIV_2
DECL|FMC_BTR3_CLKDIV_3|macro|FMC_BTR3_CLKDIV_3
DECL|FMC_BTR3_CLKDIV_Msk|macro|FMC_BTR3_CLKDIV_Msk
DECL|FMC_BTR3_CLKDIV_Pos|macro|FMC_BTR3_CLKDIV_Pos
DECL|FMC_BTR3_CLKDIV|macro|FMC_BTR3_CLKDIV
DECL|FMC_BTR3_DATAST_0|macro|FMC_BTR3_DATAST_0
DECL|FMC_BTR3_DATAST_1|macro|FMC_BTR3_DATAST_1
DECL|FMC_BTR3_DATAST_2|macro|FMC_BTR3_DATAST_2
DECL|FMC_BTR3_DATAST_3|macro|FMC_BTR3_DATAST_3
DECL|FMC_BTR3_DATAST_4|macro|FMC_BTR3_DATAST_4
DECL|FMC_BTR3_DATAST_5|macro|FMC_BTR3_DATAST_5
DECL|FMC_BTR3_DATAST_6|macro|FMC_BTR3_DATAST_6
DECL|FMC_BTR3_DATAST_7|macro|FMC_BTR3_DATAST_7
DECL|FMC_BTR3_DATAST_Msk|macro|FMC_BTR3_DATAST_Msk
DECL|FMC_BTR3_DATAST_Pos|macro|FMC_BTR3_DATAST_Pos
DECL|FMC_BTR3_DATAST|macro|FMC_BTR3_DATAST
DECL|FMC_BTR3_DATLAT_0|macro|FMC_BTR3_DATLAT_0
DECL|FMC_BTR3_DATLAT_1|macro|FMC_BTR3_DATLAT_1
DECL|FMC_BTR3_DATLAT_2|macro|FMC_BTR3_DATLAT_2
DECL|FMC_BTR3_DATLAT_3|macro|FMC_BTR3_DATLAT_3
DECL|FMC_BTR3_DATLAT_Msk|macro|FMC_BTR3_DATLAT_Msk
DECL|FMC_BTR3_DATLAT_Pos|macro|FMC_BTR3_DATLAT_Pos
DECL|FMC_BTR3_DATLAT|macro|FMC_BTR3_DATLAT
DECL|FMC_BTR4_ACCMOD_0|macro|FMC_BTR4_ACCMOD_0
DECL|FMC_BTR4_ACCMOD_1|macro|FMC_BTR4_ACCMOD_1
DECL|FMC_BTR4_ACCMOD_Msk|macro|FMC_BTR4_ACCMOD_Msk
DECL|FMC_BTR4_ACCMOD_Pos|macro|FMC_BTR4_ACCMOD_Pos
DECL|FMC_BTR4_ACCMOD|macro|FMC_BTR4_ACCMOD
DECL|FMC_BTR4_ADDHLD_0|macro|FMC_BTR4_ADDHLD_0
DECL|FMC_BTR4_ADDHLD_1|macro|FMC_BTR4_ADDHLD_1
DECL|FMC_BTR4_ADDHLD_2|macro|FMC_BTR4_ADDHLD_2
DECL|FMC_BTR4_ADDHLD_3|macro|FMC_BTR4_ADDHLD_3
DECL|FMC_BTR4_ADDHLD_Msk|macro|FMC_BTR4_ADDHLD_Msk
DECL|FMC_BTR4_ADDHLD_Pos|macro|FMC_BTR4_ADDHLD_Pos
DECL|FMC_BTR4_ADDHLD|macro|FMC_BTR4_ADDHLD
DECL|FMC_BTR4_ADDSET_0|macro|FMC_BTR4_ADDSET_0
DECL|FMC_BTR4_ADDSET_1|macro|FMC_BTR4_ADDSET_1
DECL|FMC_BTR4_ADDSET_2|macro|FMC_BTR4_ADDSET_2
DECL|FMC_BTR4_ADDSET_3|macro|FMC_BTR4_ADDSET_3
DECL|FMC_BTR4_ADDSET_Msk|macro|FMC_BTR4_ADDSET_Msk
DECL|FMC_BTR4_ADDSET_Pos|macro|FMC_BTR4_ADDSET_Pos
DECL|FMC_BTR4_ADDSET|macro|FMC_BTR4_ADDSET
DECL|FMC_BTR4_BUSTURN_0|macro|FMC_BTR4_BUSTURN_0
DECL|FMC_BTR4_BUSTURN_1|macro|FMC_BTR4_BUSTURN_1
DECL|FMC_BTR4_BUSTURN_2|macro|FMC_BTR4_BUSTURN_2
DECL|FMC_BTR4_BUSTURN_3|macro|FMC_BTR4_BUSTURN_3
DECL|FMC_BTR4_BUSTURN_Msk|macro|FMC_BTR4_BUSTURN_Msk
DECL|FMC_BTR4_BUSTURN_Pos|macro|FMC_BTR4_BUSTURN_Pos
DECL|FMC_BTR4_BUSTURN|macro|FMC_BTR4_BUSTURN
DECL|FMC_BTR4_CLKDIV_0|macro|FMC_BTR4_CLKDIV_0
DECL|FMC_BTR4_CLKDIV_1|macro|FMC_BTR4_CLKDIV_1
DECL|FMC_BTR4_CLKDIV_2|macro|FMC_BTR4_CLKDIV_2
DECL|FMC_BTR4_CLKDIV_3|macro|FMC_BTR4_CLKDIV_3
DECL|FMC_BTR4_CLKDIV_Msk|macro|FMC_BTR4_CLKDIV_Msk
DECL|FMC_BTR4_CLKDIV_Pos|macro|FMC_BTR4_CLKDIV_Pos
DECL|FMC_BTR4_CLKDIV|macro|FMC_BTR4_CLKDIV
DECL|FMC_BTR4_DATAST_0|macro|FMC_BTR4_DATAST_0
DECL|FMC_BTR4_DATAST_1|macro|FMC_BTR4_DATAST_1
DECL|FMC_BTR4_DATAST_2|macro|FMC_BTR4_DATAST_2
DECL|FMC_BTR4_DATAST_3|macro|FMC_BTR4_DATAST_3
DECL|FMC_BTR4_DATAST_4|macro|FMC_BTR4_DATAST_4
DECL|FMC_BTR4_DATAST_5|macro|FMC_BTR4_DATAST_5
DECL|FMC_BTR4_DATAST_6|macro|FMC_BTR4_DATAST_6
DECL|FMC_BTR4_DATAST_7|macro|FMC_BTR4_DATAST_7
DECL|FMC_BTR4_DATAST_Msk|macro|FMC_BTR4_DATAST_Msk
DECL|FMC_BTR4_DATAST_Pos|macro|FMC_BTR4_DATAST_Pos
DECL|FMC_BTR4_DATAST|macro|FMC_BTR4_DATAST
DECL|FMC_BTR4_DATLAT_0|macro|FMC_BTR4_DATLAT_0
DECL|FMC_BTR4_DATLAT_1|macro|FMC_BTR4_DATLAT_1
DECL|FMC_BTR4_DATLAT_2|macro|FMC_BTR4_DATLAT_2
DECL|FMC_BTR4_DATLAT_3|macro|FMC_BTR4_DATLAT_3
DECL|FMC_BTR4_DATLAT_Msk|macro|FMC_BTR4_DATLAT_Msk
DECL|FMC_BTR4_DATLAT_Pos|macro|FMC_BTR4_DATLAT_Pos
DECL|FMC_BTR4_DATLAT|macro|FMC_BTR4_DATLAT
DECL|FMC_BWTR1_ACCMOD_0|macro|FMC_BWTR1_ACCMOD_0
DECL|FMC_BWTR1_ACCMOD_1|macro|FMC_BWTR1_ACCMOD_1
DECL|FMC_BWTR1_ACCMOD_Msk|macro|FMC_BWTR1_ACCMOD_Msk
DECL|FMC_BWTR1_ACCMOD_Pos|macro|FMC_BWTR1_ACCMOD_Pos
DECL|FMC_BWTR1_ACCMOD|macro|FMC_BWTR1_ACCMOD
DECL|FMC_BWTR1_ADDHLD_0|macro|FMC_BWTR1_ADDHLD_0
DECL|FMC_BWTR1_ADDHLD_1|macro|FMC_BWTR1_ADDHLD_1
DECL|FMC_BWTR1_ADDHLD_2|macro|FMC_BWTR1_ADDHLD_2
DECL|FMC_BWTR1_ADDHLD_3|macro|FMC_BWTR1_ADDHLD_3
DECL|FMC_BWTR1_ADDHLD_Msk|macro|FMC_BWTR1_ADDHLD_Msk
DECL|FMC_BWTR1_ADDHLD_Pos|macro|FMC_BWTR1_ADDHLD_Pos
DECL|FMC_BWTR1_ADDHLD|macro|FMC_BWTR1_ADDHLD
DECL|FMC_BWTR1_ADDSET_0|macro|FMC_BWTR1_ADDSET_0
DECL|FMC_BWTR1_ADDSET_1|macro|FMC_BWTR1_ADDSET_1
DECL|FMC_BWTR1_ADDSET_2|macro|FMC_BWTR1_ADDSET_2
DECL|FMC_BWTR1_ADDSET_3|macro|FMC_BWTR1_ADDSET_3
DECL|FMC_BWTR1_ADDSET_Msk|macro|FMC_BWTR1_ADDSET_Msk
DECL|FMC_BWTR1_ADDSET_Pos|macro|FMC_BWTR1_ADDSET_Pos
DECL|FMC_BWTR1_ADDSET|macro|FMC_BWTR1_ADDSET
DECL|FMC_BWTR1_BUSTURN_0|macro|FMC_BWTR1_BUSTURN_0
DECL|FMC_BWTR1_BUSTURN_1|macro|FMC_BWTR1_BUSTURN_1
DECL|FMC_BWTR1_BUSTURN_2|macro|FMC_BWTR1_BUSTURN_2
DECL|FMC_BWTR1_BUSTURN_3|macro|FMC_BWTR1_BUSTURN_3
DECL|FMC_BWTR1_BUSTURN_Msk|macro|FMC_BWTR1_BUSTURN_Msk
DECL|FMC_BWTR1_BUSTURN_Pos|macro|FMC_BWTR1_BUSTURN_Pos
DECL|FMC_BWTR1_BUSTURN|macro|FMC_BWTR1_BUSTURN
DECL|FMC_BWTR1_DATAST_0|macro|FMC_BWTR1_DATAST_0
DECL|FMC_BWTR1_DATAST_1|macro|FMC_BWTR1_DATAST_1
DECL|FMC_BWTR1_DATAST_2|macro|FMC_BWTR1_DATAST_2
DECL|FMC_BWTR1_DATAST_3|macro|FMC_BWTR1_DATAST_3
DECL|FMC_BWTR1_DATAST_4|macro|FMC_BWTR1_DATAST_4
DECL|FMC_BWTR1_DATAST_5|macro|FMC_BWTR1_DATAST_5
DECL|FMC_BWTR1_DATAST_6|macro|FMC_BWTR1_DATAST_6
DECL|FMC_BWTR1_DATAST_7|macro|FMC_BWTR1_DATAST_7
DECL|FMC_BWTR1_DATAST_Msk|macro|FMC_BWTR1_DATAST_Msk
DECL|FMC_BWTR1_DATAST_Pos|macro|FMC_BWTR1_DATAST_Pos
DECL|FMC_BWTR1_DATAST|macro|FMC_BWTR1_DATAST
DECL|FMC_BWTR2_ACCMOD_0|macro|FMC_BWTR2_ACCMOD_0
DECL|FMC_BWTR2_ACCMOD_1|macro|FMC_BWTR2_ACCMOD_1
DECL|FMC_BWTR2_ACCMOD_Msk|macro|FMC_BWTR2_ACCMOD_Msk
DECL|FMC_BWTR2_ACCMOD_Pos|macro|FMC_BWTR2_ACCMOD_Pos
DECL|FMC_BWTR2_ACCMOD|macro|FMC_BWTR2_ACCMOD
DECL|FMC_BWTR2_ADDHLD_0|macro|FMC_BWTR2_ADDHLD_0
DECL|FMC_BWTR2_ADDHLD_1|macro|FMC_BWTR2_ADDHLD_1
DECL|FMC_BWTR2_ADDHLD_2|macro|FMC_BWTR2_ADDHLD_2
DECL|FMC_BWTR2_ADDHLD_3|macro|FMC_BWTR2_ADDHLD_3
DECL|FMC_BWTR2_ADDHLD_Msk|macro|FMC_BWTR2_ADDHLD_Msk
DECL|FMC_BWTR2_ADDHLD_Pos|macro|FMC_BWTR2_ADDHLD_Pos
DECL|FMC_BWTR2_ADDHLD|macro|FMC_BWTR2_ADDHLD
DECL|FMC_BWTR2_ADDSET_0|macro|FMC_BWTR2_ADDSET_0
DECL|FMC_BWTR2_ADDSET_1|macro|FMC_BWTR2_ADDSET_1
DECL|FMC_BWTR2_ADDSET_2|macro|FMC_BWTR2_ADDSET_2
DECL|FMC_BWTR2_ADDSET_3|macro|FMC_BWTR2_ADDSET_3
DECL|FMC_BWTR2_ADDSET_Msk|macro|FMC_BWTR2_ADDSET_Msk
DECL|FMC_BWTR2_ADDSET_Pos|macro|FMC_BWTR2_ADDSET_Pos
DECL|FMC_BWTR2_ADDSET|macro|FMC_BWTR2_ADDSET
DECL|FMC_BWTR2_BUSTURN_0|macro|FMC_BWTR2_BUSTURN_0
DECL|FMC_BWTR2_BUSTURN_1|macro|FMC_BWTR2_BUSTURN_1
DECL|FMC_BWTR2_BUSTURN_2|macro|FMC_BWTR2_BUSTURN_2
DECL|FMC_BWTR2_BUSTURN_3|macro|FMC_BWTR2_BUSTURN_3
DECL|FMC_BWTR2_BUSTURN_Msk|macro|FMC_BWTR2_BUSTURN_Msk
DECL|FMC_BWTR2_BUSTURN_Pos|macro|FMC_BWTR2_BUSTURN_Pos
DECL|FMC_BWTR2_BUSTURN|macro|FMC_BWTR2_BUSTURN
DECL|FMC_BWTR2_DATAST_0|macro|FMC_BWTR2_DATAST_0
DECL|FMC_BWTR2_DATAST_1|macro|FMC_BWTR2_DATAST_1
DECL|FMC_BWTR2_DATAST_2|macro|FMC_BWTR2_DATAST_2
DECL|FMC_BWTR2_DATAST_3|macro|FMC_BWTR2_DATAST_3
DECL|FMC_BWTR2_DATAST_4|macro|FMC_BWTR2_DATAST_4
DECL|FMC_BWTR2_DATAST_5|macro|FMC_BWTR2_DATAST_5
DECL|FMC_BWTR2_DATAST_6|macro|FMC_BWTR2_DATAST_6
DECL|FMC_BWTR2_DATAST_7|macro|FMC_BWTR2_DATAST_7
DECL|FMC_BWTR2_DATAST_Msk|macro|FMC_BWTR2_DATAST_Msk
DECL|FMC_BWTR2_DATAST_Pos|macro|FMC_BWTR2_DATAST_Pos
DECL|FMC_BWTR2_DATAST|macro|FMC_BWTR2_DATAST
DECL|FMC_BWTR3_ACCMOD_0|macro|FMC_BWTR3_ACCMOD_0
DECL|FMC_BWTR3_ACCMOD_1|macro|FMC_BWTR3_ACCMOD_1
DECL|FMC_BWTR3_ACCMOD_Msk|macro|FMC_BWTR3_ACCMOD_Msk
DECL|FMC_BWTR3_ACCMOD_Pos|macro|FMC_BWTR3_ACCMOD_Pos
DECL|FMC_BWTR3_ACCMOD|macro|FMC_BWTR3_ACCMOD
DECL|FMC_BWTR3_ADDHLD_0|macro|FMC_BWTR3_ADDHLD_0
DECL|FMC_BWTR3_ADDHLD_1|macro|FMC_BWTR3_ADDHLD_1
DECL|FMC_BWTR3_ADDHLD_2|macro|FMC_BWTR3_ADDHLD_2
DECL|FMC_BWTR3_ADDHLD_3|macro|FMC_BWTR3_ADDHLD_3
DECL|FMC_BWTR3_ADDHLD_Msk|macro|FMC_BWTR3_ADDHLD_Msk
DECL|FMC_BWTR3_ADDHLD_Pos|macro|FMC_BWTR3_ADDHLD_Pos
DECL|FMC_BWTR3_ADDHLD|macro|FMC_BWTR3_ADDHLD
DECL|FMC_BWTR3_ADDSET_0|macro|FMC_BWTR3_ADDSET_0
DECL|FMC_BWTR3_ADDSET_1|macro|FMC_BWTR3_ADDSET_1
DECL|FMC_BWTR3_ADDSET_2|macro|FMC_BWTR3_ADDSET_2
DECL|FMC_BWTR3_ADDSET_3|macro|FMC_BWTR3_ADDSET_3
DECL|FMC_BWTR3_ADDSET_Msk|macro|FMC_BWTR3_ADDSET_Msk
DECL|FMC_BWTR3_ADDSET_Pos|macro|FMC_BWTR3_ADDSET_Pos
DECL|FMC_BWTR3_ADDSET|macro|FMC_BWTR3_ADDSET
DECL|FMC_BWTR3_BUSTURN_0|macro|FMC_BWTR3_BUSTURN_0
DECL|FMC_BWTR3_BUSTURN_1|macro|FMC_BWTR3_BUSTURN_1
DECL|FMC_BWTR3_BUSTURN_2|macro|FMC_BWTR3_BUSTURN_2
DECL|FMC_BWTR3_BUSTURN_3|macro|FMC_BWTR3_BUSTURN_3
DECL|FMC_BWTR3_BUSTURN_Msk|macro|FMC_BWTR3_BUSTURN_Msk
DECL|FMC_BWTR3_BUSTURN_Pos|macro|FMC_BWTR3_BUSTURN_Pos
DECL|FMC_BWTR3_BUSTURN|macro|FMC_BWTR3_BUSTURN
DECL|FMC_BWTR3_DATAST_0|macro|FMC_BWTR3_DATAST_0
DECL|FMC_BWTR3_DATAST_1|macro|FMC_BWTR3_DATAST_1
DECL|FMC_BWTR3_DATAST_2|macro|FMC_BWTR3_DATAST_2
DECL|FMC_BWTR3_DATAST_3|macro|FMC_BWTR3_DATAST_3
DECL|FMC_BWTR3_DATAST_4|macro|FMC_BWTR3_DATAST_4
DECL|FMC_BWTR3_DATAST_5|macro|FMC_BWTR3_DATAST_5
DECL|FMC_BWTR3_DATAST_6|macro|FMC_BWTR3_DATAST_6
DECL|FMC_BWTR3_DATAST_7|macro|FMC_BWTR3_DATAST_7
DECL|FMC_BWTR3_DATAST_Msk|macro|FMC_BWTR3_DATAST_Msk
DECL|FMC_BWTR3_DATAST_Pos|macro|FMC_BWTR3_DATAST_Pos
DECL|FMC_BWTR3_DATAST|macro|FMC_BWTR3_DATAST
DECL|FMC_BWTR4_ACCMOD_0|macro|FMC_BWTR4_ACCMOD_0
DECL|FMC_BWTR4_ACCMOD_1|macro|FMC_BWTR4_ACCMOD_1
DECL|FMC_BWTR4_ACCMOD_Msk|macro|FMC_BWTR4_ACCMOD_Msk
DECL|FMC_BWTR4_ACCMOD_Pos|macro|FMC_BWTR4_ACCMOD_Pos
DECL|FMC_BWTR4_ACCMOD|macro|FMC_BWTR4_ACCMOD
DECL|FMC_BWTR4_ADDHLD_0|macro|FMC_BWTR4_ADDHLD_0
DECL|FMC_BWTR4_ADDHLD_1|macro|FMC_BWTR4_ADDHLD_1
DECL|FMC_BWTR4_ADDHLD_2|macro|FMC_BWTR4_ADDHLD_2
DECL|FMC_BWTR4_ADDHLD_3|macro|FMC_BWTR4_ADDHLD_3
DECL|FMC_BWTR4_ADDHLD_Msk|macro|FMC_BWTR4_ADDHLD_Msk
DECL|FMC_BWTR4_ADDHLD_Pos|macro|FMC_BWTR4_ADDHLD_Pos
DECL|FMC_BWTR4_ADDHLD|macro|FMC_BWTR4_ADDHLD
DECL|FMC_BWTR4_ADDSET_0|macro|FMC_BWTR4_ADDSET_0
DECL|FMC_BWTR4_ADDSET_1|macro|FMC_BWTR4_ADDSET_1
DECL|FMC_BWTR4_ADDSET_2|macro|FMC_BWTR4_ADDSET_2
DECL|FMC_BWTR4_ADDSET_3|macro|FMC_BWTR4_ADDSET_3
DECL|FMC_BWTR4_ADDSET_Msk|macro|FMC_BWTR4_ADDSET_Msk
DECL|FMC_BWTR4_ADDSET_Pos|macro|FMC_BWTR4_ADDSET_Pos
DECL|FMC_BWTR4_ADDSET|macro|FMC_BWTR4_ADDSET
DECL|FMC_BWTR4_BUSTURN_0|macro|FMC_BWTR4_BUSTURN_0
DECL|FMC_BWTR4_BUSTURN_1|macro|FMC_BWTR4_BUSTURN_1
DECL|FMC_BWTR4_BUSTURN_2|macro|FMC_BWTR4_BUSTURN_2
DECL|FMC_BWTR4_BUSTURN_3|macro|FMC_BWTR4_BUSTURN_3
DECL|FMC_BWTR4_BUSTURN_Msk|macro|FMC_BWTR4_BUSTURN_Msk
DECL|FMC_BWTR4_BUSTURN_Pos|macro|FMC_BWTR4_BUSTURN_Pos
DECL|FMC_BWTR4_BUSTURN|macro|FMC_BWTR4_BUSTURN
DECL|FMC_BWTR4_DATAST_0|macro|FMC_BWTR4_DATAST_0
DECL|FMC_BWTR4_DATAST_1|macro|FMC_BWTR4_DATAST_1
DECL|FMC_BWTR4_DATAST_2|macro|FMC_BWTR4_DATAST_2
DECL|FMC_BWTR4_DATAST_3|macro|FMC_BWTR4_DATAST_3
DECL|FMC_BWTR4_DATAST_4|macro|FMC_BWTR4_DATAST_4
DECL|FMC_BWTR4_DATAST_5|macro|FMC_BWTR4_DATAST_5
DECL|FMC_BWTR4_DATAST_6|macro|FMC_BWTR4_DATAST_6
DECL|FMC_BWTR4_DATAST_7|macro|FMC_BWTR4_DATAST_7
DECL|FMC_BWTR4_DATAST_Msk|macro|FMC_BWTR4_DATAST_Msk
DECL|FMC_BWTR4_DATAST_Pos|macro|FMC_BWTR4_DATAST_Pos
DECL|FMC_BWTR4_DATAST|macro|FMC_BWTR4_DATAST
DECL|FMC_Bank1E_R_BASE|macro|FMC_Bank1E_R_BASE
DECL|FMC_Bank1E_TypeDef|typedef|} FMC_Bank1E_TypeDef;
DECL|FMC_Bank1E|macro|FMC_Bank1E
DECL|FMC_Bank1_R_BASE|macro|FMC_Bank1_R_BASE
DECL|FMC_Bank1_TypeDef|typedef|} FMC_Bank1_TypeDef;
DECL|FMC_Bank1|macro|FMC_Bank1
DECL|FMC_Bank3_R_BASE|macro|FMC_Bank3_R_BASE
DECL|FMC_Bank3_TypeDef|typedef|} FMC_Bank3_TypeDef;
DECL|FMC_Bank3|macro|FMC_Bank3
DECL|FMC_Bank5_6_R_BASE|macro|FMC_Bank5_6_R_BASE
DECL|FMC_Bank5_6_TypeDef|typedef|} FMC_Bank5_6_TypeDef;
DECL|FMC_Bank5_6|macro|FMC_Bank5_6
DECL|FMC_ECCR_ECC2_Msk|macro|FMC_ECCR_ECC2_Msk
DECL|FMC_ECCR_ECC2_Pos|macro|FMC_ECCR_ECC2_Pos
DECL|FMC_ECCR_ECC2|macro|FMC_ECCR_ECC2
DECL|FMC_IRQn|enumerator|FMC_IRQn = 48, /*!< FMC global Interrupt */
DECL|FMC_PATT_ATTHIZ2_0|macro|FMC_PATT_ATTHIZ2_0
DECL|FMC_PATT_ATTHIZ2_1|macro|FMC_PATT_ATTHIZ2_1
DECL|FMC_PATT_ATTHIZ2_2|macro|FMC_PATT_ATTHIZ2_2
DECL|FMC_PATT_ATTHIZ2_3|macro|FMC_PATT_ATTHIZ2_3
DECL|FMC_PATT_ATTHIZ2_4|macro|FMC_PATT_ATTHIZ2_4
DECL|FMC_PATT_ATTHIZ2_5|macro|FMC_PATT_ATTHIZ2_5
DECL|FMC_PATT_ATTHIZ2_6|macro|FMC_PATT_ATTHIZ2_6
DECL|FMC_PATT_ATTHIZ2_7|macro|FMC_PATT_ATTHIZ2_7
DECL|FMC_PATT_ATTHIZ2_Msk|macro|FMC_PATT_ATTHIZ2_Msk
DECL|FMC_PATT_ATTHIZ2_Pos|macro|FMC_PATT_ATTHIZ2_Pos
DECL|FMC_PATT_ATTHIZ2|macro|FMC_PATT_ATTHIZ2
DECL|FMC_PATT_ATTHOLD2_0|macro|FMC_PATT_ATTHOLD2_0
DECL|FMC_PATT_ATTHOLD2_1|macro|FMC_PATT_ATTHOLD2_1
DECL|FMC_PATT_ATTHOLD2_2|macro|FMC_PATT_ATTHOLD2_2
DECL|FMC_PATT_ATTHOLD2_3|macro|FMC_PATT_ATTHOLD2_3
DECL|FMC_PATT_ATTHOLD2_4|macro|FMC_PATT_ATTHOLD2_4
DECL|FMC_PATT_ATTHOLD2_5|macro|FMC_PATT_ATTHOLD2_5
DECL|FMC_PATT_ATTHOLD2_6|macro|FMC_PATT_ATTHOLD2_6
DECL|FMC_PATT_ATTHOLD2_7|macro|FMC_PATT_ATTHOLD2_7
DECL|FMC_PATT_ATTHOLD2_Msk|macro|FMC_PATT_ATTHOLD2_Msk
DECL|FMC_PATT_ATTHOLD2_Pos|macro|FMC_PATT_ATTHOLD2_Pos
DECL|FMC_PATT_ATTHOLD2|macro|FMC_PATT_ATTHOLD2
DECL|FMC_PATT_ATTSET2_0|macro|FMC_PATT_ATTSET2_0
DECL|FMC_PATT_ATTSET2_1|macro|FMC_PATT_ATTSET2_1
DECL|FMC_PATT_ATTSET2_2|macro|FMC_PATT_ATTSET2_2
DECL|FMC_PATT_ATTSET2_3|macro|FMC_PATT_ATTSET2_3
DECL|FMC_PATT_ATTSET2_4|macro|FMC_PATT_ATTSET2_4
DECL|FMC_PATT_ATTSET2_5|macro|FMC_PATT_ATTSET2_5
DECL|FMC_PATT_ATTSET2_6|macro|FMC_PATT_ATTSET2_6
DECL|FMC_PATT_ATTSET2_7|macro|FMC_PATT_ATTSET2_7
DECL|FMC_PATT_ATTSET2_Msk|macro|FMC_PATT_ATTSET2_Msk
DECL|FMC_PATT_ATTSET2_Pos|macro|FMC_PATT_ATTSET2_Pos
DECL|FMC_PATT_ATTSET2|macro|FMC_PATT_ATTSET2
DECL|FMC_PATT_ATTWAIT2_0|macro|FMC_PATT_ATTWAIT2_0
DECL|FMC_PATT_ATTWAIT2_1|macro|FMC_PATT_ATTWAIT2_1
DECL|FMC_PATT_ATTWAIT2_2|macro|FMC_PATT_ATTWAIT2_2
DECL|FMC_PATT_ATTWAIT2_3|macro|FMC_PATT_ATTWAIT2_3
DECL|FMC_PATT_ATTWAIT2_4|macro|FMC_PATT_ATTWAIT2_4
DECL|FMC_PATT_ATTWAIT2_5|macro|FMC_PATT_ATTWAIT2_5
DECL|FMC_PATT_ATTWAIT2_6|macro|FMC_PATT_ATTWAIT2_6
DECL|FMC_PATT_ATTWAIT2_7|macro|FMC_PATT_ATTWAIT2_7
DECL|FMC_PATT_ATTWAIT2_Msk|macro|FMC_PATT_ATTWAIT2_Msk
DECL|FMC_PATT_ATTWAIT2_Pos|macro|FMC_PATT_ATTWAIT2_Pos
DECL|FMC_PATT_ATTWAIT2|macro|FMC_PATT_ATTWAIT2
DECL|FMC_PCR_ECCEN_Msk|macro|FMC_PCR_ECCEN_Msk
DECL|FMC_PCR_ECCEN_Pos|macro|FMC_PCR_ECCEN_Pos
DECL|FMC_PCR_ECCEN|macro|FMC_PCR_ECCEN
DECL|FMC_PCR_ECCPS_0|macro|FMC_PCR_ECCPS_0
DECL|FMC_PCR_ECCPS_1|macro|FMC_PCR_ECCPS_1
DECL|FMC_PCR_ECCPS_2|macro|FMC_PCR_ECCPS_2
DECL|FMC_PCR_ECCPS_Msk|macro|FMC_PCR_ECCPS_Msk
DECL|FMC_PCR_ECCPS_Pos|macro|FMC_PCR_ECCPS_Pos
DECL|FMC_PCR_ECCPS|macro|FMC_PCR_ECCPS
DECL|FMC_PCR_PBKEN_Msk|macro|FMC_PCR_PBKEN_Msk
DECL|FMC_PCR_PBKEN_Pos|macro|FMC_PCR_PBKEN_Pos
DECL|FMC_PCR_PBKEN|macro|FMC_PCR_PBKEN
DECL|FMC_PCR_PTYP_Msk|macro|FMC_PCR_PTYP_Msk
DECL|FMC_PCR_PTYP_Pos|macro|FMC_PCR_PTYP_Pos
DECL|FMC_PCR_PTYP|macro|FMC_PCR_PTYP
DECL|FMC_PCR_PWAITEN_Msk|macro|FMC_PCR_PWAITEN_Msk
DECL|FMC_PCR_PWAITEN_Pos|macro|FMC_PCR_PWAITEN_Pos
DECL|FMC_PCR_PWAITEN|macro|FMC_PCR_PWAITEN
DECL|FMC_PCR_PWID_0|macro|FMC_PCR_PWID_0
DECL|FMC_PCR_PWID_1|macro|FMC_PCR_PWID_1
DECL|FMC_PCR_PWID_Msk|macro|FMC_PCR_PWID_Msk
DECL|FMC_PCR_PWID_Pos|macro|FMC_PCR_PWID_Pos
DECL|FMC_PCR_PWID|macro|FMC_PCR_PWID
DECL|FMC_PCR_TAR_0|macro|FMC_PCR_TAR_0
DECL|FMC_PCR_TAR_1|macro|FMC_PCR_TAR_1
DECL|FMC_PCR_TAR_2|macro|FMC_PCR_TAR_2
DECL|FMC_PCR_TAR_3|macro|FMC_PCR_TAR_3
DECL|FMC_PCR_TAR_Msk|macro|FMC_PCR_TAR_Msk
DECL|FMC_PCR_TAR_Pos|macro|FMC_PCR_TAR_Pos
DECL|FMC_PCR_TAR|macro|FMC_PCR_TAR
DECL|FMC_PCR_TCLR_0|macro|FMC_PCR_TCLR_0
DECL|FMC_PCR_TCLR_1|macro|FMC_PCR_TCLR_1
DECL|FMC_PCR_TCLR_2|macro|FMC_PCR_TCLR_2
DECL|FMC_PCR_TCLR_3|macro|FMC_PCR_TCLR_3
DECL|FMC_PCR_TCLR_Msk|macro|FMC_PCR_TCLR_Msk
DECL|FMC_PCR_TCLR_Pos|macro|FMC_PCR_TCLR_Pos
DECL|FMC_PCR_TCLR|macro|FMC_PCR_TCLR
DECL|FMC_PMEM_MEMHIZ2_0|macro|FMC_PMEM_MEMHIZ2_0
DECL|FMC_PMEM_MEMHIZ2_1|macro|FMC_PMEM_MEMHIZ2_1
DECL|FMC_PMEM_MEMHIZ2_2|macro|FMC_PMEM_MEMHIZ2_2
DECL|FMC_PMEM_MEMHIZ2_3|macro|FMC_PMEM_MEMHIZ2_3
DECL|FMC_PMEM_MEMHIZ2_4|macro|FMC_PMEM_MEMHIZ2_4
DECL|FMC_PMEM_MEMHIZ2_5|macro|FMC_PMEM_MEMHIZ2_5
DECL|FMC_PMEM_MEMHIZ2_6|macro|FMC_PMEM_MEMHIZ2_6
DECL|FMC_PMEM_MEMHIZ2_7|macro|FMC_PMEM_MEMHIZ2_7
DECL|FMC_PMEM_MEMHIZ2_Msk|macro|FMC_PMEM_MEMHIZ2_Msk
DECL|FMC_PMEM_MEMHIZ2_Pos|macro|FMC_PMEM_MEMHIZ2_Pos
DECL|FMC_PMEM_MEMHIZ2|macro|FMC_PMEM_MEMHIZ2
DECL|FMC_PMEM_MEMHOLD2_0|macro|FMC_PMEM_MEMHOLD2_0
DECL|FMC_PMEM_MEMHOLD2_1|macro|FMC_PMEM_MEMHOLD2_1
DECL|FMC_PMEM_MEMHOLD2_2|macro|FMC_PMEM_MEMHOLD2_2
DECL|FMC_PMEM_MEMHOLD2_3|macro|FMC_PMEM_MEMHOLD2_3
DECL|FMC_PMEM_MEMHOLD2_4|macro|FMC_PMEM_MEMHOLD2_4
DECL|FMC_PMEM_MEMHOLD2_5|macro|FMC_PMEM_MEMHOLD2_5
DECL|FMC_PMEM_MEMHOLD2_6|macro|FMC_PMEM_MEMHOLD2_6
DECL|FMC_PMEM_MEMHOLD2_7|macro|FMC_PMEM_MEMHOLD2_7
DECL|FMC_PMEM_MEMHOLD2_Msk|macro|FMC_PMEM_MEMHOLD2_Msk
DECL|FMC_PMEM_MEMHOLD2_Pos|macro|FMC_PMEM_MEMHOLD2_Pos
DECL|FMC_PMEM_MEMHOLD2|macro|FMC_PMEM_MEMHOLD2
DECL|FMC_PMEM_MEMSET2_0|macro|FMC_PMEM_MEMSET2_0
DECL|FMC_PMEM_MEMSET2_1|macro|FMC_PMEM_MEMSET2_1
DECL|FMC_PMEM_MEMSET2_2|macro|FMC_PMEM_MEMSET2_2
DECL|FMC_PMEM_MEMSET2_3|macro|FMC_PMEM_MEMSET2_3
DECL|FMC_PMEM_MEMSET2_4|macro|FMC_PMEM_MEMSET2_4
DECL|FMC_PMEM_MEMSET2_5|macro|FMC_PMEM_MEMSET2_5
DECL|FMC_PMEM_MEMSET2_6|macro|FMC_PMEM_MEMSET2_6
DECL|FMC_PMEM_MEMSET2_7|macro|FMC_PMEM_MEMSET2_7
DECL|FMC_PMEM_MEMSET2_Msk|macro|FMC_PMEM_MEMSET2_Msk
DECL|FMC_PMEM_MEMSET2_Pos|macro|FMC_PMEM_MEMSET2_Pos
DECL|FMC_PMEM_MEMSET2|macro|FMC_PMEM_MEMSET2
DECL|FMC_PMEM_MEMWAIT2_0|macro|FMC_PMEM_MEMWAIT2_0
DECL|FMC_PMEM_MEMWAIT2_1|macro|FMC_PMEM_MEMWAIT2_1
DECL|FMC_PMEM_MEMWAIT2_2|macro|FMC_PMEM_MEMWAIT2_2
DECL|FMC_PMEM_MEMWAIT2_3|macro|FMC_PMEM_MEMWAIT2_3
DECL|FMC_PMEM_MEMWAIT2_4|macro|FMC_PMEM_MEMWAIT2_4
DECL|FMC_PMEM_MEMWAIT2_5|macro|FMC_PMEM_MEMWAIT2_5
DECL|FMC_PMEM_MEMWAIT2_6|macro|FMC_PMEM_MEMWAIT2_6
DECL|FMC_PMEM_MEMWAIT2_7|macro|FMC_PMEM_MEMWAIT2_7
DECL|FMC_PMEM_MEMWAIT2_Msk|macro|FMC_PMEM_MEMWAIT2_Msk
DECL|FMC_PMEM_MEMWAIT2_Pos|macro|FMC_PMEM_MEMWAIT2_Pos
DECL|FMC_PMEM_MEMWAIT2|macro|FMC_PMEM_MEMWAIT2
DECL|FMC_R_BASE|macro|FMC_R_BASE
DECL|FMC_SDCMR_CTB1_Msk|macro|FMC_SDCMR_CTB1_Msk
DECL|FMC_SDCMR_CTB1_Pos|macro|FMC_SDCMR_CTB1_Pos
DECL|FMC_SDCMR_CTB1|macro|FMC_SDCMR_CTB1
DECL|FMC_SDCMR_CTB2_Msk|macro|FMC_SDCMR_CTB2_Msk
DECL|FMC_SDCMR_CTB2_Pos|macro|FMC_SDCMR_CTB2_Pos
DECL|FMC_SDCMR_CTB2|macro|FMC_SDCMR_CTB2
DECL|FMC_SDCMR_MODE_0|macro|FMC_SDCMR_MODE_0
DECL|FMC_SDCMR_MODE_1|macro|FMC_SDCMR_MODE_1
DECL|FMC_SDCMR_MODE_2|macro|FMC_SDCMR_MODE_2
DECL|FMC_SDCMR_MODE_Msk|macro|FMC_SDCMR_MODE_Msk
DECL|FMC_SDCMR_MODE_Pos|macro|FMC_SDCMR_MODE_Pos
DECL|FMC_SDCMR_MODE|macro|FMC_SDCMR_MODE
DECL|FMC_SDCMR_MRD_Msk|macro|FMC_SDCMR_MRD_Msk
DECL|FMC_SDCMR_MRD_Pos|macro|FMC_SDCMR_MRD_Pos
DECL|FMC_SDCMR_MRD|macro|FMC_SDCMR_MRD
DECL|FMC_SDCMR_NRFS_0|macro|FMC_SDCMR_NRFS_0
DECL|FMC_SDCMR_NRFS_1|macro|FMC_SDCMR_NRFS_1
DECL|FMC_SDCMR_NRFS_2|macro|FMC_SDCMR_NRFS_2
DECL|FMC_SDCMR_NRFS_3|macro|FMC_SDCMR_NRFS_3
DECL|FMC_SDCMR_NRFS_Msk|macro|FMC_SDCMR_NRFS_Msk
DECL|FMC_SDCMR_NRFS_Pos|macro|FMC_SDCMR_NRFS_Pos
DECL|FMC_SDCMR_NRFS|macro|FMC_SDCMR_NRFS
DECL|FMC_SDCR1_CAS_0|macro|FMC_SDCR1_CAS_0
DECL|FMC_SDCR1_CAS_1|macro|FMC_SDCR1_CAS_1
DECL|FMC_SDCR1_CAS_Msk|macro|FMC_SDCR1_CAS_Msk
DECL|FMC_SDCR1_CAS_Pos|macro|FMC_SDCR1_CAS_Pos
DECL|FMC_SDCR1_CAS|macro|FMC_SDCR1_CAS
DECL|FMC_SDCR1_MWID_0|macro|FMC_SDCR1_MWID_0
DECL|FMC_SDCR1_MWID_1|macro|FMC_SDCR1_MWID_1
DECL|FMC_SDCR1_MWID_Msk|macro|FMC_SDCR1_MWID_Msk
DECL|FMC_SDCR1_MWID_Pos|macro|FMC_SDCR1_MWID_Pos
DECL|FMC_SDCR1_MWID|macro|FMC_SDCR1_MWID
DECL|FMC_SDCR1_NB_Msk|macro|FMC_SDCR1_NB_Msk
DECL|FMC_SDCR1_NB_Pos|macro|FMC_SDCR1_NB_Pos
DECL|FMC_SDCR1_NB|macro|FMC_SDCR1_NB
DECL|FMC_SDCR1_NC_0|macro|FMC_SDCR1_NC_0
DECL|FMC_SDCR1_NC_1|macro|FMC_SDCR1_NC_1
DECL|FMC_SDCR1_NC_Msk|macro|FMC_SDCR1_NC_Msk
DECL|FMC_SDCR1_NC_Pos|macro|FMC_SDCR1_NC_Pos
DECL|FMC_SDCR1_NC|macro|FMC_SDCR1_NC
DECL|FMC_SDCR1_NR_0|macro|FMC_SDCR1_NR_0
DECL|FMC_SDCR1_NR_1|macro|FMC_SDCR1_NR_1
DECL|FMC_SDCR1_NR_Msk|macro|FMC_SDCR1_NR_Msk
DECL|FMC_SDCR1_NR_Pos|macro|FMC_SDCR1_NR_Pos
DECL|FMC_SDCR1_NR|macro|FMC_SDCR1_NR
DECL|FMC_SDCR1_RBURST_Msk|macro|FMC_SDCR1_RBURST_Msk
DECL|FMC_SDCR1_RBURST_Pos|macro|FMC_SDCR1_RBURST_Pos
DECL|FMC_SDCR1_RBURST|macro|FMC_SDCR1_RBURST
DECL|FMC_SDCR1_RPIPE_0|macro|FMC_SDCR1_RPIPE_0
DECL|FMC_SDCR1_RPIPE_1|macro|FMC_SDCR1_RPIPE_1
DECL|FMC_SDCR1_RPIPE_Msk|macro|FMC_SDCR1_RPIPE_Msk
DECL|FMC_SDCR1_RPIPE_Pos|macro|FMC_SDCR1_RPIPE_Pos
DECL|FMC_SDCR1_RPIPE|macro|FMC_SDCR1_RPIPE
DECL|FMC_SDCR1_SDCLK_0|macro|FMC_SDCR1_SDCLK_0
DECL|FMC_SDCR1_SDCLK_1|macro|FMC_SDCR1_SDCLK_1
DECL|FMC_SDCR1_SDCLK_Msk|macro|FMC_SDCR1_SDCLK_Msk
DECL|FMC_SDCR1_SDCLK_Pos|macro|FMC_SDCR1_SDCLK_Pos
DECL|FMC_SDCR1_SDCLK|macro|FMC_SDCR1_SDCLK
DECL|FMC_SDCR1_WP_Msk|macro|FMC_SDCR1_WP_Msk
DECL|FMC_SDCR1_WP_Pos|macro|FMC_SDCR1_WP_Pos
DECL|FMC_SDCR1_WP|macro|FMC_SDCR1_WP
DECL|FMC_SDCR2_CAS_0|macro|FMC_SDCR2_CAS_0
DECL|FMC_SDCR2_CAS_1|macro|FMC_SDCR2_CAS_1
DECL|FMC_SDCR2_CAS_Msk|macro|FMC_SDCR2_CAS_Msk
DECL|FMC_SDCR2_CAS_Pos|macro|FMC_SDCR2_CAS_Pos
DECL|FMC_SDCR2_CAS|macro|FMC_SDCR2_CAS
DECL|FMC_SDCR2_MWID_0|macro|FMC_SDCR2_MWID_0
DECL|FMC_SDCR2_MWID_1|macro|FMC_SDCR2_MWID_1
DECL|FMC_SDCR2_MWID_Msk|macro|FMC_SDCR2_MWID_Msk
DECL|FMC_SDCR2_MWID_Pos|macro|FMC_SDCR2_MWID_Pos
DECL|FMC_SDCR2_MWID|macro|FMC_SDCR2_MWID
DECL|FMC_SDCR2_NB_Msk|macro|FMC_SDCR2_NB_Msk
DECL|FMC_SDCR2_NB_Pos|macro|FMC_SDCR2_NB_Pos
DECL|FMC_SDCR2_NB|macro|FMC_SDCR2_NB
DECL|FMC_SDCR2_NC_0|macro|FMC_SDCR2_NC_0
DECL|FMC_SDCR2_NC_1|macro|FMC_SDCR2_NC_1
DECL|FMC_SDCR2_NC_Msk|macro|FMC_SDCR2_NC_Msk
DECL|FMC_SDCR2_NC_Pos|macro|FMC_SDCR2_NC_Pos
DECL|FMC_SDCR2_NC|macro|FMC_SDCR2_NC
DECL|FMC_SDCR2_NR_0|macro|FMC_SDCR2_NR_0
DECL|FMC_SDCR2_NR_1|macro|FMC_SDCR2_NR_1
DECL|FMC_SDCR2_NR_Msk|macro|FMC_SDCR2_NR_Msk
DECL|FMC_SDCR2_NR_Pos|macro|FMC_SDCR2_NR_Pos
DECL|FMC_SDCR2_NR|macro|FMC_SDCR2_NR
DECL|FMC_SDCR2_RBURST_Msk|macro|FMC_SDCR2_RBURST_Msk
DECL|FMC_SDCR2_RBURST_Pos|macro|FMC_SDCR2_RBURST_Pos
DECL|FMC_SDCR2_RBURST|macro|FMC_SDCR2_RBURST
DECL|FMC_SDCR2_RPIPE_0|macro|FMC_SDCR2_RPIPE_0
DECL|FMC_SDCR2_RPIPE_1|macro|FMC_SDCR2_RPIPE_1
DECL|FMC_SDCR2_RPIPE_Msk|macro|FMC_SDCR2_RPIPE_Msk
DECL|FMC_SDCR2_RPIPE_Pos|macro|FMC_SDCR2_RPIPE_Pos
DECL|FMC_SDCR2_RPIPE|macro|FMC_SDCR2_RPIPE
DECL|FMC_SDCR2_SDCLK_0|macro|FMC_SDCR2_SDCLK_0
DECL|FMC_SDCR2_SDCLK_1|macro|FMC_SDCR2_SDCLK_1
DECL|FMC_SDCR2_SDCLK_Msk|macro|FMC_SDCR2_SDCLK_Msk
DECL|FMC_SDCR2_SDCLK_Pos|macro|FMC_SDCR2_SDCLK_Pos
DECL|FMC_SDCR2_SDCLK|macro|FMC_SDCR2_SDCLK
DECL|FMC_SDCR2_WP_Msk|macro|FMC_SDCR2_WP_Msk
DECL|FMC_SDCR2_WP_Pos|macro|FMC_SDCR2_WP_Pos
DECL|FMC_SDCR2_WP|macro|FMC_SDCR2_WP
DECL|FMC_SDRTR_COUNT_Msk|macro|FMC_SDRTR_COUNT_Msk
DECL|FMC_SDRTR_COUNT_Pos|macro|FMC_SDRTR_COUNT_Pos
DECL|FMC_SDRTR_COUNT|macro|FMC_SDRTR_COUNT
DECL|FMC_SDRTR_CRE_Msk|macro|FMC_SDRTR_CRE_Msk
DECL|FMC_SDRTR_CRE_Pos|macro|FMC_SDRTR_CRE_Pos
DECL|FMC_SDRTR_CRE|macro|FMC_SDRTR_CRE
DECL|FMC_SDRTR_REIE_Msk|macro|FMC_SDRTR_REIE_Msk
DECL|FMC_SDRTR_REIE_Pos|macro|FMC_SDRTR_REIE_Pos
DECL|FMC_SDRTR_REIE|macro|FMC_SDRTR_REIE
DECL|FMC_SDSR_BUSY_Msk|macro|FMC_SDSR_BUSY_Msk
DECL|FMC_SDSR_BUSY_Pos|macro|FMC_SDSR_BUSY_Pos
DECL|FMC_SDSR_BUSY|macro|FMC_SDSR_BUSY
DECL|FMC_SDSR_MODES1_0|macro|FMC_SDSR_MODES1_0
DECL|FMC_SDSR_MODES1_1|macro|FMC_SDSR_MODES1_1
DECL|FMC_SDSR_MODES1_Msk|macro|FMC_SDSR_MODES1_Msk
DECL|FMC_SDSR_MODES1_Pos|macro|FMC_SDSR_MODES1_Pos
DECL|FMC_SDSR_MODES1|macro|FMC_SDSR_MODES1
DECL|FMC_SDSR_MODES2_0|macro|FMC_SDSR_MODES2_0
DECL|FMC_SDSR_MODES2_1|macro|FMC_SDSR_MODES2_1
DECL|FMC_SDSR_MODES2_Msk|macro|FMC_SDSR_MODES2_Msk
DECL|FMC_SDSR_MODES2_Pos|macro|FMC_SDSR_MODES2_Pos
DECL|FMC_SDSR_MODES2|macro|FMC_SDSR_MODES2
DECL|FMC_SDSR_RE_Msk|macro|FMC_SDSR_RE_Msk
DECL|FMC_SDSR_RE_Pos|macro|FMC_SDSR_RE_Pos
DECL|FMC_SDSR_RE|macro|FMC_SDSR_RE
DECL|FMC_SDTR1_TMRD_0|macro|FMC_SDTR1_TMRD_0
DECL|FMC_SDTR1_TMRD_1|macro|FMC_SDTR1_TMRD_1
DECL|FMC_SDTR1_TMRD_2|macro|FMC_SDTR1_TMRD_2
DECL|FMC_SDTR1_TMRD_3|macro|FMC_SDTR1_TMRD_3
DECL|FMC_SDTR1_TMRD_Msk|macro|FMC_SDTR1_TMRD_Msk
DECL|FMC_SDTR1_TMRD_Pos|macro|FMC_SDTR1_TMRD_Pos
DECL|FMC_SDTR1_TMRD|macro|FMC_SDTR1_TMRD
DECL|FMC_SDTR1_TRAS_0|macro|FMC_SDTR1_TRAS_0
DECL|FMC_SDTR1_TRAS_1|macro|FMC_SDTR1_TRAS_1
DECL|FMC_SDTR1_TRAS_2|macro|FMC_SDTR1_TRAS_2
DECL|FMC_SDTR1_TRAS_3|macro|FMC_SDTR1_TRAS_3
DECL|FMC_SDTR1_TRAS_Msk|macro|FMC_SDTR1_TRAS_Msk
DECL|FMC_SDTR1_TRAS_Pos|macro|FMC_SDTR1_TRAS_Pos
DECL|FMC_SDTR1_TRAS|macro|FMC_SDTR1_TRAS
DECL|FMC_SDTR1_TRCD_0|macro|FMC_SDTR1_TRCD_0
DECL|FMC_SDTR1_TRCD_1|macro|FMC_SDTR1_TRCD_1
DECL|FMC_SDTR1_TRCD_2|macro|FMC_SDTR1_TRCD_2
DECL|FMC_SDTR1_TRCD_Msk|macro|FMC_SDTR1_TRCD_Msk
DECL|FMC_SDTR1_TRCD_Pos|macro|FMC_SDTR1_TRCD_Pos
DECL|FMC_SDTR1_TRCD|macro|FMC_SDTR1_TRCD
DECL|FMC_SDTR1_TRC_0|macro|FMC_SDTR1_TRC_0
DECL|FMC_SDTR1_TRC_1|macro|FMC_SDTR1_TRC_1
DECL|FMC_SDTR1_TRC_2|macro|FMC_SDTR1_TRC_2
DECL|FMC_SDTR1_TRC_Msk|macro|FMC_SDTR1_TRC_Msk
DECL|FMC_SDTR1_TRC_Pos|macro|FMC_SDTR1_TRC_Pos
DECL|FMC_SDTR1_TRC|macro|FMC_SDTR1_TRC
DECL|FMC_SDTR1_TRP_0|macro|FMC_SDTR1_TRP_0
DECL|FMC_SDTR1_TRP_1|macro|FMC_SDTR1_TRP_1
DECL|FMC_SDTR1_TRP_2|macro|FMC_SDTR1_TRP_2
DECL|FMC_SDTR1_TRP_Msk|macro|FMC_SDTR1_TRP_Msk
DECL|FMC_SDTR1_TRP_Pos|macro|FMC_SDTR1_TRP_Pos
DECL|FMC_SDTR1_TRP|macro|FMC_SDTR1_TRP
DECL|FMC_SDTR1_TWR_0|macro|FMC_SDTR1_TWR_0
DECL|FMC_SDTR1_TWR_1|macro|FMC_SDTR1_TWR_1
DECL|FMC_SDTR1_TWR_2|macro|FMC_SDTR1_TWR_2
DECL|FMC_SDTR1_TWR_Msk|macro|FMC_SDTR1_TWR_Msk
DECL|FMC_SDTR1_TWR_Pos|macro|FMC_SDTR1_TWR_Pos
DECL|FMC_SDTR1_TWR|macro|FMC_SDTR1_TWR
DECL|FMC_SDTR1_TXSR_0|macro|FMC_SDTR1_TXSR_0
DECL|FMC_SDTR1_TXSR_1|macro|FMC_SDTR1_TXSR_1
DECL|FMC_SDTR1_TXSR_2|macro|FMC_SDTR1_TXSR_2
DECL|FMC_SDTR1_TXSR_3|macro|FMC_SDTR1_TXSR_3
DECL|FMC_SDTR1_TXSR_Msk|macro|FMC_SDTR1_TXSR_Msk
DECL|FMC_SDTR1_TXSR_Pos|macro|FMC_SDTR1_TXSR_Pos
DECL|FMC_SDTR1_TXSR|macro|FMC_SDTR1_TXSR
DECL|FMC_SDTR2_TMRD_0|macro|FMC_SDTR2_TMRD_0
DECL|FMC_SDTR2_TMRD_1|macro|FMC_SDTR2_TMRD_1
DECL|FMC_SDTR2_TMRD_2|macro|FMC_SDTR2_TMRD_2
DECL|FMC_SDTR2_TMRD_3|macro|FMC_SDTR2_TMRD_3
DECL|FMC_SDTR2_TMRD_Msk|macro|FMC_SDTR2_TMRD_Msk
DECL|FMC_SDTR2_TMRD_Pos|macro|FMC_SDTR2_TMRD_Pos
DECL|FMC_SDTR2_TMRD|macro|FMC_SDTR2_TMRD
DECL|FMC_SDTR2_TRAS_0|macro|FMC_SDTR2_TRAS_0
DECL|FMC_SDTR2_TRAS_1|macro|FMC_SDTR2_TRAS_1
DECL|FMC_SDTR2_TRAS_2|macro|FMC_SDTR2_TRAS_2
DECL|FMC_SDTR2_TRAS_3|macro|FMC_SDTR2_TRAS_3
DECL|FMC_SDTR2_TRAS_Msk|macro|FMC_SDTR2_TRAS_Msk
DECL|FMC_SDTR2_TRAS_Pos|macro|FMC_SDTR2_TRAS_Pos
DECL|FMC_SDTR2_TRAS|macro|FMC_SDTR2_TRAS
DECL|FMC_SDTR2_TRCD_0|macro|FMC_SDTR2_TRCD_0
DECL|FMC_SDTR2_TRCD_1|macro|FMC_SDTR2_TRCD_1
DECL|FMC_SDTR2_TRCD_2|macro|FMC_SDTR2_TRCD_2
DECL|FMC_SDTR2_TRCD_Msk|macro|FMC_SDTR2_TRCD_Msk
DECL|FMC_SDTR2_TRCD_Pos|macro|FMC_SDTR2_TRCD_Pos
DECL|FMC_SDTR2_TRCD|macro|FMC_SDTR2_TRCD
DECL|FMC_SDTR2_TRC_0|macro|FMC_SDTR2_TRC_0
DECL|FMC_SDTR2_TRC_1|macro|FMC_SDTR2_TRC_1
DECL|FMC_SDTR2_TRC_2|macro|FMC_SDTR2_TRC_2
DECL|FMC_SDTR2_TRC_Msk|macro|FMC_SDTR2_TRC_Msk
DECL|FMC_SDTR2_TRC_Pos|macro|FMC_SDTR2_TRC_Pos
DECL|FMC_SDTR2_TRC|macro|FMC_SDTR2_TRC
DECL|FMC_SDTR2_TRP_0|macro|FMC_SDTR2_TRP_0
DECL|FMC_SDTR2_TRP_1|macro|FMC_SDTR2_TRP_1
DECL|FMC_SDTR2_TRP_2|macro|FMC_SDTR2_TRP_2
DECL|FMC_SDTR2_TRP_Msk|macro|FMC_SDTR2_TRP_Msk
DECL|FMC_SDTR2_TRP_Pos|macro|FMC_SDTR2_TRP_Pos
DECL|FMC_SDTR2_TRP|macro|FMC_SDTR2_TRP
DECL|FMC_SDTR2_TWR_0|macro|FMC_SDTR2_TWR_0
DECL|FMC_SDTR2_TWR_1|macro|FMC_SDTR2_TWR_1
DECL|FMC_SDTR2_TWR_2|macro|FMC_SDTR2_TWR_2
DECL|FMC_SDTR2_TWR_Msk|macro|FMC_SDTR2_TWR_Msk
DECL|FMC_SDTR2_TWR_Pos|macro|FMC_SDTR2_TWR_Pos
DECL|FMC_SDTR2_TWR|macro|FMC_SDTR2_TWR
DECL|FMC_SDTR2_TXSR_0|macro|FMC_SDTR2_TXSR_0
DECL|FMC_SDTR2_TXSR_1|macro|FMC_SDTR2_TXSR_1
DECL|FMC_SDTR2_TXSR_2|macro|FMC_SDTR2_TXSR_2
DECL|FMC_SDTR2_TXSR_3|macro|FMC_SDTR2_TXSR_3
DECL|FMC_SDTR2_TXSR_Msk|macro|FMC_SDTR2_TXSR_Msk
DECL|FMC_SDTR2_TXSR_Pos|macro|FMC_SDTR2_TXSR_Pos
DECL|FMC_SDTR2_TXSR|macro|FMC_SDTR2_TXSR
DECL|FMC_SR_FEMPT_Msk|macro|FMC_SR_FEMPT_Msk
DECL|FMC_SR_FEMPT_Pos|macro|FMC_SR_FEMPT_Pos
DECL|FMC_SR_FEMPT|macro|FMC_SR_FEMPT
DECL|FMC_SR_IFEN_Msk|macro|FMC_SR_IFEN_Msk
DECL|FMC_SR_IFEN_Pos|macro|FMC_SR_IFEN_Pos
DECL|FMC_SR_IFEN|macro|FMC_SR_IFEN
DECL|FMC_SR_IFS_Msk|macro|FMC_SR_IFS_Msk
DECL|FMC_SR_IFS_Pos|macro|FMC_SR_IFS_Pos
DECL|FMC_SR_IFS|macro|FMC_SR_IFS
DECL|FMC_SR_ILEN_Msk|macro|FMC_SR_ILEN_Msk
DECL|FMC_SR_ILEN_Pos|macro|FMC_SR_ILEN_Pos
DECL|FMC_SR_ILEN|macro|FMC_SR_ILEN
DECL|FMC_SR_ILS_Msk|macro|FMC_SR_ILS_Msk
DECL|FMC_SR_ILS_Pos|macro|FMC_SR_ILS_Pos
DECL|FMC_SR_ILS|macro|FMC_SR_ILS
DECL|FMC_SR_IREN_Msk|macro|FMC_SR_IREN_Msk
DECL|FMC_SR_IREN_Pos|macro|FMC_SR_IREN_Pos
DECL|FMC_SR_IREN|macro|FMC_SR_IREN
DECL|FMC_SR_IRS_Msk|macro|FMC_SR_IRS_Msk
DECL|FMC_SR_IRS_Pos|macro|FMC_SR_IRS_Pos
DECL|FMC_SR_IRS|macro|FMC_SR_IRS
DECL|FMR|member|__IO uint32_t FMR; /*!< CAN filter master register, Address offset: 0x200 */
DECL|FPU_IRQn|enumerator|FPU_IRQn = 81, /*!< FPU global interrupt */
DECL|FR1|member|__IO uint32_t FR1; /*!< CAN Filter bank register 1 */
DECL|FR2|member|__IO uint32_t FR2; /*!< CAN Filter bank register 1 */
DECL|FRCR|member|__IO uint32_t FRCR; /*!< SAI block x frame configuration register, Address offset: 0x0C */
DECL|FS1R|member|__IO uint32_t FS1R; /*!< CAN filter scale register, Address offset: 0x20C */
DECL|FSMC_IRQHandler|macro|FSMC_IRQHandler
DECL|FSMC_IRQn|macro|FSMC_IRQn
DECL|FTSR|member|__IO uint32_t FTSR; /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
DECL|GAHBCFG|member|__IO uint32_t GAHBCFG; /*!< Core AHB Configuration Register 008h */
DECL|GCCFG|member|__IO uint32_t GCCFG; /*!< General Purpose IO Register 038h */
DECL|GCR|member|__IO uint32_t GCR; /*!< LTDC Global Control Register, Address offset: 0x18 */
DECL|GCR|member|__IO uint32_t GCR; /*!< SAI global configuration register, Address offset: 0x00 */
DECL|GDFIFOCFG|member|__IO uint32_t GDFIFOCFG; /*!< DFIFO Software Config Register 05Ch */
DECL|GHCR|member|__IO uint32_t GHCR; /*!< DSI Host Generic Header Configuration Register, Address offset: 0x6C */
DECL|GHWCFG3|member|__IO uint32_t GHWCFG3; /*!< User HW config3 04Ch */
DECL|GINTMSK|member|__IO uint32_t GINTMSK; /*!< Core Interrupt Mask Register 018h */
DECL|GINTSTS|member|__IO uint32_t GINTSTS; /*!< Core Interrupt Register 014h */
DECL|GLPMCFG|member|__IO uint32_t GLPMCFG; /*!< LPM Register 054h */
DECL|GOTGCTL|member|__IO uint32_t GOTGCTL; /*!< USB_OTG Control and Status Register 000h */
DECL|GOTGINT|member|__IO uint32_t GOTGINT; /*!< USB_OTG Interrupt Register 004h */
DECL|GPDR|member|__IO uint32_t GPDR; /*!< DSI Host Generic Payload Data Register, Address offset: 0x70 */
DECL|GPIOA_BASE|macro|GPIOA_BASE
DECL|GPIOA|macro|GPIOA
DECL|GPIOB_BASE|macro|GPIOB_BASE
DECL|GPIOB|macro|GPIOB
DECL|GPIOC_BASE|macro|GPIOC_BASE
DECL|GPIOC|macro|GPIOC
DECL|GPIOD_BASE|macro|GPIOD_BASE
DECL|GPIOD|macro|GPIOD
DECL|GPIOE_BASE|macro|GPIOE_BASE
DECL|GPIOE|macro|GPIOE
DECL|GPIOF_BASE|macro|GPIOF_BASE
DECL|GPIOF|macro|GPIOF
DECL|GPIOG_BASE|macro|GPIOG_BASE
DECL|GPIOG|macro|GPIOG
DECL|GPIOH_BASE|macro|GPIOH_BASE
DECL|GPIOH|macro|GPIOH
DECL|GPIOI_BASE|macro|GPIOI_BASE
DECL|GPIOI|macro|GPIOI
DECL|GPIOJ_BASE|macro|GPIOJ_BASE
DECL|GPIOJ|macro|GPIOJ
DECL|GPIOK_BASE|macro|GPIOK_BASE
DECL|GPIOK|macro|GPIOK
DECL|GPIO_AFRH_AFRH0_0|macro|GPIO_AFRH_AFRH0_0
DECL|GPIO_AFRH_AFRH0_1|macro|GPIO_AFRH_AFRH0_1
DECL|GPIO_AFRH_AFRH0_2|macro|GPIO_AFRH_AFRH0_2
DECL|GPIO_AFRH_AFRH0_3|macro|GPIO_AFRH_AFRH0_3
DECL|GPIO_AFRH_AFRH0|macro|GPIO_AFRH_AFRH0
DECL|GPIO_AFRH_AFRH1_0|macro|GPIO_AFRH_AFRH1_0
DECL|GPIO_AFRH_AFRH1_1|macro|GPIO_AFRH_AFRH1_1
DECL|GPIO_AFRH_AFRH1_2|macro|GPIO_AFRH_AFRH1_2
DECL|GPIO_AFRH_AFRH1_3|macro|GPIO_AFRH_AFRH1_3
DECL|GPIO_AFRH_AFRH1|macro|GPIO_AFRH_AFRH1
DECL|GPIO_AFRH_AFRH2_0|macro|GPIO_AFRH_AFRH2_0
DECL|GPIO_AFRH_AFRH2_1|macro|GPIO_AFRH_AFRH2_1
DECL|GPIO_AFRH_AFRH2_2|macro|GPIO_AFRH_AFRH2_2
DECL|GPIO_AFRH_AFRH2_3|macro|GPIO_AFRH_AFRH2_3
DECL|GPIO_AFRH_AFRH2|macro|GPIO_AFRH_AFRH2
DECL|GPIO_AFRH_AFRH3_0|macro|GPIO_AFRH_AFRH3_0
DECL|GPIO_AFRH_AFRH3_1|macro|GPIO_AFRH_AFRH3_1
DECL|GPIO_AFRH_AFRH3_2|macro|GPIO_AFRH_AFRH3_2
DECL|GPIO_AFRH_AFRH3_3|macro|GPIO_AFRH_AFRH3_3
DECL|GPIO_AFRH_AFRH3|macro|GPIO_AFRH_AFRH3
DECL|GPIO_AFRH_AFRH4_0|macro|GPIO_AFRH_AFRH4_0
DECL|GPIO_AFRH_AFRH4_1|macro|GPIO_AFRH_AFRH4_1
DECL|GPIO_AFRH_AFRH4_2|macro|GPIO_AFRH_AFRH4_2
DECL|GPIO_AFRH_AFRH4_3|macro|GPIO_AFRH_AFRH4_3
DECL|GPIO_AFRH_AFRH4|macro|GPIO_AFRH_AFRH4
DECL|GPIO_AFRH_AFRH5_0|macro|GPIO_AFRH_AFRH5_0
DECL|GPIO_AFRH_AFRH5_1|macro|GPIO_AFRH_AFRH5_1
DECL|GPIO_AFRH_AFRH5_2|macro|GPIO_AFRH_AFRH5_2
DECL|GPIO_AFRH_AFRH5_3|macro|GPIO_AFRH_AFRH5_3
DECL|GPIO_AFRH_AFRH5|macro|GPIO_AFRH_AFRH5
DECL|GPIO_AFRH_AFRH6_0|macro|GPIO_AFRH_AFRH6_0
DECL|GPIO_AFRH_AFRH6_1|macro|GPIO_AFRH_AFRH6_1
DECL|GPIO_AFRH_AFRH6_2|macro|GPIO_AFRH_AFRH6_2
DECL|GPIO_AFRH_AFRH6_3|macro|GPIO_AFRH_AFRH6_3
DECL|GPIO_AFRH_AFRH6|macro|GPIO_AFRH_AFRH6
DECL|GPIO_AFRH_AFRH7_0|macro|GPIO_AFRH_AFRH7_0
DECL|GPIO_AFRH_AFRH7_1|macro|GPIO_AFRH_AFRH7_1
DECL|GPIO_AFRH_AFRH7_2|macro|GPIO_AFRH_AFRH7_2
DECL|GPIO_AFRH_AFRH7_3|macro|GPIO_AFRH_AFRH7_3
DECL|GPIO_AFRH_AFRH7|macro|GPIO_AFRH_AFRH7
DECL|GPIO_AFRH_AFSEL10_0|macro|GPIO_AFRH_AFSEL10_0
DECL|GPIO_AFRH_AFSEL10_1|macro|GPIO_AFRH_AFSEL10_1
DECL|GPIO_AFRH_AFSEL10_2|macro|GPIO_AFRH_AFSEL10_2
DECL|GPIO_AFRH_AFSEL10_3|macro|GPIO_AFRH_AFSEL10_3
DECL|GPIO_AFRH_AFSEL10_Msk|macro|GPIO_AFRH_AFSEL10_Msk
DECL|GPIO_AFRH_AFSEL10_Pos|macro|GPIO_AFRH_AFSEL10_Pos
DECL|GPIO_AFRH_AFSEL10|macro|GPIO_AFRH_AFSEL10
DECL|GPIO_AFRH_AFSEL11_0|macro|GPIO_AFRH_AFSEL11_0
DECL|GPIO_AFRH_AFSEL11_1|macro|GPIO_AFRH_AFSEL11_1
DECL|GPIO_AFRH_AFSEL11_2|macro|GPIO_AFRH_AFSEL11_2
DECL|GPIO_AFRH_AFSEL11_3|macro|GPIO_AFRH_AFSEL11_3
DECL|GPIO_AFRH_AFSEL11_Msk|macro|GPIO_AFRH_AFSEL11_Msk
DECL|GPIO_AFRH_AFSEL11_Pos|macro|GPIO_AFRH_AFSEL11_Pos
DECL|GPIO_AFRH_AFSEL11|macro|GPIO_AFRH_AFSEL11
DECL|GPIO_AFRH_AFSEL12_0|macro|GPIO_AFRH_AFSEL12_0
DECL|GPIO_AFRH_AFSEL12_1|macro|GPIO_AFRH_AFSEL12_1
DECL|GPIO_AFRH_AFSEL12_2|macro|GPIO_AFRH_AFSEL12_2
DECL|GPIO_AFRH_AFSEL12_3|macro|GPIO_AFRH_AFSEL12_3
DECL|GPIO_AFRH_AFSEL12_Msk|macro|GPIO_AFRH_AFSEL12_Msk
DECL|GPIO_AFRH_AFSEL12_Pos|macro|GPIO_AFRH_AFSEL12_Pos
DECL|GPIO_AFRH_AFSEL12|macro|GPIO_AFRH_AFSEL12
DECL|GPIO_AFRH_AFSEL13_0|macro|GPIO_AFRH_AFSEL13_0
DECL|GPIO_AFRH_AFSEL13_1|macro|GPIO_AFRH_AFSEL13_1
DECL|GPIO_AFRH_AFSEL13_2|macro|GPIO_AFRH_AFSEL13_2
DECL|GPIO_AFRH_AFSEL13_3|macro|GPIO_AFRH_AFSEL13_3
DECL|GPIO_AFRH_AFSEL13_Msk|macro|GPIO_AFRH_AFSEL13_Msk
DECL|GPIO_AFRH_AFSEL13_Pos|macro|GPIO_AFRH_AFSEL13_Pos
DECL|GPIO_AFRH_AFSEL13|macro|GPIO_AFRH_AFSEL13
DECL|GPIO_AFRH_AFSEL14_0|macro|GPIO_AFRH_AFSEL14_0
DECL|GPIO_AFRH_AFSEL14_1|macro|GPIO_AFRH_AFSEL14_1
DECL|GPIO_AFRH_AFSEL14_2|macro|GPIO_AFRH_AFSEL14_2
DECL|GPIO_AFRH_AFSEL14_3|macro|GPIO_AFRH_AFSEL14_3
DECL|GPIO_AFRH_AFSEL14_Msk|macro|GPIO_AFRH_AFSEL14_Msk
DECL|GPIO_AFRH_AFSEL14_Pos|macro|GPIO_AFRH_AFSEL14_Pos
DECL|GPIO_AFRH_AFSEL14|macro|GPIO_AFRH_AFSEL14
DECL|GPIO_AFRH_AFSEL15_0|macro|GPIO_AFRH_AFSEL15_0
DECL|GPIO_AFRH_AFSEL15_1|macro|GPIO_AFRH_AFSEL15_1
DECL|GPIO_AFRH_AFSEL15_2|macro|GPIO_AFRH_AFSEL15_2
DECL|GPIO_AFRH_AFSEL15_3|macro|GPIO_AFRH_AFSEL15_3
DECL|GPIO_AFRH_AFSEL15_Msk|macro|GPIO_AFRH_AFSEL15_Msk
DECL|GPIO_AFRH_AFSEL15_Pos|macro|GPIO_AFRH_AFSEL15_Pos
DECL|GPIO_AFRH_AFSEL15|macro|GPIO_AFRH_AFSEL15
DECL|GPIO_AFRH_AFSEL8_0|macro|GPIO_AFRH_AFSEL8_0
DECL|GPIO_AFRH_AFSEL8_1|macro|GPIO_AFRH_AFSEL8_1
DECL|GPIO_AFRH_AFSEL8_2|macro|GPIO_AFRH_AFSEL8_2
DECL|GPIO_AFRH_AFSEL8_3|macro|GPIO_AFRH_AFSEL8_3
DECL|GPIO_AFRH_AFSEL8_Msk|macro|GPIO_AFRH_AFSEL8_Msk
DECL|GPIO_AFRH_AFSEL8_Pos|macro|GPIO_AFRH_AFSEL8_Pos
DECL|GPIO_AFRH_AFSEL8|macro|GPIO_AFRH_AFSEL8
DECL|GPIO_AFRH_AFSEL9_0|macro|GPIO_AFRH_AFSEL9_0
DECL|GPIO_AFRH_AFSEL9_1|macro|GPIO_AFRH_AFSEL9_1
DECL|GPIO_AFRH_AFSEL9_2|macro|GPIO_AFRH_AFSEL9_2
DECL|GPIO_AFRH_AFSEL9_3|macro|GPIO_AFRH_AFSEL9_3
DECL|GPIO_AFRH_AFSEL9_Msk|macro|GPIO_AFRH_AFSEL9_Msk
DECL|GPIO_AFRH_AFSEL9_Pos|macro|GPIO_AFRH_AFSEL9_Pos
DECL|GPIO_AFRH_AFSEL9|macro|GPIO_AFRH_AFSEL9
DECL|GPIO_AFRL_AFRL0_0|macro|GPIO_AFRL_AFRL0_0
DECL|GPIO_AFRL_AFRL0_1|macro|GPIO_AFRL_AFRL0_1
DECL|GPIO_AFRL_AFRL0_2|macro|GPIO_AFRL_AFRL0_2
DECL|GPIO_AFRL_AFRL0_3|macro|GPIO_AFRL_AFRL0_3
DECL|GPIO_AFRL_AFRL0|macro|GPIO_AFRL_AFRL0
DECL|GPIO_AFRL_AFRL1_0|macro|GPIO_AFRL_AFRL1_0
DECL|GPIO_AFRL_AFRL1_1|macro|GPIO_AFRL_AFRL1_1
DECL|GPIO_AFRL_AFRL1_2|macro|GPIO_AFRL_AFRL1_2
DECL|GPIO_AFRL_AFRL1_3|macro|GPIO_AFRL_AFRL1_3
DECL|GPIO_AFRL_AFRL1|macro|GPIO_AFRL_AFRL1
DECL|GPIO_AFRL_AFRL2_0|macro|GPIO_AFRL_AFRL2_0
DECL|GPIO_AFRL_AFRL2_1|macro|GPIO_AFRL_AFRL2_1
DECL|GPIO_AFRL_AFRL2_2|macro|GPIO_AFRL_AFRL2_2
DECL|GPIO_AFRL_AFRL2_3|macro|GPIO_AFRL_AFRL2_3
DECL|GPIO_AFRL_AFRL2|macro|GPIO_AFRL_AFRL2
DECL|GPIO_AFRL_AFRL3_0|macro|GPIO_AFRL_AFRL3_0
DECL|GPIO_AFRL_AFRL3_1|macro|GPIO_AFRL_AFRL3_1
DECL|GPIO_AFRL_AFRL3_2|macro|GPIO_AFRL_AFRL3_2
DECL|GPIO_AFRL_AFRL3_3|macro|GPIO_AFRL_AFRL3_3
DECL|GPIO_AFRL_AFRL3|macro|GPIO_AFRL_AFRL3
DECL|GPIO_AFRL_AFRL4_0|macro|GPIO_AFRL_AFRL4_0
DECL|GPIO_AFRL_AFRL4_1|macro|GPIO_AFRL_AFRL4_1
DECL|GPIO_AFRL_AFRL4_2|macro|GPIO_AFRL_AFRL4_2
DECL|GPIO_AFRL_AFRL4_3|macro|GPIO_AFRL_AFRL4_3
DECL|GPIO_AFRL_AFRL4|macro|GPIO_AFRL_AFRL4
DECL|GPIO_AFRL_AFRL5_0|macro|GPIO_AFRL_AFRL5_0
DECL|GPIO_AFRL_AFRL5_1|macro|GPIO_AFRL_AFRL5_1
DECL|GPIO_AFRL_AFRL5_2|macro|GPIO_AFRL_AFRL5_2
DECL|GPIO_AFRL_AFRL5_3|macro|GPIO_AFRL_AFRL5_3
DECL|GPIO_AFRL_AFRL5|macro|GPIO_AFRL_AFRL5
DECL|GPIO_AFRL_AFRL6_0|macro|GPIO_AFRL_AFRL6_0
DECL|GPIO_AFRL_AFRL6_1|macro|GPIO_AFRL_AFRL6_1
DECL|GPIO_AFRL_AFRL6_2|macro|GPIO_AFRL_AFRL6_2
DECL|GPIO_AFRL_AFRL6_3|macro|GPIO_AFRL_AFRL6_3
DECL|GPIO_AFRL_AFRL6|macro|GPIO_AFRL_AFRL6
DECL|GPIO_AFRL_AFRL7_0|macro|GPIO_AFRL_AFRL7_0
DECL|GPIO_AFRL_AFRL7_1|macro|GPIO_AFRL_AFRL7_1
DECL|GPIO_AFRL_AFRL7_2|macro|GPIO_AFRL_AFRL7_2
DECL|GPIO_AFRL_AFRL7_3|macro|GPIO_AFRL_AFRL7_3
DECL|GPIO_AFRL_AFRL7|macro|GPIO_AFRL_AFRL7
DECL|GPIO_AFRL_AFSEL0_0|macro|GPIO_AFRL_AFSEL0_0
DECL|GPIO_AFRL_AFSEL0_1|macro|GPIO_AFRL_AFSEL0_1
DECL|GPIO_AFRL_AFSEL0_2|macro|GPIO_AFRL_AFSEL0_2
DECL|GPIO_AFRL_AFSEL0_3|macro|GPIO_AFRL_AFSEL0_3
DECL|GPIO_AFRL_AFSEL0_Msk|macro|GPIO_AFRL_AFSEL0_Msk
DECL|GPIO_AFRL_AFSEL0_Pos|macro|GPIO_AFRL_AFSEL0_Pos
DECL|GPIO_AFRL_AFSEL0|macro|GPIO_AFRL_AFSEL0
DECL|GPIO_AFRL_AFSEL1_0|macro|GPIO_AFRL_AFSEL1_0
DECL|GPIO_AFRL_AFSEL1_1|macro|GPIO_AFRL_AFSEL1_1
DECL|GPIO_AFRL_AFSEL1_2|macro|GPIO_AFRL_AFSEL1_2
DECL|GPIO_AFRL_AFSEL1_3|macro|GPIO_AFRL_AFSEL1_3
DECL|GPIO_AFRL_AFSEL1_Msk|macro|GPIO_AFRL_AFSEL1_Msk
DECL|GPIO_AFRL_AFSEL1_Pos|macro|GPIO_AFRL_AFSEL1_Pos
DECL|GPIO_AFRL_AFSEL1|macro|GPIO_AFRL_AFSEL1
DECL|GPIO_AFRL_AFSEL2_0|macro|GPIO_AFRL_AFSEL2_0
DECL|GPIO_AFRL_AFSEL2_1|macro|GPIO_AFRL_AFSEL2_1
DECL|GPIO_AFRL_AFSEL2_2|macro|GPIO_AFRL_AFSEL2_2
DECL|GPIO_AFRL_AFSEL2_3|macro|GPIO_AFRL_AFSEL2_3
DECL|GPIO_AFRL_AFSEL2_Msk|macro|GPIO_AFRL_AFSEL2_Msk
DECL|GPIO_AFRL_AFSEL2_Pos|macro|GPIO_AFRL_AFSEL2_Pos
DECL|GPIO_AFRL_AFSEL2|macro|GPIO_AFRL_AFSEL2
DECL|GPIO_AFRL_AFSEL3_0|macro|GPIO_AFRL_AFSEL3_0
DECL|GPIO_AFRL_AFSEL3_1|macro|GPIO_AFRL_AFSEL3_1
DECL|GPIO_AFRL_AFSEL3_2|macro|GPIO_AFRL_AFSEL3_2
DECL|GPIO_AFRL_AFSEL3_3|macro|GPIO_AFRL_AFSEL3_3
DECL|GPIO_AFRL_AFSEL3_Msk|macro|GPIO_AFRL_AFSEL3_Msk
DECL|GPIO_AFRL_AFSEL3_Pos|macro|GPIO_AFRL_AFSEL3_Pos
DECL|GPIO_AFRL_AFSEL3|macro|GPIO_AFRL_AFSEL3
DECL|GPIO_AFRL_AFSEL4_0|macro|GPIO_AFRL_AFSEL4_0
DECL|GPIO_AFRL_AFSEL4_1|macro|GPIO_AFRL_AFSEL4_1
DECL|GPIO_AFRL_AFSEL4_2|macro|GPIO_AFRL_AFSEL4_2
DECL|GPIO_AFRL_AFSEL4_3|macro|GPIO_AFRL_AFSEL4_3
DECL|GPIO_AFRL_AFSEL4_Msk|macro|GPIO_AFRL_AFSEL4_Msk
DECL|GPIO_AFRL_AFSEL4_Pos|macro|GPIO_AFRL_AFSEL4_Pos
DECL|GPIO_AFRL_AFSEL4|macro|GPIO_AFRL_AFSEL4
DECL|GPIO_AFRL_AFSEL5_0|macro|GPIO_AFRL_AFSEL5_0
DECL|GPIO_AFRL_AFSEL5_1|macro|GPIO_AFRL_AFSEL5_1
DECL|GPIO_AFRL_AFSEL5_2|macro|GPIO_AFRL_AFSEL5_2
DECL|GPIO_AFRL_AFSEL5_3|macro|GPIO_AFRL_AFSEL5_3
DECL|GPIO_AFRL_AFSEL5_Msk|macro|GPIO_AFRL_AFSEL5_Msk
DECL|GPIO_AFRL_AFSEL5_Pos|macro|GPIO_AFRL_AFSEL5_Pos
DECL|GPIO_AFRL_AFSEL5|macro|GPIO_AFRL_AFSEL5
DECL|GPIO_AFRL_AFSEL6_0|macro|GPIO_AFRL_AFSEL6_0
DECL|GPIO_AFRL_AFSEL6_1|macro|GPIO_AFRL_AFSEL6_1
DECL|GPIO_AFRL_AFSEL6_2|macro|GPIO_AFRL_AFSEL6_2
DECL|GPIO_AFRL_AFSEL6_3|macro|GPIO_AFRL_AFSEL6_3
DECL|GPIO_AFRL_AFSEL6_Msk|macro|GPIO_AFRL_AFSEL6_Msk
DECL|GPIO_AFRL_AFSEL6_Pos|macro|GPIO_AFRL_AFSEL6_Pos
DECL|GPIO_AFRL_AFSEL6|macro|GPIO_AFRL_AFSEL6
DECL|GPIO_AFRL_AFSEL7_0|macro|GPIO_AFRL_AFSEL7_0
DECL|GPIO_AFRL_AFSEL7_1|macro|GPIO_AFRL_AFSEL7_1
DECL|GPIO_AFRL_AFSEL7_2|macro|GPIO_AFRL_AFSEL7_2
DECL|GPIO_AFRL_AFSEL7_3|macro|GPIO_AFRL_AFSEL7_3
DECL|GPIO_AFRL_AFSEL7_Msk|macro|GPIO_AFRL_AFSEL7_Msk
DECL|GPIO_AFRL_AFSEL7_Pos|macro|GPIO_AFRL_AFSEL7_Pos
DECL|GPIO_AFRL_AFSEL7|macro|GPIO_AFRL_AFSEL7
DECL|GPIO_BRR_BR0_Msk|macro|GPIO_BRR_BR0_Msk
DECL|GPIO_BRR_BR0_Pos|macro|GPIO_BRR_BR0_Pos
DECL|GPIO_BRR_BR0|macro|GPIO_BRR_BR0
DECL|GPIO_BRR_BR10_Msk|macro|GPIO_BRR_BR10_Msk
DECL|GPIO_BRR_BR10_Pos|macro|GPIO_BRR_BR10_Pos
DECL|GPIO_BRR_BR10|macro|GPIO_BRR_BR10
DECL|GPIO_BRR_BR11_Msk|macro|GPIO_BRR_BR11_Msk
DECL|GPIO_BRR_BR11_Pos|macro|GPIO_BRR_BR11_Pos
DECL|GPIO_BRR_BR11|macro|GPIO_BRR_BR11
DECL|GPIO_BRR_BR12_Msk|macro|GPIO_BRR_BR12_Msk
DECL|GPIO_BRR_BR12_Pos|macro|GPIO_BRR_BR12_Pos
DECL|GPIO_BRR_BR12|macro|GPIO_BRR_BR12
DECL|GPIO_BRR_BR13_Msk|macro|GPIO_BRR_BR13_Msk
DECL|GPIO_BRR_BR13_Pos|macro|GPIO_BRR_BR13_Pos
DECL|GPIO_BRR_BR13|macro|GPIO_BRR_BR13
DECL|GPIO_BRR_BR14_Msk|macro|GPIO_BRR_BR14_Msk
DECL|GPIO_BRR_BR14_Pos|macro|GPIO_BRR_BR14_Pos
DECL|GPIO_BRR_BR14|macro|GPIO_BRR_BR14
DECL|GPIO_BRR_BR15_Msk|macro|GPIO_BRR_BR15_Msk
DECL|GPIO_BRR_BR15_Pos|macro|GPIO_BRR_BR15_Pos
DECL|GPIO_BRR_BR15|macro|GPIO_BRR_BR15
DECL|GPIO_BRR_BR1_Msk|macro|GPIO_BRR_BR1_Msk
DECL|GPIO_BRR_BR1_Pos|macro|GPIO_BRR_BR1_Pos
DECL|GPIO_BRR_BR1|macro|GPIO_BRR_BR1
DECL|GPIO_BRR_BR2_Msk|macro|GPIO_BRR_BR2_Msk
DECL|GPIO_BRR_BR2_Pos|macro|GPIO_BRR_BR2_Pos
DECL|GPIO_BRR_BR2|macro|GPIO_BRR_BR2
DECL|GPIO_BRR_BR3_Msk|macro|GPIO_BRR_BR3_Msk
DECL|GPIO_BRR_BR3_Pos|macro|GPIO_BRR_BR3_Pos
DECL|GPIO_BRR_BR3|macro|GPIO_BRR_BR3
DECL|GPIO_BRR_BR4_Msk|macro|GPIO_BRR_BR4_Msk
DECL|GPIO_BRR_BR4_Pos|macro|GPIO_BRR_BR4_Pos
DECL|GPIO_BRR_BR4|macro|GPIO_BRR_BR4
DECL|GPIO_BRR_BR5_Msk|macro|GPIO_BRR_BR5_Msk
DECL|GPIO_BRR_BR5_Pos|macro|GPIO_BRR_BR5_Pos
DECL|GPIO_BRR_BR5|macro|GPIO_BRR_BR5
DECL|GPIO_BRR_BR6_Msk|macro|GPIO_BRR_BR6_Msk
DECL|GPIO_BRR_BR6_Pos|macro|GPIO_BRR_BR6_Pos
DECL|GPIO_BRR_BR6|macro|GPIO_BRR_BR6
DECL|GPIO_BRR_BR7_Msk|macro|GPIO_BRR_BR7_Msk
DECL|GPIO_BRR_BR7_Pos|macro|GPIO_BRR_BR7_Pos
DECL|GPIO_BRR_BR7|macro|GPIO_BRR_BR7
DECL|GPIO_BRR_BR8_Msk|macro|GPIO_BRR_BR8_Msk
DECL|GPIO_BRR_BR8_Pos|macro|GPIO_BRR_BR8_Pos
DECL|GPIO_BRR_BR8|macro|GPIO_BRR_BR8
DECL|GPIO_BRR_BR9_Msk|macro|GPIO_BRR_BR9_Msk
DECL|GPIO_BRR_BR9_Pos|macro|GPIO_BRR_BR9_Pos
DECL|GPIO_BRR_BR9|macro|GPIO_BRR_BR9
DECL|GPIO_BSRR_BR0_Msk|macro|GPIO_BSRR_BR0_Msk
DECL|GPIO_BSRR_BR0_Pos|macro|GPIO_BSRR_BR0_Pos
DECL|GPIO_BSRR_BR0|macro|GPIO_BSRR_BR0
DECL|GPIO_BSRR_BR10_Msk|macro|GPIO_BSRR_BR10_Msk
DECL|GPIO_BSRR_BR10_Pos|macro|GPIO_BSRR_BR10_Pos
DECL|GPIO_BSRR_BR10|macro|GPIO_BSRR_BR10
DECL|GPIO_BSRR_BR11_Msk|macro|GPIO_BSRR_BR11_Msk
DECL|GPIO_BSRR_BR11_Pos|macro|GPIO_BSRR_BR11_Pos
DECL|GPIO_BSRR_BR11|macro|GPIO_BSRR_BR11
DECL|GPIO_BSRR_BR12_Msk|macro|GPIO_BSRR_BR12_Msk
DECL|GPIO_BSRR_BR12_Pos|macro|GPIO_BSRR_BR12_Pos
DECL|GPIO_BSRR_BR12|macro|GPIO_BSRR_BR12
DECL|GPIO_BSRR_BR13_Msk|macro|GPIO_BSRR_BR13_Msk
DECL|GPIO_BSRR_BR13_Pos|macro|GPIO_BSRR_BR13_Pos
DECL|GPIO_BSRR_BR13|macro|GPIO_BSRR_BR13
DECL|GPIO_BSRR_BR14_Msk|macro|GPIO_BSRR_BR14_Msk
DECL|GPIO_BSRR_BR14_Pos|macro|GPIO_BSRR_BR14_Pos
DECL|GPIO_BSRR_BR14|macro|GPIO_BSRR_BR14
DECL|GPIO_BSRR_BR15_Msk|macro|GPIO_BSRR_BR15_Msk
DECL|GPIO_BSRR_BR15_Pos|macro|GPIO_BSRR_BR15_Pos
DECL|GPIO_BSRR_BR15|macro|GPIO_BSRR_BR15
DECL|GPIO_BSRR_BR1_Msk|macro|GPIO_BSRR_BR1_Msk
DECL|GPIO_BSRR_BR1_Pos|macro|GPIO_BSRR_BR1_Pos
DECL|GPIO_BSRR_BR1|macro|GPIO_BSRR_BR1
DECL|GPIO_BSRR_BR2_Msk|macro|GPIO_BSRR_BR2_Msk
DECL|GPIO_BSRR_BR2_Pos|macro|GPIO_BSRR_BR2_Pos
DECL|GPIO_BSRR_BR2|macro|GPIO_BSRR_BR2
DECL|GPIO_BSRR_BR3_Msk|macro|GPIO_BSRR_BR3_Msk
DECL|GPIO_BSRR_BR3_Pos|macro|GPIO_BSRR_BR3_Pos
DECL|GPIO_BSRR_BR3|macro|GPIO_BSRR_BR3
DECL|GPIO_BSRR_BR4_Msk|macro|GPIO_BSRR_BR4_Msk
DECL|GPIO_BSRR_BR4_Pos|macro|GPIO_BSRR_BR4_Pos
DECL|GPIO_BSRR_BR4|macro|GPIO_BSRR_BR4
DECL|GPIO_BSRR_BR5_Msk|macro|GPIO_BSRR_BR5_Msk
DECL|GPIO_BSRR_BR5_Pos|macro|GPIO_BSRR_BR5_Pos
DECL|GPIO_BSRR_BR5|macro|GPIO_BSRR_BR5
DECL|GPIO_BSRR_BR6_Msk|macro|GPIO_BSRR_BR6_Msk
DECL|GPIO_BSRR_BR6_Pos|macro|GPIO_BSRR_BR6_Pos
DECL|GPIO_BSRR_BR6|macro|GPIO_BSRR_BR6
DECL|GPIO_BSRR_BR7_Msk|macro|GPIO_BSRR_BR7_Msk
DECL|GPIO_BSRR_BR7_Pos|macro|GPIO_BSRR_BR7_Pos
DECL|GPIO_BSRR_BR7|macro|GPIO_BSRR_BR7
DECL|GPIO_BSRR_BR8_Msk|macro|GPIO_BSRR_BR8_Msk
DECL|GPIO_BSRR_BR8_Pos|macro|GPIO_BSRR_BR8_Pos
DECL|GPIO_BSRR_BR8|macro|GPIO_BSRR_BR8
DECL|GPIO_BSRR_BR9_Msk|macro|GPIO_BSRR_BR9_Msk
DECL|GPIO_BSRR_BR9_Pos|macro|GPIO_BSRR_BR9_Pos
DECL|GPIO_BSRR_BR9|macro|GPIO_BSRR_BR9
DECL|GPIO_BSRR_BR_0|macro|GPIO_BSRR_BR_0
DECL|GPIO_BSRR_BR_10|macro|GPIO_BSRR_BR_10
DECL|GPIO_BSRR_BR_11|macro|GPIO_BSRR_BR_11
DECL|GPIO_BSRR_BR_12|macro|GPIO_BSRR_BR_12
DECL|GPIO_BSRR_BR_13|macro|GPIO_BSRR_BR_13
DECL|GPIO_BSRR_BR_14|macro|GPIO_BSRR_BR_14
DECL|GPIO_BSRR_BR_15|macro|GPIO_BSRR_BR_15
DECL|GPIO_BSRR_BR_1|macro|GPIO_BSRR_BR_1
DECL|GPIO_BSRR_BR_2|macro|GPIO_BSRR_BR_2
DECL|GPIO_BSRR_BR_3|macro|GPIO_BSRR_BR_3
DECL|GPIO_BSRR_BR_4|macro|GPIO_BSRR_BR_4
DECL|GPIO_BSRR_BR_5|macro|GPIO_BSRR_BR_5
DECL|GPIO_BSRR_BR_6|macro|GPIO_BSRR_BR_6
DECL|GPIO_BSRR_BR_7|macro|GPIO_BSRR_BR_7
DECL|GPIO_BSRR_BR_8|macro|GPIO_BSRR_BR_8
DECL|GPIO_BSRR_BR_9|macro|GPIO_BSRR_BR_9
DECL|GPIO_BSRR_BS0_Msk|macro|GPIO_BSRR_BS0_Msk
DECL|GPIO_BSRR_BS0_Pos|macro|GPIO_BSRR_BS0_Pos
DECL|GPIO_BSRR_BS0|macro|GPIO_BSRR_BS0
DECL|GPIO_BSRR_BS10_Msk|macro|GPIO_BSRR_BS10_Msk
DECL|GPIO_BSRR_BS10_Pos|macro|GPIO_BSRR_BS10_Pos
DECL|GPIO_BSRR_BS10|macro|GPIO_BSRR_BS10
DECL|GPIO_BSRR_BS11_Msk|macro|GPIO_BSRR_BS11_Msk
DECL|GPIO_BSRR_BS11_Pos|macro|GPIO_BSRR_BS11_Pos
DECL|GPIO_BSRR_BS11|macro|GPIO_BSRR_BS11
DECL|GPIO_BSRR_BS12_Msk|macro|GPIO_BSRR_BS12_Msk
DECL|GPIO_BSRR_BS12_Pos|macro|GPIO_BSRR_BS12_Pos
DECL|GPIO_BSRR_BS12|macro|GPIO_BSRR_BS12
DECL|GPIO_BSRR_BS13_Msk|macro|GPIO_BSRR_BS13_Msk
DECL|GPIO_BSRR_BS13_Pos|macro|GPIO_BSRR_BS13_Pos
DECL|GPIO_BSRR_BS13|macro|GPIO_BSRR_BS13
DECL|GPIO_BSRR_BS14_Msk|macro|GPIO_BSRR_BS14_Msk
DECL|GPIO_BSRR_BS14_Pos|macro|GPIO_BSRR_BS14_Pos
DECL|GPIO_BSRR_BS14|macro|GPIO_BSRR_BS14
DECL|GPIO_BSRR_BS15_Msk|macro|GPIO_BSRR_BS15_Msk
DECL|GPIO_BSRR_BS15_Pos|macro|GPIO_BSRR_BS15_Pos
DECL|GPIO_BSRR_BS15|macro|GPIO_BSRR_BS15
DECL|GPIO_BSRR_BS1_Msk|macro|GPIO_BSRR_BS1_Msk
DECL|GPIO_BSRR_BS1_Pos|macro|GPIO_BSRR_BS1_Pos
DECL|GPIO_BSRR_BS1|macro|GPIO_BSRR_BS1
DECL|GPIO_BSRR_BS2_Msk|macro|GPIO_BSRR_BS2_Msk
DECL|GPIO_BSRR_BS2_Pos|macro|GPIO_BSRR_BS2_Pos
DECL|GPIO_BSRR_BS2|macro|GPIO_BSRR_BS2
DECL|GPIO_BSRR_BS3_Msk|macro|GPIO_BSRR_BS3_Msk
DECL|GPIO_BSRR_BS3_Pos|macro|GPIO_BSRR_BS3_Pos
DECL|GPIO_BSRR_BS3|macro|GPIO_BSRR_BS3
DECL|GPIO_BSRR_BS4_Msk|macro|GPIO_BSRR_BS4_Msk
DECL|GPIO_BSRR_BS4_Pos|macro|GPIO_BSRR_BS4_Pos
DECL|GPIO_BSRR_BS4|macro|GPIO_BSRR_BS4
DECL|GPIO_BSRR_BS5_Msk|macro|GPIO_BSRR_BS5_Msk
DECL|GPIO_BSRR_BS5_Pos|macro|GPIO_BSRR_BS5_Pos
DECL|GPIO_BSRR_BS5|macro|GPIO_BSRR_BS5
DECL|GPIO_BSRR_BS6_Msk|macro|GPIO_BSRR_BS6_Msk
DECL|GPIO_BSRR_BS6_Pos|macro|GPIO_BSRR_BS6_Pos
DECL|GPIO_BSRR_BS6|macro|GPIO_BSRR_BS6
DECL|GPIO_BSRR_BS7_Msk|macro|GPIO_BSRR_BS7_Msk
DECL|GPIO_BSRR_BS7_Pos|macro|GPIO_BSRR_BS7_Pos
DECL|GPIO_BSRR_BS7|macro|GPIO_BSRR_BS7
DECL|GPIO_BSRR_BS8_Msk|macro|GPIO_BSRR_BS8_Msk
DECL|GPIO_BSRR_BS8_Pos|macro|GPIO_BSRR_BS8_Pos
DECL|GPIO_BSRR_BS8|macro|GPIO_BSRR_BS8
DECL|GPIO_BSRR_BS9_Msk|macro|GPIO_BSRR_BS9_Msk
DECL|GPIO_BSRR_BS9_Pos|macro|GPIO_BSRR_BS9_Pos
DECL|GPIO_BSRR_BS9|macro|GPIO_BSRR_BS9
DECL|GPIO_BSRR_BS_0|macro|GPIO_BSRR_BS_0
DECL|GPIO_BSRR_BS_10|macro|GPIO_BSRR_BS_10
DECL|GPIO_BSRR_BS_11|macro|GPIO_BSRR_BS_11
DECL|GPIO_BSRR_BS_12|macro|GPIO_BSRR_BS_12
DECL|GPIO_BSRR_BS_13|macro|GPIO_BSRR_BS_13
DECL|GPIO_BSRR_BS_14|macro|GPIO_BSRR_BS_14
DECL|GPIO_BSRR_BS_15|macro|GPIO_BSRR_BS_15
DECL|GPIO_BSRR_BS_1|macro|GPIO_BSRR_BS_1
DECL|GPIO_BSRR_BS_2|macro|GPIO_BSRR_BS_2
DECL|GPIO_BSRR_BS_3|macro|GPIO_BSRR_BS_3
DECL|GPIO_BSRR_BS_4|macro|GPIO_BSRR_BS_4
DECL|GPIO_BSRR_BS_5|macro|GPIO_BSRR_BS_5
DECL|GPIO_BSRR_BS_6|macro|GPIO_BSRR_BS_6
DECL|GPIO_BSRR_BS_7|macro|GPIO_BSRR_BS_7
DECL|GPIO_BSRR_BS_8|macro|GPIO_BSRR_BS_8
DECL|GPIO_BSRR_BS_9|macro|GPIO_BSRR_BS_9
DECL|GPIO_IDR_ID0_Msk|macro|GPIO_IDR_ID0_Msk
DECL|GPIO_IDR_ID0_Pos|macro|GPIO_IDR_ID0_Pos
DECL|GPIO_IDR_ID0|macro|GPIO_IDR_ID0
DECL|GPIO_IDR_ID10_Msk|macro|GPIO_IDR_ID10_Msk
DECL|GPIO_IDR_ID10_Pos|macro|GPIO_IDR_ID10_Pos
DECL|GPIO_IDR_ID10|macro|GPIO_IDR_ID10
DECL|GPIO_IDR_ID11_Msk|macro|GPIO_IDR_ID11_Msk
DECL|GPIO_IDR_ID11_Pos|macro|GPIO_IDR_ID11_Pos
DECL|GPIO_IDR_ID11|macro|GPIO_IDR_ID11
DECL|GPIO_IDR_ID12_Msk|macro|GPIO_IDR_ID12_Msk
DECL|GPIO_IDR_ID12_Pos|macro|GPIO_IDR_ID12_Pos
DECL|GPIO_IDR_ID12|macro|GPIO_IDR_ID12
DECL|GPIO_IDR_ID13_Msk|macro|GPIO_IDR_ID13_Msk
DECL|GPIO_IDR_ID13_Pos|macro|GPIO_IDR_ID13_Pos
DECL|GPIO_IDR_ID13|macro|GPIO_IDR_ID13
DECL|GPIO_IDR_ID14_Msk|macro|GPIO_IDR_ID14_Msk
DECL|GPIO_IDR_ID14_Pos|macro|GPIO_IDR_ID14_Pos
DECL|GPIO_IDR_ID14|macro|GPIO_IDR_ID14
DECL|GPIO_IDR_ID15_Msk|macro|GPIO_IDR_ID15_Msk
DECL|GPIO_IDR_ID15_Pos|macro|GPIO_IDR_ID15_Pos
DECL|GPIO_IDR_ID15|macro|GPIO_IDR_ID15
DECL|GPIO_IDR_ID1_Msk|macro|GPIO_IDR_ID1_Msk
DECL|GPIO_IDR_ID1_Pos|macro|GPIO_IDR_ID1_Pos
DECL|GPIO_IDR_ID1|macro|GPIO_IDR_ID1
DECL|GPIO_IDR_ID2_Msk|macro|GPIO_IDR_ID2_Msk
DECL|GPIO_IDR_ID2_Pos|macro|GPIO_IDR_ID2_Pos
DECL|GPIO_IDR_ID2|macro|GPIO_IDR_ID2
DECL|GPIO_IDR_ID3_Msk|macro|GPIO_IDR_ID3_Msk
DECL|GPIO_IDR_ID3_Pos|macro|GPIO_IDR_ID3_Pos
DECL|GPIO_IDR_ID3|macro|GPIO_IDR_ID3
DECL|GPIO_IDR_ID4_Msk|macro|GPIO_IDR_ID4_Msk
DECL|GPIO_IDR_ID4_Pos|macro|GPIO_IDR_ID4_Pos
DECL|GPIO_IDR_ID4|macro|GPIO_IDR_ID4
DECL|GPIO_IDR_ID5_Msk|macro|GPIO_IDR_ID5_Msk
DECL|GPIO_IDR_ID5_Pos|macro|GPIO_IDR_ID5_Pos
DECL|GPIO_IDR_ID5|macro|GPIO_IDR_ID5
DECL|GPIO_IDR_ID6_Msk|macro|GPIO_IDR_ID6_Msk
DECL|GPIO_IDR_ID6_Pos|macro|GPIO_IDR_ID6_Pos
DECL|GPIO_IDR_ID6|macro|GPIO_IDR_ID6
DECL|GPIO_IDR_ID7_Msk|macro|GPIO_IDR_ID7_Msk
DECL|GPIO_IDR_ID7_Pos|macro|GPIO_IDR_ID7_Pos
DECL|GPIO_IDR_ID7|macro|GPIO_IDR_ID7
DECL|GPIO_IDR_ID8_Msk|macro|GPIO_IDR_ID8_Msk
DECL|GPIO_IDR_ID8_Pos|macro|GPIO_IDR_ID8_Pos
DECL|GPIO_IDR_ID8|macro|GPIO_IDR_ID8
DECL|GPIO_IDR_ID9_Msk|macro|GPIO_IDR_ID9_Msk
DECL|GPIO_IDR_ID9_Pos|macro|GPIO_IDR_ID9_Pos
DECL|GPIO_IDR_ID9|macro|GPIO_IDR_ID9
DECL|GPIO_IDR_IDR_0|macro|GPIO_IDR_IDR_0
DECL|GPIO_IDR_IDR_10|macro|GPIO_IDR_IDR_10
DECL|GPIO_IDR_IDR_11|macro|GPIO_IDR_IDR_11
DECL|GPIO_IDR_IDR_12|macro|GPIO_IDR_IDR_12
DECL|GPIO_IDR_IDR_13|macro|GPIO_IDR_IDR_13
DECL|GPIO_IDR_IDR_14|macro|GPIO_IDR_IDR_14
DECL|GPIO_IDR_IDR_15|macro|GPIO_IDR_IDR_15
DECL|GPIO_IDR_IDR_1|macro|GPIO_IDR_IDR_1
DECL|GPIO_IDR_IDR_2|macro|GPIO_IDR_IDR_2
DECL|GPIO_IDR_IDR_3|macro|GPIO_IDR_IDR_3
DECL|GPIO_IDR_IDR_4|macro|GPIO_IDR_IDR_4
DECL|GPIO_IDR_IDR_5|macro|GPIO_IDR_IDR_5
DECL|GPIO_IDR_IDR_6|macro|GPIO_IDR_IDR_6
DECL|GPIO_IDR_IDR_7|macro|GPIO_IDR_IDR_7
DECL|GPIO_IDR_IDR_8|macro|GPIO_IDR_IDR_8
DECL|GPIO_IDR_IDR_9|macro|GPIO_IDR_IDR_9
DECL|GPIO_LCKR_LCK0_Msk|macro|GPIO_LCKR_LCK0_Msk
DECL|GPIO_LCKR_LCK0_Pos|macro|GPIO_LCKR_LCK0_Pos
DECL|GPIO_LCKR_LCK0|macro|GPIO_LCKR_LCK0
DECL|GPIO_LCKR_LCK10_Msk|macro|GPIO_LCKR_LCK10_Msk
DECL|GPIO_LCKR_LCK10_Pos|macro|GPIO_LCKR_LCK10_Pos
DECL|GPIO_LCKR_LCK10|macro|GPIO_LCKR_LCK10
DECL|GPIO_LCKR_LCK11_Msk|macro|GPIO_LCKR_LCK11_Msk
DECL|GPIO_LCKR_LCK11_Pos|macro|GPIO_LCKR_LCK11_Pos
DECL|GPIO_LCKR_LCK11|macro|GPIO_LCKR_LCK11
DECL|GPIO_LCKR_LCK12_Msk|macro|GPIO_LCKR_LCK12_Msk
DECL|GPIO_LCKR_LCK12_Pos|macro|GPIO_LCKR_LCK12_Pos
DECL|GPIO_LCKR_LCK12|macro|GPIO_LCKR_LCK12
DECL|GPIO_LCKR_LCK13_Msk|macro|GPIO_LCKR_LCK13_Msk
DECL|GPIO_LCKR_LCK13_Pos|macro|GPIO_LCKR_LCK13_Pos
DECL|GPIO_LCKR_LCK13|macro|GPIO_LCKR_LCK13
DECL|GPIO_LCKR_LCK14_Msk|macro|GPIO_LCKR_LCK14_Msk
DECL|GPIO_LCKR_LCK14_Pos|macro|GPIO_LCKR_LCK14_Pos
DECL|GPIO_LCKR_LCK14|macro|GPIO_LCKR_LCK14
DECL|GPIO_LCKR_LCK15_Msk|macro|GPIO_LCKR_LCK15_Msk
DECL|GPIO_LCKR_LCK15_Pos|macro|GPIO_LCKR_LCK15_Pos
DECL|GPIO_LCKR_LCK15|macro|GPIO_LCKR_LCK15
DECL|GPIO_LCKR_LCK1_Msk|macro|GPIO_LCKR_LCK1_Msk
DECL|GPIO_LCKR_LCK1_Pos|macro|GPIO_LCKR_LCK1_Pos
DECL|GPIO_LCKR_LCK1|macro|GPIO_LCKR_LCK1
DECL|GPIO_LCKR_LCK2_Msk|macro|GPIO_LCKR_LCK2_Msk
DECL|GPIO_LCKR_LCK2_Pos|macro|GPIO_LCKR_LCK2_Pos
DECL|GPIO_LCKR_LCK2|macro|GPIO_LCKR_LCK2
DECL|GPIO_LCKR_LCK3_Msk|macro|GPIO_LCKR_LCK3_Msk
DECL|GPIO_LCKR_LCK3_Pos|macro|GPIO_LCKR_LCK3_Pos
DECL|GPIO_LCKR_LCK3|macro|GPIO_LCKR_LCK3
DECL|GPIO_LCKR_LCK4_Msk|macro|GPIO_LCKR_LCK4_Msk
DECL|GPIO_LCKR_LCK4_Pos|macro|GPIO_LCKR_LCK4_Pos
DECL|GPIO_LCKR_LCK4|macro|GPIO_LCKR_LCK4
DECL|GPIO_LCKR_LCK5_Msk|macro|GPIO_LCKR_LCK5_Msk
DECL|GPIO_LCKR_LCK5_Pos|macro|GPIO_LCKR_LCK5_Pos
DECL|GPIO_LCKR_LCK5|macro|GPIO_LCKR_LCK5
DECL|GPIO_LCKR_LCK6_Msk|macro|GPIO_LCKR_LCK6_Msk
DECL|GPIO_LCKR_LCK6_Pos|macro|GPIO_LCKR_LCK6_Pos
DECL|GPIO_LCKR_LCK6|macro|GPIO_LCKR_LCK6
DECL|GPIO_LCKR_LCK7_Msk|macro|GPIO_LCKR_LCK7_Msk
DECL|GPIO_LCKR_LCK7_Pos|macro|GPIO_LCKR_LCK7_Pos
DECL|GPIO_LCKR_LCK7|macro|GPIO_LCKR_LCK7
DECL|GPIO_LCKR_LCK8_Msk|macro|GPIO_LCKR_LCK8_Msk
DECL|GPIO_LCKR_LCK8_Pos|macro|GPIO_LCKR_LCK8_Pos
DECL|GPIO_LCKR_LCK8|macro|GPIO_LCKR_LCK8
DECL|GPIO_LCKR_LCK9_Msk|macro|GPIO_LCKR_LCK9_Msk
DECL|GPIO_LCKR_LCK9_Pos|macro|GPIO_LCKR_LCK9_Pos
DECL|GPIO_LCKR_LCK9|macro|GPIO_LCKR_LCK9
DECL|GPIO_LCKR_LCKK_Msk|macro|GPIO_LCKR_LCKK_Msk
DECL|GPIO_LCKR_LCKK_Pos|macro|GPIO_LCKR_LCKK_Pos
DECL|GPIO_LCKR_LCKK|macro|GPIO_LCKR_LCKK
DECL|GPIO_MODER_MODE0_0|macro|GPIO_MODER_MODE0_0
DECL|GPIO_MODER_MODE0_1|macro|GPIO_MODER_MODE0_1
DECL|GPIO_MODER_MODE0_Msk|macro|GPIO_MODER_MODE0_Msk
DECL|GPIO_MODER_MODE0_Pos|macro|GPIO_MODER_MODE0_Pos
DECL|GPIO_MODER_MODE0|macro|GPIO_MODER_MODE0
DECL|GPIO_MODER_MODE10_0|macro|GPIO_MODER_MODE10_0
DECL|GPIO_MODER_MODE10_1|macro|GPIO_MODER_MODE10_1
DECL|GPIO_MODER_MODE10_Msk|macro|GPIO_MODER_MODE10_Msk
DECL|GPIO_MODER_MODE10_Pos|macro|GPIO_MODER_MODE10_Pos
DECL|GPIO_MODER_MODE10|macro|GPIO_MODER_MODE10
DECL|GPIO_MODER_MODE11_0|macro|GPIO_MODER_MODE11_0
DECL|GPIO_MODER_MODE11_1|macro|GPIO_MODER_MODE11_1
DECL|GPIO_MODER_MODE11_Msk|macro|GPIO_MODER_MODE11_Msk
DECL|GPIO_MODER_MODE11_Pos|macro|GPIO_MODER_MODE11_Pos
DECL|GPIO_MODER_MODE11|macro|GPIO_MODER_MODE11
DECL|GPIO_MODER_MODE12_0|macro|GPIO_MODER_MODE12_0
DECL|GPIO_MODER_MODE12_1|macro|GPIO_MODER_MODE12_1
DECL|GPIO_MODER_MODE12_Msk|macro|GPIO_MODER_MODE12_Msk
DECL|GPIO_MODER_MODE12_Pos|macro|GPIO_MODER_MODE12_Pos
DECL|GPIO_MODER_MODE12|macro|GPIO_MODER_MODE12
DECL|GPIO_MODER_MODE13_0|macro|GPIO_MODER_MODE13_0
DECL|GPIO_MODER_MODE13_1|macro|GPIO_MODER_MODE13_1
DECL|GPIO_MODER_MODE13_Msk|macro|GPIO_MODER_MODE13_Msk
DECL|GPIO_MODER_MODE13_Pos|macro|GPIO_MODER_MODE13_Pos
DECL|GPIO_MODER_MODE13|macro|GPIO_MODER_MODE13
DECL|GPIO_MODER_MODE14_0|macro|GPIO_MODER_MODE14_0
DECL|GPIO_MODER_MODE14_1|macro|GPIO_MODER_MODE14_1
DECL|GPIO_MODER_MODE14_Msk|macro|GPIO_MODER_MODE14_Msk
DECL|GPIO_MODER_MODE14_Pos|macro|GPIO_MODER_MODE14_Pos
DECL|GPIO_MODER_MODE14|macro|GPIO_MODER_MODE14
DECL|GPIO_MODER_MODE15_0|macro|GPIO_MODER_MODE15_0
DECL|GPIO_MODER_MODE15_1|macro|GPIO_MODER_MODE15_1
DECL|GPIO_MODER_MODE15_Msk|macro|GPIO_MODER_MODE15_Msk
DECL|GPIO_MODER_MODE15_Pos|macro|GPIO_MODER_MODE15_Pos
DECL|GPIO_MODER_MODE15|macro|GPIO_MODER_MODE15
DECL|GPIO_MODER_MODE1_0|macro|GPIO_MODER_MODE1_0
DECL|GPIO_MODER_MODE1_1|macro|GPIO_MODER_MODE1_1
DECL|GPIO_MODER_MODE1_Msk|macro|GPIO_MODER_MODE1_Msk
DECL|GPIO_MODER_MODE1_Pos|macro|GPIO_MODER_MODE1_Pos
DECL|GPIO_MODER_MODE1|macro|GPIO_MODER_MODE1
DECL|GPIO_MODER_MODE2_0|macro|GPIO_MODER_MODE2_0
DECL|GPIO_MODER_MODE2_1|macro|GPIO_MODER_MODE2_1
DECL|GPIO_MODER_MODE2_Msk|macro|GPIO_MODER_MODE2_Msk
DECL|GPIO_MODER_MODE2_Pos|macro|GPIO_MODER_MODE2_Pos
DECL|GPIO_MODER_MODE2|macro|GPIO_MODER_MODE2
DECL|GPIO_MODER_MODE3_0|macro|GPIO_MODER_MODE3_0
DECL|GPIO_MODER_MODE3_1|macro|GPIO_MODER_MODE3_1
DECL|GPIO_MODER_MODE3_Msk|macro|GPIO_MODER_MODE3_Msk
DECL|GPIO_MODER_MODE3_Pos|macro|GPIO_MODER_MODE3_Pos
DECL|GPIO_MODER_MODE3|macro|GPIO_MODER_MODE3
DECL|GPIO_MODER_MODE4_0|macro|GPIO_MODER_MODE4_0
DECL|GPIO_MODER_MODE4_1|macro|GPIO_MODER_MODE4_1
DECL|GPIO_MODER_MODE4_Msk|macro|GPIO_MODER_MODE4_Msk
DECL|GPIO_MODER_MODE4_Pos|macro|GPIO_MODER_MODE4_Pos
DECL|GPIO_MODER_MODE4|macro|GPIO_MODER_MODE4
DECL|GPIO_MODER_MODE5_0|macro|GPIO_MODER_MODE5_0
DECL|GPIO_MODER_MODE5_1|macro|GPIO_MODER_MODE5_1
DECL|GPIO_MODER_MODE5_Msk|macro|GPIO_MODER_MODE5_Msk
DECL|GPIO_MODER_MODE5_Pos|macro|GPIO_MODER_MODE5_Pos
DECL|GPIO_MODER_MODE5|macro|GPIO_MODER_MODE5
DECL|GPIO_MODER_MODE6_0|macro|GPIO_MODER_MODE6_0
DECL|GPIO_MODER_MODE6_1|macro|GPIO_MODER_MODE6_1
DECL|GPIO_MODER_MODE6_Msk|macro|GPIO_MODER_MODE6_Msk
DECL|GPIO_MODER_MODE6_Pos|macro|GPIO_MODER_MODE6_Pos
DECL|GPIO_MODER_MODE6|macro|GPIO_MODER_MODE6
DECL|GPIO_MODER_MODE7_0|macro|GPIO_MODER_MODE7_0
DECL|GPIO_MODER_MODE7_1|macro|GPIO_MODER_MODE7_1
DECL|GPIO_MODER_MODE7_Msk|macro|GPIO_MODER_MODE7_Msk
DECL|GPIO_MODER_MODE7_Pos|macro|GPIO_MODER_MODE7_Pos
DECL|GPIO_MODER_MODE7|macro|GPIO_MODER_MODE7
DECL|GPIO_MODER_MODE8_0|macro|GPIO_MODER_MODE8_0
DECL|GPIO_MODER_MODE8_1|macro|GPIO_MODER_MODE8_1
DECL|GPIO_MODER_MODE8_Msk|macro|GPIO_MODER_MODE8_Msk
DECL|GPIO_MODER_MODE8_Pos|macro|GPIO_MODER_MODE8_Pos
DECL|GPIO_MODER_MODE8|macro|GPIO_MODER_MODE8
DECL|GPIO_MODER_MODE9_0|macro|GPIO_MODER_MODE9_0
DECL|GPIO_MODER_MODE9_1|macro|GPIO_MODER_MODE9_1
DECL|GPIO_MODER_MODE9_Msk|macro|GPIO_MODER_MODE9_Msk
DECL|GPIO_MODER_MODE9_Pos|macro|GPIO_MODER_MODE9_Pos
DECL|GPIO_MODER_MODE9|macro|GPIO_MODER_MODE9
DECL|GPIO_MODER_MODER0_0|macro|GPIO_MODER_MODER0_0
DECL|GPIO_MODER_MODER0_1|macro|GPIO_MODER_MODER0_1
DECL|GPIO_MODER_MODER0_Msk|macro|GPIO_MODER_MODER0_Msk
DECL|GPIO_MODER_MODER0_Pos|macro|GPIO_MODER_MODER0_Pos
DECL|GPIO_MODER_MODER0|macro|GPIO_MODER_MODER0
DECL|GPIO_MODER_MODER10_0|macro|GPIO_MODER_MODER10_0
DECL|GPIO_MODER_MODER10_1|macro|GPIO_MODER_MODER10_1
DECL|GPIO_MODER_MODER10_Msk|macro|GPIO_MODER_MODER10_Msk
DECL|GPIO_MODER_MODER10_Pos|macro|GPIO_MODER_MODER10_Pos
DECL|GPIO_MODER_MODER10|macro|GPIO_MODER_MODER10
DECL|GPIO_MODER_MODER11_0|macro|GPIO_MODER_MODER11_0
DECL|GPIO_MODER_MODER11_1|macro|GPIO_MODER_MODER11_1
DECL|GPIO_MODER_MODER11_Msk|macro|GPIO_MODER_MODER11_Msk
DECL|GPIO_MODER_MODER11_Pos|macro|GPIO_MODER_MODER11_Pos
DECL|GPIO_MODER_MODER11|macro|GPIO_MODER_MODER11
DECL|GPIO_MODER_MODER12_0|macro|GPIO_MODER_MODER12_0
DECL|GPIO_MODER_MODER12_1|macro|GPIO_MODER_MODER12_1
DECL|GPIO_MODER_MODER12_Msk|macro|GPIO_MODER_MODER12_Msk
DECL|GPIO_MODER_MODER12_Pos|macro|GPIO_MODER_MODER12_Pos
DECL|GPIO_MODER_MODER12|macro|GPIO_MODER_MODER12
DECL|GPIO_MODER_MODER13_0|macro|GPIO_MODER_MODER13_0
DECL|GPIO_MODER_MODER13_1|macro|GPIO_MODER_MODER13_1
DECL|GPIO_MODER_MODER13_Msk|macro|GPIO_MODER_MODER13_Msk
DECL|GPIO_MODER_MODER13_Pos|macro|GPIO_MODER_MODER13_Pos
DECL|GPIO_MODER_MODER13|macro|GPIO_MODER_MODER13
DECL|GPIO_MODER_MODER14_0|macro|GPIO_MODER_MODER14_0
DECL|GPIO_MODER_MODER14_1|macro|GPIO_MODER_MODER14_1
DECL|GPIO_MODER_MODER14_Msk|macro|GPIO_MODER_MODER14_Msk
DECL|GPIO_MODER_MODER14_Pos|macro|GPIO_MODER_MODER14_Pos
DECL|GPIO_MODER_MODER14|macro|GPIO_MODER_MODER14
DECL|GPIO_MODER_MODER15_0|macro|GPIO_MODER_MODER15_0
DECL|GPIO_MODER_MODER15_1|macro|GPIO_MODER_MODER15_1
DECL|GPIO_MODER_MODER15_Msk|macro|GPIO_MODER_MODER15_Msk
DECL|GPIO_MODER_MODER15_Pos|macro|GPIO_MODER_MODER15_Pos
DECL|GPIO_MODER_MODER15|macro|GPIO_MODER_MODER15
DECL|GPIO_MODER_MODER1_0|macro|GPIO_MODER_MODER1_0
DECL|GPIO_MODER_MODER1_1|macro|GPIO_MODER_MODER1_1
DECL|GPIO_MODER_MODER1_Msk|macro|GPIO_MODER_MODER1_Msk
DECL|GPIO_MODER_MODER1_Pos|macro|GPIO_MODER_MODER1_Pos
DECL|GPIO_MODER_MODER1|macro|GPIO_MODER_MODER1
DECL|GPIO_MODER_MODER2_0|macro|GPIO_MODER_MODER2_0
DECL|GPIO_MODER_MODER2_1|macro|GPIO_MODER_MODER2_1
DECL|GPIO_MODER_MODER2_Msk|macro|GPIO_MODER_MODER2_Msk
DECL|GPIO_MODER_MODER2_Pos|macro|GPIO_MODER_MODER2_Pos
DECL|GPIO_MODER_MODER2|macro|GPIO_MODER_MODER2
DECL|GPIO_MODER_MODER3_0|macro|GPIO_MODER_MODER3_0
DECL|GPIO_MODER_MODER3_1|macro|GPIO_MODER_MODER3_1
DECL|GPIO_MODER_MODER3_Msk|macro|GPIO_MODER_MODER3_Msk
DECL|GPIO_MODER_MODER3_Pos|macro|GPIO_MODER_MODER3_Pos
DECL|GPIO_MODER_MODER3|macro|GPIO_MODER_MODER3
DECL|GPIO_MODER_MODER4_0|macro|GPIO_MODER_MODER4_0
DECL|GPIO_MODER_MODER4_1|macro|GPIO_MODER_MODER4_1
DECL|GPIO_MODER_MODER4_Msk|macro|GPIO_MODER_MODER4_Msk
DECL|GPIO_MODER_MODER4_Pos|macro|GPIO_MODER_MODER4_Pos
DECL|GPIO_MODER_MODER4|macro|GPIO_MODER_MODER4
DECL|GPIO_MODER_MODER5_0|macro|GPIO_MODER_MODER5_0
DECL|GPIO_MODER_MODER5_1|macro|GPIO_MODER_MODER5_1
DECL|GPIO_MODER_MODER5_Msk|macro|GPIO_MODER_MODER5_Msk
DECL|GPIO_MODER_MODER5_Pos|macro|GPIO_MODER_MODER5_Pos
DECL|GPIO_MODER_MODER5|macro|GPIO_MODER_MODER5
DECL|GPIO_MODER_MODER6_0|macro|GPIO_MODER_MODER6_0
DECL|GPIO_MODER_MODER6_1|macro|GPIO_MODER_MODER6_1
DECL|GPIO_MODER_MODER6_Msk|macro|GPIO_MODER_MODER6_Msk
DECL|GPIO_MODER_MODER6_Pos|macro|GPIO_MODER_MODER6_Pos
DECL|GPIO_MODER_MODER6|macro|GPIO_MODER_MODER6
DECL|GPIO_MODER_MODER7_0|macro|GPIO_MODER_MODER7_0
DECL|GPIO_MODER_MODER7_1|macro|GPIO_MODER_MODER7_1
DECL|GPIO_MODER_MODER7_Msk|macro|GPIO_MODER_MODER7_Msk
DECL|GPIO_MODER_MODER7_Pos|macro|GPIO_MODER_MODER7_Pos
DECL|GPIO_MODER_MODER7|macro|GPIO_MODER_MODER7
DECL|GPIO_MODER_MODER8_0|macro|GPIO_MODER_MODER8_0
DECL|GPIO_MODER_MODER8_1|macro|GPIO_MODER_MODER8_1
DECL|GPIO_MODER_MODER8_Msk|macro|GPIO_MODER_MODER8_Msk
DECL|GPIO_MODER_MODER8_Pos|macro|GPIO_MODER_MODER8_Pos
DECL|GPIO_MODER_MODER8|macro|GPIO_MODER_MODER8
DECL|GPIO_MODER_MODER9_0|macro|GPIO_MODER_MODER9_0
DECL|GPIO_MODER_MODER9_1|macro|GPIO_MODER_MODER9_1
DECL|GPIO_MODER_MODER9_Msk|macro|GPIO_MODER_MODER9_Msk
DECL|GPIO_MODER_MODER9_Pos|macro|GPIO_MODER_MODER9_Pos
DECL|GPIO_MODER_MODER9|macro|GPIO_MODER_MODER9
DECL|GPIO_ODR_OD0_Msk|macro|GPIO_ODR_OD0_Msk
DECL|GPIO_ODR_OD0_Pos|macro|GPIO_ODR_OD0_Pos
DECL|GPIO_ODR_OD0|macro|GPIO_ODR_OD0
DECL|GPIO_ODR_OD10_Msk|macro|GPIO_ODR_OD10_Msk
DECL|GPIO_ODR_OD10_Pos|macro|GPIO_ODR_OD10_Pos
DECL|GPIO_ODR_OD10|macro|GPIO_ODR_OD10
DECL|GPIO_ODR_OD11_Msk|macro|GPIO_ODR_OD11_Msk
DECL|GPIO_ODR_OD11_Pos|macro|GPIO_ODR_OD11_Pos
DECL|GPIO_ODR_OD11|macro|GPIO_ODR_OD11
DECL|GPIO_ODR_OD12_Msk|macro|GPIO_ODR_OD12_Msk
DECL|GPIO_ODR_OD12_Pos|macro|GPIO_ODR_OD12_Pos
DECL|GPIO_ODR_OD12|macro|GPIO_ODR_OD12
DECL|GPIO_ODR_OD13_Msk|macro|GPIO_ODR_OD13_Msk
DECL|GPIO_ODR_OD13_Pos|macro|GPIO_ODR_OD13_Pos
DECL|GPIO_ODR_OD13|macro|GPIO_ODR_OD13
DECL|GPIO_ODR_OD14_Msk|macro|GPIO_ODR_OD14_Msk
DECL|GPIO_ODR_OD14_Pos|macro|GPIO_ODR_OD14_Pos
DECL|GPIO_ODR_OD14|macro|GPIO_ODR_OD14
DECL|GPIO_ODR_OD15_Msk|macro|GPIO_ODR_OD15_Msk
DECL|GPIO_ODR_OD15_Pos|macro|GPIO_ODR_OD15_Pos
DECL|GPIO_ODR_OD15|macro|GPIO_ODR_OD15
DECL|GPIO_ODR_OD1_Msk|macro|GPIO_ODR_OD1_Msk
DECL|GPIO_ODR_OD1_Pos|macro|GPIO_ODR_OD1_Pos
DECL|GPIO_ODR_OD1|macro|GPIO_ODR_OD1
DECL|GPIO_ODR_OD2_Msk|macro|GPIO_ODR_OD2_Msk
DECL|GPIO_ODR_OD2_Pos|macro|GPIO_ODR_OD2_Pos
DECL|GPIO_ODR_OD2|macro|GPIO_ODR_OD2
DECL|GPIO_ODR_OD3_Msk|macro|GPIO_ODR_OD3_Msk
DECL|GPIO_ODR_OD3_Pos|macro|GPIO_ODR_OD3_Pos
DECL|GPIO_ODR_OD3|macro|GPIO_ODR_OD3
DECL|GPIO_ODR_OD4_Msk|macro|GPIO_ODR_OD4_Msk
DECL|GPIO_ODR_OD4_Pos|macro|GPIO_ODR_OD4_Pos
DECL|GPIO_ODR_OD4|macro|GPIO_ODR_OD4
DECL|GPIO_ODR_OD5_Msk|macro|GPIO_ODR_OD5_Msk
DECL|GPIO_ODR_OD5_Pos|macro|GPIO_ODR_OD5_Pos
DECL|GPIO_ODR_OD5|macro|GPIO_ODR_OD5
DECL|GPIO_ODR_OD6_Msk|macro|GPIO_ODR_OD6_Msk
DECL|GPIO_ODR_OD6_Pos|macro|GPIO_ODR_OD6_Pos
DECL|GPIO_ODR_OD6|macro|GPIO_ODR_OD6
DECL|GPIO_ODR_OD7_Msk|macro|GPIO_ODR_OD7_Msk
DECL|GPIO_ODR_OD7_Pos|macro|GPIO_ODR_OD7_Pos
DECL|GPIO_ODR_OD7|macro|GPIO_ODR_OD7
DECL|GPIO_ODR_OD8_Msk|macro|GPIO_ODR_OD8_Msk
DECL|GPIO_ODR_OD8_Pos|macro|GPIO_ODR_OD8_Pos
DECL|GPIO_ODR_OD8|macro|GPIO_ODR_OD8
DECL|GPIO_ODR_OD9_Msk|macro|GPIO_ODR_OD9_Msk
DECL|GPIO_ODR_OD9_Pos|macro|GPIO_ODR_OD9_Pos
DECL|GPIO_ODR_OD9|macro|GPIO_ODR_OD9
DECL|GPIO_ODR_ODR_0|macro|GPIO_ODR_ODR_0
DECL|GPIO_ODR_ODR_10|macro|GPIO_ODR_ODR_10
DECL|GPIO_ODR_ODR_11|macro|GPIO_ODR_ODR_11
DECL|GPIO_ODR_ODR_12|macro|GPIO_ODR_ODR_12
DECL|GPIO_ODR_ODR_13|macro|GPIO_ODR_ODR_13
DECL|GPIO_ODR_ODR_14|macro|GPIO_ODR_ODR_14
DECL|GPIO_ODR_ODR_15|macro|GPIO_ODR_ODR_15
DECL|GPIO_ODR_ODR_1|macro|GPIO_ODR_ODR_1
DECL|GPIO_ODR_ODR_2|macro|GPIO_ODR_ODR_2
DECL|GPIO_ODR_ODR_3|macro|GPIO_ODR_ODR_3
DECL|GPIO_ODR_ODR_4|macro|GPIO_ODR_ODR_4
DECL|GPIO_ODR_ODR_5|macro|GPIO_ODR_ODR_5
DECL|GPIO_ODR_ODR_6|macro|GPIO_ODR_ODR_6
DECL|GPIO_ODR_ODR_7|macro|GPIO_ODR_ODR_7
DECL|GPIO_ODR_ODR_8|macro|GPIO_ODR_ODR_8
DECL|GPIO_ODR_ODR_9|macro|GPIO_ODR_ODR_9
DECL|GPIO_OSPEEDER_OSPEEDR0_0|macro|GPIO_OSPEEDER_OSPEEDR0_0
DECL|GPIO_OSPEEDER_OSPEEDR0_1|macro|GPIO_OSPEEDER_OSPEEDR0_1
DECL|GPIO_OSPEEDER_OSPEEDR0|macro|GPIO_OSPEEDER_OSPEEDR0
DECL|GPIO_OSPEEDER_OSPEEDR10_0|macro|GPIO_OSPEEDER_OSPEEDR10_0
DECL|GPIO_OSPEEDER_OSPEEDR10_1|macro|GPIO_OSPEEDER_OSPEEDR10_1
DECL|GPIO_OSPEEDER_OSPEEDR10|macro|GPIO_OSPEEDER_OSPEEDR10
DECL|GPIO_OSPEEDER_OSPEEDR11_0|macro|GPIO_OSPEEDER_OSPEEDR11_0
DECL|GPIO_OSPEEDER_OSPEEDR11_1|macro|GPIO_OSPEEDER_OSPEEDR11_1
DECL|GPIO_OSPEEDER_OSPEEDR11|macro|GPIO_OSPEEDER_OSPEEDR11
DECL|GPIO_OSPEEDER_OSPEEDR12_0|macro|GPIO_OSPEEDER_OSPEEDR12_0
DECL|GPIO_OSPEEDER_OSPEEDR12_1|macro|GPIO_OSPEEDER_OSPEEDR12_1
DECL|GPIO_OSPEEDER_OSPEEDR12|macro|GPIO_OSPEEDER_OSPEEDR12
DECL|GPIO_OSPEEDER_OSPEEDR13_0|macro|GPIO_OSPEEDER_OSPEEDR13_0
DECL|GPIO_OSPEEDER_OSPEEDR13_1|macro|GPIO_OSPEEDER_OSPEEDR13_1
DECL|GPIO_OSPEEDER_OSPEEDR13|macro|GPIO_OSPEEDER_OSPEEDR13
DECL|GPIO_OSPEEDER_OSPEEDR14_0|macro|GPIO_OSPEEDER_OSPEEDR14_0
DECL|GPIO_OSPEEDER_OSPEEDR14_1|macro|GPIO_OSPEEDER_OSPEEDR14_1
DECL|GPIO_OSPEEDER_OSPEEDR14|macro|GPIO_OSPEEDER_OSPEEDR14
DECL|GPIO_OSPEEDER_OSPEEDR15_0|macro|GPIO_OSPEEDER_OSPEEDR15_0
DECL|GPIO_OSPEEDER_OSPEEDR15_1|macro|GPIO_OSPEEDER_OSPEEDR15_1
DECL|GPIO_OSPEEDER_OSPEEDR15|macro|GPIO_OSPEEDER_OSPEEDR15
DECL|GPIO_OSPEEDER_OSPEEDR1_0|macro|GPIO_OSPEEDER_OSPEEDR1_0
DECL|GPIO_OSPEEDER_OSPEEDR1_1|macro|GPIO_OSPEEDER_OSPEEDR1_1
DECL|GPIO_OSPEEDER_OSPEEDR1|macro|GPIO_OSPEEDER_OSPEEDR1
DECL|GPIO_OSPEEDER_OSPEEDR2_0|macro|GPIO_OSPEEDER_OSPEEDR2_0
DECL|GPIO_OSPEEDER_OSPEEDR2_1|macro|GPIO_OSPEEDER_OSPEEDR2_1
DECL|GPIO_OSPEEDER_OSPEEDR2|macro|GPIO_OSPEEDER_OSPEEDR2
DECL|GPIO_OSPEEDER_OSPEEDR3_0|macro|GPIO_OSPEEDER_OSPEEDR3_0
DECL|GPIO_OSPEEDER_OSPEEDR3_1|macro|GPIO_OSPEEDER_OSPEEDR3_1
DECL|GPIO_OSPEEDER_OSPEEDR3|macro|GPIO_OSPEEDER_OSPEEDR3
DECL|GPIO_OSPEEDER_OSPEEDR4_0|macro|GPIO_OSPEEDER_OSPEEDR4_0
DECL|GPIO_OSPEEDER_OSPEEDR4_1|macro|GPIO_OSPEEDER_OSPEEDR4_1
DECL|GPIO_OSPEEDER_OSPEEDR4|macro|GPIO_OSPEEDER_OSPEEDR4
DECL|GPIO_OSPEEDER_OSPEEDR5_0|macro|GPIO_OSPEEDER_OSPEEDR5_0
DECL|GPIO_OSPEEDER_OSPEEDR5_1|macro|GPIO_OSPEEDER_OSPEEDR5_1
DECL|GPIO_OSPEEDER_OSPEEDR5|macro|GPIO_OSPEEDER_OSPEEDR5
DECL|GPIO_OSPEEDER_OSPEEDR6_0|macro|GPIO_OSPEEDER_OSPEEDR6_0
DECL|GPIO_OSPEEDER_OSPEEDR6_1|macro|GPIO_OSPEEDER_OSPEEDR6_1
DECL|GPIO_OSPEEDER_OSPEEDR6|macro|GPIO_OSPEEDER_OSPEEDR6
DECL|GPIO_OSPEEDER_OSPEEDR7_0|macro|GPIO_OSPEEDER_OSPEEDR7_0
DECL|GPIO_OSPEEDER_OSPEEDR7_1|macro|GPIO_OSPEEDER_OSPEEDR7_1
DECL|GPIO_OSPEEDER_OSPEEDR7|macro|GPIO_OSPEEDER_OSPEEDR7
DECL|GPIO_OSPEEDER_OSPEEDR8_0|macro|GPIO_OSPEEDER_OSPEEDR8_0
DECL|GPIO_OSPEEDER_OSPEEDR8_1|macro|GPIO_OSPEEDER_OSPEEDR8_1
DECL|GPIO_OSPEEDER_OSPEEDR8|macro|GPIO_OSPEEDER_OSPEEDR8
DECL|GPIO_OSPEEDER_OSPEEDR9_0|macro|GPIO_OSPEEDER_OSPEEDR9_0
DECL|GPIO_OSPEEDER_OSPEEDR9_1|macro|GPIO_OSPEEDER_OSPEEDR9_1
DECL|GPIO_OSPEEDER_OSPEEDR9|macro|GPIO_OSPEEDER_OSPEEDR9
DECL|GPIO_OSPEEDR_OSPEED0_0|macro|GPIO_OSPEEDR_OSPEED0_0
DECL|GPIO_OSPEEDR_OSPEED0_1|macro|GPIO_OSPEEDR_OSPEED0_1
DECL|GPIO_OSPEEDR_OSPEED0_Msk|macro|GPIO_OSPEEDR_OSPEED0_Msk
DECL|GPIO_OSPEEDR_OSPEED0_Pos|macro|GPIO_OSPEEDR_OSPEED0_Pos
DECL|GPIO_OSPEEDR_OSPEED0|macro|GPIO_OSPEEDR_OSPEED0
DECL|GPIO_OSPEEDR_OSPEED10_0|macro|GPIO_OSPEEDR_OSPEED10_0
DECL|GPIO_OSPEEDR_OSPEED10_1|macro|GPIO_OSPEEDR_OSPEED10_1
DECL|GPIO_OSPEEDR_OSPEED10_Msk|macro|GPIO_OSPEEDR_OSPEED10_Msk
DECL|GPIO_OSPEEDR_OSPEED10_Pos|macro|GPIO_OSPEEDR_OSPEED10_Pos
DECL|GPIO_OSPEEDR_OSPEED10|macro|GPIO_OSPEEDR_OSPEED10
DECL|GPIO_OSPEEDR_OSPEED11_0|macro|GPIO_OSPEEDR_OSPEED11_0
DECL|GPIO_OSPEEDR_OSPEED11_1|macro|GPIO_OSPEEDR_OSPEED11_1
DECL|GPIO_OSPEEDR_OSPEED11_Msk|macro|GPIO_OSPEEDR_OSPEED11_Msk
DECL|GPIO_OSPEEDR_OSPEED11_Pos|macro|GPIO_OSPEEDR_OSPEED11_Pos
DECL|GPIO_OSPEEDR_OSPEED11|macro|GPIO_OSPEEDR_OSPEED11
DECL|GPIO_OSPEEDR_OSPEED12_0|macro|GPIO_OSPEEDR_OSPEED12_0
DECL|GPIO_OSPEEDR_OSPEED12_1|macro|GPIO_OSPEEDR_OSPEED12_1
DECL|GPIO_OSPEEDR_OSPEED12_Msk|macro|GPIO_OSPEEDR_OSPEED12_Msk
DECL|GPIO_OSPEEDR_OSPEED12_Pos|macro|GPIO_OSPEEDR_OSPEED12_Pos
DECL|GPIO_OSPEEDR_OSPEED12|macro|GPIO_OSPEEDR_OSPEED12
DECL|GPIO_OSPEEDR_OSPEED13_0|macro|GPIO_OSPEEDR_OSPEED13_0
DECL|GPIO_OSPEEDR_OSPEED13_1|macro|GPIO_OSPEEDR_OSPEED13_1
DECL|GPIO_OSPEEDR_OSPEED13_Msk|macro|GPIO_OSPEEDR_OSPEED13_Msk
DECL|GPIO_OSPEEDR_OSPEED13_Pos|macro|GPIO_OSPEEDR_OSPEED13_Pos
DECL|GPIO_OSPEEDR_OSPEED13|macro|GPIO_OSPEEDR_OSPEED13
DECL|GPIO_OSPEEDR_OSPEED14_0|macro|GPIO_OSPEEDR_OSPEED14_0
DECL|GPIO_OSPEEDR_OSPEED14_1|macro|GPIO_OSPEEDR_OSPEED14_1
DECL|GPIO_OSPEEDR_OSPEED14_Msk|macro|GPIO_OSPEEDR_OSPEED14_Msk
DECL|GPIO_OSPEEDR_OSPEED14_Pos|macro|GPIO_OSPEEDR_OSPEED14_Pos
DECL|GPIO_OSPEEDR_OSPEED14|macro|GPIO_OSPEEDR_OSPEED14
DECL|GPIO_OSPEEDR_OSPEED15_0|macro|GPIO_OSPEEDR_OSPEED15_0
DECL|GPIO_OSPEEDR_OSPEED15_1|macro|GPIO_OSPEEDR_OSPEED15_1
DECL|GPIO_OSPEEDR_OSPEED15_Msk|macro|GPIO_OSPEEDR_OSPEED15_Msk
DECL|GPIO_OSPEEDR_OSPEED15_Pos|macro|GPIO_OSPEEDR_OSPEED15_Pos
DECL|GPIO_OSPEEDR_OSPEED15|macro|GPIO_OSPEEDR_OSPEED15
DECL|GPIO_OSPEEDR_OSPEED1_0|macro|GPIO_OSPEEDR_OSPEED1_0
DECL|GPIO_OSPEEDR_OSPEED1_1|macro|GPIO_OSPEEDR_OSPEED1_1
DECL|GPIO_OSPEEDR_OSPEED1_Msk|macro|GPIO_OSPEEDR_OSPEED1_Msk
DECL|GPIO_OSPEEDR_OSPEED1_Pos|macro|GPIO_OSPEEDR_OSPEED1_Pos
DECL|GPIO_OSPEEDR_OSPEED1|macro|GPIO_OSPEEDR_OSPEED1
DECL|GPIO_OSPEEDR_OSPEED2_0|macro|GPIO_OSPEEDR_OSPEED2_0
DECL|GPIO_OSPEEDR_OSPEED2_1|macro|GPIO_OSPEEDR_OSPEED2_1
DECL|GPIO_OSPEEDR_OSPEED2_Msk|macro|GPIO_OSPEEDR_OSPEED2_Msk
DECL|GPIO_OSPEEDR_OSPEED2_Pos|macro|GPIO_OSPEEDR_OSPEED2_Pos
DECL|GPIO_OSPEEDR_OSPEED2|macro|GPIO_OSPEEDR_OSPEED2
DECL|GPIO_OSPEEDR_OSPEED3_0|macro|GPIO_OSPEEDR_OSPEED3_0
DECL|GPIO_OSPEEDR_OSPEED3_1|macro|GPIO_OSPEEDR_OSPEED3_1
DECL|GPIO_OSPEEDR_OSPEED3_Msk|macro|GPIO_OSPEEDR_OSPEED3_Msk
DECL|GPIO_OSPEEDR_OSPEED3_Pos|macro|GPIO_OSPEEDR_OSPEED3_Pos
DECL|GPIO_OSPEEDR_OSPEED3|macro|GPIO_OSPEEDR_OSPEED3
DECL|GPIO_OSPEEDR_OSPEED4_0|macro|GPIO_OSPEEDR_OSPEED4_0
DECL|GPIO_OSPEEDR_OSPEED4_1|macro|GPIO_OSPEEDR_OSPEED4_1
DECL|GPIO_OSPEEDR_OSPEED4_Msk|macro|GPIO_OSPEEDR_OSPEED4_Msk
DECL|GPIO_OSPEEDR_OSPEED4_Pos|macro|GPIO_OSPEEDR_OSPEED4_Pos
DECL|GPIO_OSPEEDR_OSPEED4|macro|GPIO_OSPEEDR_OSPEED4
DECL|GPIO_OSPEEDR_OSPEED5_0|macro|GPIO_OSPEEDR_OSPEED5_0
DECL|GPIO_OSPEEDR_OSPEED5_1|macro|GPIO_OSPEEDR_OSPEED5_1
DECL|GPIO_OSPEEDR_OSPEED5_Msk|macro|GPIO_OSPEEDR_OSPEED5_Msk
DECL|GPIO_OSPEEDR_OSPEED5_Pos|macro|GPIO_OSPEEDR_OSPEED5_Pos
DECL|GPIO_OSPEEDR_OSPEED5|macro|GPIO_OSPEEDR_OSPEED5
DECL|GPIO_OSPEEDR_OSPEED6_0|macro|GPIO_OSPEEDR_OSPEED6_0
DECL|GPIO_OSPEEDR_OSPEED6_1|macro|GPIO_OSPEEDR_OSPEED6_1
DECL|GPIO_OSPEEDR_OSPEED6_Msk|macro|GPIO_OSPEEDR_OSPEED6_Msk
DECL|GPIO_OSPEEDR_OSPEED6_Pos|macro|GPIO_OSPEEDR_OSPEED6_Pos
DECL|GPIO_OSPEEDR_OSPEED6|macro|GPIO_OSPEEDR_OSPEED6
DECL|GPIO_OSPEEDR_OSPEED7_0|macro|GPIO_OSPEEDR_OSPEED7_0
DECL|GPIO_OSPEEDR_OSPEED7_1|macro|GPIO_OSPEEDR_OSPEED7_1
DECL|GPIO_OSPEEDR_OSPEED7_Msk|macro|GPIO_OSPEEDR_OSPEED7_Msk
DECL|GPIO_OSPEEDR_OSPEED7_Pos|macro|GPIO_OSPEEDR_OSPEED7_Pos
DECL|GPIO_OSPEEDR_OSPEED7|macro|GPIO_OSPEEDR_OSPEED7
DECL|GPIO_OSPEEDR_OSPEED8_0|macro|GPIO_OSPEEDR_OSPEED8_0
DECL|GPIO_OSPEEDR_OSPEED8_1|macro|GPIO_OSPEEDR_OSPEED8_1
DECL|GPIO_OSPEEDR_OSPEED8_Msk|macro|GPIO_OSPEEDR_OSPEED8_Msk
DECL|GPIO_OSPEEDR_OSPEED8_Pos|macro|GPIO_OSPEEDR_OSPEED8_Pos
DECL|GPIO_OSPEEDR_OSPEED8|macro|GPIO_OSPEEDR_OSPEED8
DECL|GPIO_OSPEEDR_OSPEED9_0|macro|GPIO_OSPEEDR_OSPEED9_0
DECL|GPIO_OSPEEDR_OSPEED9_1|macro|GPIO_OSPEEDR_OSPEED9_1
DECL|GPIO_OSPEEDR_OSPEED9_Msk|macro|GPIO_OSPEEDR_OSPEED9_Msk
DECL|GPIO_OSPEEDR_OSPEED9_Pos|macro|GPIO_OSPEEDR_OSPEED9_Pos
DECL|GPIO_OSPEEDR_OSPEED9|macro|GPIO_OSPEEDR_OSPEED9
DECL|GPIO_OTYPER_OT0_Msk|macro|GPIO_OTYPER_OT0_Msk
DECL|GPIO_OTYPER_OT0_Pos|macro|GPIO_OTYPER_OT0_Pos
DECL|GPIO_OTYPER_OT0|macro|GPIO_OTYPER_OT0
DECL|GPIO_OTYPER_OT10_Msk|macro|GPIO_OTYPER_OT10_Msk
DECL|GPIO_OTYPER_OT10_Pos|macro|GPIO_OTYPER_OT10_Pos
DECL|GPIO_OTYPER_OT10|macro|GPIO_OTYPER_OT10
DECL|GPIO_OTYPER_OT11_Msk|macro|GPIO_OTYPER_OT11_Msk
DECL|GPIO_OTYPER_OT11_Pos|macro|GPIO_OTYPER_OT11_Pos
DECL|GPIO_OTYPER_OT11|macro|GPIO_OTYPER_OT11
DECL|GPIO_OTYPER_OT12_Msk|macro|GPIO_OTYPER_OT12_Msk
DECL|GPIO_OTYPER_OT12_Pos|macro|GPIO_OTYPER_OT12_Pos
DECL|GPIO_OTYPER_OT12|macro|GPIO_OTYPER_OT12
DECL|GPIO_OTYPER_OT13_Msk|macro|GPIO_OTYPER_OT13_Msk
DECL|GPIO_OTYPER_OT13_Pos|macro|GPIO_OTYPER_OT13_Pos
DECL|GPIO_OTYPER_OT13|macro|GPIO_OTYPER_OT13
DECL|GPIO_OTYPER_OT14_Msk|macro|GPIO_OTYPER_OT14_Msk
DECL|GPIO_OTYPER_OT14_Pos|macro|GPIO_OTYPER_OT14_Pos
DECL|GPIO_OTYPER_OT14|macro|GPIO_OTYPER_OT14
DECL|GPIO_OTYPER_OT15_Msk|macro|GPIO_OTYPER_OT15_Msk
DECL|GPIO_OTYPER_OT15_Pos|macro|GPIO_OTYPER_OT15_Pos
DECL|GPIO_OTYPER_OT15|macro|GPIO_OTYPER_OT15
DECL|GPIO_OTYPER_OT1_Msk|macro|GPIO_OTYPER_OT1_Msk
DECL|GPIO_OTYPER_OT1_Pos|macro|GPIO_OTYPER_OT1_Pos
DECL|GPIO_OTYPER_OT1|macro|GPIO_OTYPER_OT1
DECL|GPIO_OTYPER_OT2_Msk|macro|GPIO_OTYPER_OT2_Msk
DECL|GPIO_OTYPER_OT2_Pos|macro|GPIO_OTYPER_OT2_Pos
DECL|GPIO_OTYPER_OT2|macro|GPIO_OTYPER_OT2
DECL|GPIO_OTYPER_OT3_Msk|macro|GPIO_OTYPER_OT3_Msk
DECL|GPIO_OTYPER_OT3_Pos|macro|GPIO_OTYPER_OT3_Pos
DECL|GPIO_OTYPER_OT3|macro|GPIO_OTYPER_OT3
DECL|GPIO_OTYPER_OT4_Msk|macro|GPIO_OTYPER_OT4_Msk
DECL|GPIO_OTYPER_OT4_Pos|macro|GPIO_OTYPER_OT4_Pos
DECL|GPIO_OTYPER_OT4|macro|GPIO_OTYPER_OT4
DECL|GPIO_OTYPER_OT5_Msk|macro|GPIO_OTYPER_OT5_Msk
DECL|GPIO_OTYPER_OT5_Pos|macro|GPIO_OTYPER_OT5_Pos
DECL|GPIO_OTYPER_OT5|macro|GPIO_OTYPER_OT5
DECL|GPIO_OTYPER_OT6_Msk|macro|GPIO_OTYPER_OT6_Msk
DECL|GPIO_OTYPER_OT6_Pos|macro|GPIO_OTYPER_OT6_Pos
DECL|GPIO_OTYPER_OT6|macro|GPIO_OTYPER_OT6
DECL|GPIO_OTYPER_OT7_Msk|macro|GPIO_OTYPER_OT7_Msk
DECL|GPIO_OTYPER_OT7_Pos|macro|GPIO_OTYPER_OT7_Pos
DECL|GPIO_OTYPER_OT7|macro|GPIO_OTYPER_OT7
DECL|GPIO_OTYPER_OT8_Msk|macro|GPIO_OTYPER_OT8_Msk
DECL|GPIO_OTYPER_OT8_Pos|macro|GPIO_OTYPER_OT8_Pos
DECL|GPIO_OTYPER_OT8|macro|GPIO_OTYPER_OT8
DECL|GPIO_OTYPER_OT9_Msk|macro|GPIO_OTYPER_OT9_Msk
DECL|GPIO_OTYPER_OT9_Pos|macro|GPIO_OTYPER_OT9_Pos
DECL|GPIO_OTYPER_OT9|macro|GPIO_OTYPER_OT9
DECL|GPIO_OTYPER_OT_0|macro|GPIO_OTYPER_OT_0
DECL|GPIO_OTYPER_OT_10|macro|GPIO_OTYPER_OT_10
DECL|GPIO_OTYPER_OT_11|macro|GPIO_OTYPER_OT_11
DECL|GPIO_OTYPER_OT_12|macro|GPIO_OTYPER_OT_12
DECL|GPIO_OTYPER_OT_13|macro|GPIO_OTYPER_OT_13
DECL|GPIO_OTYPER_OT_14|macro|GPIO_OTYPER_OT_14
DECL|GPIO_OTYPER_OT_15|macro|GPIO_OTYPER_OT_15
DECL|GPIO_OTYPER_OT_1|macro|GPIO_OTYPER_OT_1
DECL|GPIO_OTYPER_OT_2|macro|GPIO_OTYPER_OT_2
DECL|GPIO_OTYPER_OT_3|macro|GPIO_OTYPER_OT_3
DECL|GPIO_OTYPER_OT_4|macro|GPIO_OTYPER_OT_4
DECL|GPIO_OTYPER_OT_5|macro|GPIO_OTYPER_OT_5
DECL|GPIO_OTYPER_OT_6|macro|GPIO_OTYPER_OT_6
DECL|GPIO_OTYPER_OT_7|macro|GPIO_OTYPER_OT_7
DECL|GPIO_OTYPER_OT_8|macro|GPIO_OTYPER_OT_8
DECL|GPIO_OTYPER_OT_9|macro|GPIO_OTYPER_OT_9
DECL|GPIO_PUPDR_PUPD0_0|macro|GPIO_PUPDR_PUPD0_0
DECL|GPIO_PUPDR_PUPD0_1|macro|GPIO_PUPDR_PUPD0_1
DECL|GPIO_PUPDR_PUPD0_Msk|macro|GPIO_PUPDR_PUPD0_Msk
DECL|GPIO_PUPDR_PUPD0_Pos|macro|GPIO_PUPDR_PUPD0_Pos
DECL|GPIO_PUPDR_PUPD0|macro|GPIO_PUPDR_PUPD0
DECL|GPIO_PUPDR_PUPD10_0|macro|GPIO_PUPDR_PUPD10_0
DECL|GPIO_PUPDR_PUPD10_1|macro|GPIO_PUPDR_PUPD10_1
DECL|GPIO_PUPDR_PUPD10_Msk|macro|GPIO_PUPDR_PUPD10_Msk
DECL|GPIO_PUPDR_PUPD10_Pos|macro|GPIO_PUPDR_PUPD10_Pos
DECL|GPIO_PUPDR_PUPD10|macro|GPIO_PUPDR_PUPD10
DECL|GPIO_PUPDR_PUPD11_0|macro|GPIO_PUPDR_PUPD11_0
DECL|GPIO_PUPDR_PUPD11_1|macro|GPIO_PUPDR_PUPD11_1
DECL|GPIO_PUPDR_PUPD11_Msk|macro|GPIO_PUPDR_PUPD11_Msk
DECL|GPIO_PUPDR_PUPD11_Pos|macro|GPIO_PUPDR_PUPD11_Pos
DECL|GPIO_PUPDR_PUPD11|macro|GPIO_PUPDR_PUPD11
DECL|GPIO_PUPDR_PUPD12_0|macro|GPIO_PUPDR_PUPD12_0
DECL|GPIO_PUPDR_PUPD12_1|macro|GPIO_PUPDR_PUPD12_1
DECL|GPIO_PUPDR_PUPD12_Msk|macro|GPIO_PUPDR_PUPD12_Msk
DECL|GPIO_PUPDR_PUPD12_Pos|macro|GPIO_PUPDR_PUPD12_Pos
DECL|GPIO_PUPDR_PUPD12|macro|GPIO_PUPDR_PUPD12
DECL|GPIO_PUPDR_PUPD13_0|macro|GPIO_PUPDR_PUPD13_0
DECL|GPIO_PUPDR_PUPD13_1|macro|GPIO_PUPDR_PUPD13_1
DECL|GPIO_PUPDR_PUPD13_Msk|macro|GPIO_PUPDR_PUPD13_Msk
DECL|GPIO_PUPDR_PUPD13_Pos|macro|GPIO_PUPDR_PUPD13_Pos
DECL|GPIO_PUPDR_PUPD13|macro|GPIO_PUPDR_PUPD13
DECL|GPIO_PUPDR_PUPD14_0|macro|GPIO_PUPDR_PUPD14_0
DECL|GPIO_PUPDR_PUPD14_1|macro|GPIO_PUPDR_PUPD14_1
DECL|GPIO_PUPDR_PUPD14_Msk|macro|GPIO_PUPDR_PUPD14_Msk
DECL|GPIO_PUPDR_PUPD14_Pos|macro|GPIO_PUPDR_PUPD14_Pos
DECL|GPIO_PUPDR_PUPD14|macro|GPIO_PUPDR_PUPD14
DECL|GPIO_PUPDR_PUPD15_0|macro|GPIO_PUPDR_PUPD15_0
DECL|GPIO_PUPDR_PUPD15_1|macro|GPIO_PUPDR_PUPD15_1
DECL|GPIO_PUPDR_PUPD15_Msk|macro|GPIO_PUPDR_PUPD15_Msk
DECL|GPIO_PUPDR_PUPD15_Pos|macro|GPIO_PUPDR_PUPD15_Pos
DECL|GPIO_PUPDR_PUPD15|macro|GPIO_PUPDR_PUPD15
DECL|GPIO_PUPDR_PUPD1_0|macro|GPIO_PUPDR_PUPD1_0
DECL|GPIO_PUPDR_PUPD1_1|macro|GPIO_PUPDR_PUPD1_1
DECL|GPIO_PUPDR_PUPD1_Msk|macro|GPIO_PUPDR_PUPD1_Msk
DECL|GPIO_PUPDR_PUPD1_Pos|macro|GPIO_PUPDR_PUPD1_Pos
DECL|GPIO_PUPDR_PUPD1|macro|GPIO_PUPDR_PUPD1
DECL|GPIO_PUPDR_PUPD2_0|macro|GPIO_PUPDR_PUPD2_0
DECL|GPIO_PUPDR_PUPD2_1|macro|GPIO_PUPDR_PUPD2_1
DECL|GPIO_PUPDR_PUPD2_Msk|macro|GPIO_PUPDR_PUPD2_Msk
DECL|GPIO_PUPDR_PUPD2_Pos|macro|GPIO_PUPDR_PUPD2_Pos
DECL|GPIO_PUPDR_PUPD2|macro|GPIO_PUPDR_PUPD2
DECL|GPIO_PUPDR_PUPD3_0|macro|GPIO_PUPDR_PUPD3_0
DECL|GPIO_PUPDR_PUPD3_1|macro|GPIO_PUPDR_PUPD3_1
DECL|GPIO_PUPDR_PUPD3_Msk|macro|GPIO_PUPDR_PUPD3_Msk
DECL|GPIO_PUPDR_PUPD3_Pos|macro|GPIO_PUPDR_PUPD3_Pos
DECL|GPIO_PUPDR_PUPD3|macro|GPIO_PUPDR_PUPD3
DECL|GPIO_PUPDR_PUPD4_0|macro|GPIO_PUPDR_PUPD4_0
DECL|GPIO_PUPDR_PUPD4_1|macro|GPIO_PUPDR_PUPD4_1
DECL|GPIO_PUPDR_PUPD4_Msk|macro|GPIO_PUPDR_PUPD4_Msk
DECL|GPIO_PUPDR_PUPD4_Pos|macro|GPIO_PUPDR_PUPD4_Pos
DECL|GPIO_PUPDR_PUPD4|macro|GPIO_PUPDR_PUPD4
DECL|GPIO_PUPDR_PUPD5_0|macro|GPIO_PUPDR_PUPD5_0
DECL|GPIO_PUPDR_PUPD5_1|macro|GPIO_PUPDR_PUPD5_1
DECL|GPIO_PUPDR_PUPD5_Msk|macro|GPIO_PUPDR_PUPD5_Msk
DECL|GPIO_PUPDR_PUPD5_Pos|macro|GPIO_PUPDR_PUPD5_Pos
DECL|GPIO_PUPDR_PUPD5|macro|GPIO_PUPDR_PUPD5
DECL|GPIO_PUPDR_PUPD6_0|macro|GPIO_PUPDR_PUPD6_0
DECL|GPIO_PUPDR_PUPD6_1|macro|GPIO_PUPDR_PUPD6_1
DECL|GPIO_PUPDR_PUPD6_Msk|macro|GPIO_PUPDR_PUPD6_Msk
DECL|GPIO_PUPDR_PUPD6_Pos|macro|GPIO_PUPDR_PUPD6_Pos
DECL|GPIO_PUPDR_PUPD6|macro|GPIO_PUPDR_PUPD6
DECL|GPIO_PUPDR_PUPD7_0|macro|GPIO_PUPDR_PUPD7_0
DECL|GPIO_PUPDR_PUPD7_1|macro|GPIO_PUPDR_PUPD7_1
DECL|GPIO_PUPDR_PUPD7_Msk|macro|GPIO_PUPDR_PUPD7_Msk
DECL|GPIO_PUPDR_PUPD7_Pos|macro|GPIO_PUPDR_PUPD7_Pos
DECL|GPIO_PUPDR_PUPD7|macro|GPIO_PUPDR_PUPD7
DECL|GPIO_PUPDR_PUPD8_0|macro|GPIO_PUPDR_PUPD8_0
DECL|GPIO_PUPDR_PUPD8_1|macro|GPIO_PUPDR_PUPD8_1
DECL|GPIO_PUPDR_PUPD8_Msk|macro|GPIO_PUPDR_PUPD8_Msk
DECL|GPIO_PUPDR_PUPD8_Pos|macro|GPIO_PUPDR_PUPD8_Pos
DECL|GPIO_PUPDR_PUPD8|macro|GPIO_PUPDR_PUPD8
DECL|GPIO_PUPDR_PUPD9_0|macro|GPIO_PUPDR_PUPD9_0
DECL|GPIO_PUPDR_PUPD9_1|macro|GPIO_PUPDR_PUPD9_1
DECL|GPIO_PUPDR_PUPD9_Msk|macro|GPIO_PUPDR_PUPD9_Msk
DECL|GPIO_PUPDR_PUPD9_Pos|macro|GPIO_PUPDR_PUPD9_Pos
DECL|GPIO_PUPDR_PUPD9|macro|GPIO_PUPDR_PUPD9
DECL|GPIO_PUPDR_PUPDR0_0|macro|GPIO_PUPDR_PUPDR0_0
DECL|GPIO_PUPDR_PUPDR0_1|macro|GPIO_PUPDR_PUPDR0_1
DECL|GPIO_PUPDR_PUPDR0|macro|GPIO_PUPDR_PUPDR0
DECL|GPIO_PUPDR_PUPDR10_0|macro|GPIO_PUPDR_PUPDR10_0
DECL|GPIO_PUPDR_PUPDR10_1|macro|GPIO_PUPDR_PUPDR10_1
DECL|GPIO_PUPDR_PUPDR10|macro|GPIO_PUPDR_PUPDR10
DECL|GPIO_PUPDR_PUPDR11_0|macro|GPIO_PUPDR_PUPDR11_0
DECL|GPIO_PUPDR_PUPDR11_1|macro|GPIO_PUPDR_PUPDR11_1
DECL|GPIO_PUPDR_PUPDR11|macro|GPIO_PUPDR_PUPDR11
DECL|GPIO_PUPDR_PUPDR12_0|macro|GPIO_PUPDR_PUPDR12_0
DECL|GPIO_PUPDR_PUPDR12_1|macro|GPIO_PUPDR_PUPDR12_1
DECL|GPIO_PUPDR_PUPDR12|macro|GPIO_PUPDR_PUPDR12
DECL|GPIO_PUPDR_PUPDR13_0|macro|GPIO_PUPDR_PUPDR13_0
DECL|GPIO_PUPDR_PUPDR13_1|macro|GPIO_PUPDR_PUPDR13_1
DECL|GPIO_PUPDR_PUPDR13|macro|GPIO_PUPDR_PUPDR13
DECL|GPIO_PUPDR_PUPDR14_0|macro|GPIO_PUPDR_PUPDR14_0
DECL|GPIO_PUPDR_PUPDR14_1|macro|GPIO_PUPDR_PUPDR14_1
DECL|GPIO_PUPDR_PUPDR14|macro|GPIO_PUPDR_PUPDR14
DECL|GPIO_PUPDR_PUPDR15_0|macro|GPIO_PUPDR_PUPDR15_0
DECL|GPIO_PUPDR_PUPDR15_1|macro|GPIO_PUPDR_PUPDR15_1
DECL|GPIO_PUPDR_PUPDR15|macro|GPIO_PUPDR_PUPDR15
DECL|GPIO_PUPDR_PUPDR1_0|macro|GPIO_PUPDR_PUPDR1_0
DECL|GPIO_PUPDR_PUPDR1_1|macro|GPIO_PUPDR_PUPDR1_1
DECL|GPIO_PUPDR_PUPDR1|macro|GPIO_PUPDR_PUPDR1
DECL|GPIO_PUPDR_PUPDR2_0|macro|GPIO_PUPDR_PUPDR2_0
DECL|GPIO_PUPDR_PUPDR2_1|macro|GPIO_PUPDR_PUPDR2_1
DECL|GPIO_PUPDR_PUPDR2|macro|GPIO_PUPDR_PUPDR2
DECL|GPIO_PUPDR_PUPDR3_0|macro|GPIO_PUPDR_PUPDR3_0
DECL|GPIO_PUPDR_PUPDR3_1|macro|GPIO_PUPDR_PUPDR3_1
DECL|GPIO_PUPDR_PUPDR3|macro|GPIO_PUPDR_PUPDR3
DECL|GPIO_PUPDR_PUPDR4_0|macro|GPIO_PUPDR_PUPDR4_0
DECL|GPIO_PUPDR_PUPDR4_1|macro|GPIO_PUPDR_PUPDR4_1
DECL|GPIO_PUPDR_PUPDR4|macro|GPIO_PUPDR_PUPDR4
DECL|GPIO_PUPDR_PUPDR5_0|macro|GPIO_PUPDR_PUPDR5_0
DECL|GPIO_PUPDR_PUPDR5_1|macro|GPIO_PUPDR_PUPDR5_1
DECL|GPIO_PUPDR_PUPDR5|macro|GPIO_PUPDR_PUPDR5
DECL|GPIO_PUPDR_PUPDR6_0|macro|GPIO_PUPDR_PUPDR6_0
DECL|GPIO_PUPDR_PUPDR6_1|macro|GPIO_PUPDR_PUPDR6_1
DECL|GPIO_PUPDR_PUPDR6|macro|GPIO_PUPDR_PUPDR6
DECL|GPIO_PUPDR_PUPDR7_0|macro|GPIO_PUPDR_PUPDR7_0
DECL|GPIO_PUPDR_PUPDR7_1|macro|GPIO_PUPDR_PUPDR7_1
DECL|GPIO_PUPDR_PUPDR7|macro|GPIO_PUPDR_PUPDR7
DECL|GPIO_PUPDR_PUPDR8_0|macro|GPIO_PUPDR_PUPDR8_0
DECL|GPIO_PUPDR_PUPDR8_1|macro|GPIO_PUPDR_PUPDR8_1
DECL|GPIO_PUPDR_PUPDR8|macro|GPIO_PUPDR_PUPDR8
DECL|GPIO_PUPDR_PUPDR9_0|macro|GPIO_PUPDR_PUPDR9_0
DECL|GPIO_PUPDR_PUPDR9_1|macro|GPIO_PUPDR_PUPDR9_1
DECL|GPIO_PUPDR_PUPDR9|macro|GPIO_PUPDR_PUPDR9
DECL|GPIO_TypeDef|typedef|} GPIO_TypeDef;
DECL|GPSR|member|__IO uint32_t GPSR; /*!< DSI Host Generic Packet Status Register, Address offset: 0x74 */
DECL|GRSTCTL|member|__IO uint32_t GRSTCTL; /*!< Core Reset Register 010h */
DECL|GRXFSIZ|member|__IO uint32_t GRXFSIZ; /*!< Receive FIFO Size Register 024h */
DECL|GRXSTSP|member|__IO uint32_t GRXSTSP; /*!< Receive Sts Q Read & POP Register 020h */
DECL|GRXSTSR|member|__IO uint32_t GRXSTSR; /*!< Receive Sts Q Read Register 01Ch */
DECL|GTPR|member|__IO uint32_t GTPR; /*!< USART Guard time and prescaler register, Address offset: 0x18 */
DECL|GUSBCFG|member|__IO uint32_t GUSBCFG; /*!< Core USB Configuration Register 00Ch */
DECL|GVCIDR|member|__IO uint32_t GVCIDR; /*!< DSI Host Generic VCID Register, Address offset: 0x30 */
DECL|HAINTMSK|member|__IO uint32_t HAINTMSK; /*!< Host All Channels Interrupt Mask 418h */
DECL|HAINT|member|__IO uint32_t HAINT; /*!< Host All Channels Interrupt Register 414h */
DECL|HASH_BASE|macro|HASH_BASE
DECL|HASH_CR_ALGO_0|macro|HASH_CR_ALGO_0
DECL|HASH_CR_ALGO_1|macro|HASH_CR_ALGO_1
DECL|HASH_CR_ALGO_Msk|macro|HASH_CR_ALGO_Msk
DECL|HASH_CR_ALGO_Pos|macro|HASH_CR_ALGO_Pos
DECL|HASH_CR_ALGO|macro|HASH_CR_ALGO
DECL|HASH_CR_DATATYPE_0|macro|HASH_CR_DATATYPE_0
DECL|HASH_CR_DATATYPE_1|macro|HASH_CR_DATATYPE_1
DECL|HASH_CR_DATATYPE_Msk|macro|HASH_CR_DATATYPE_Msk
DECL|HASH_CR_DATATYPE_Pos|macro|HASH_CR_DATATYPE_Pos
DECL|HASH_CR_DATATYPE|macro|HASH_CR_DATATYPE
DECL|HASH_CR_DINNE_Msk|macro|HASH_CR_DINNE_Msk
DECL|HASH_CR_DINNE_Pos|macro|HASH_CR_DINNE_Pos
DECL|HASH_CR_DINNE|macro|HASH_CR_DINNE
DECL|HASH_CR_DMAE_Msk|macro|HASH_CR_DMAE_Msk
DECL|HASH_CR_DMAE_Pos|macro|HASH_CR_DMAE_Pos
DECL|HASH_CR_DMAE|macro|HASH_CR_DMAE
DECL|HASH_CR_INIT_Msk|macro|HASH_CR_INIT_Msk
DECL|HASH_CR_INIT_Pos|macro|HASH_CR_INIT_Pos
DECL|HASH_CR_INIT|macro|HASH_CR_INIT
DECL|HASH_CR_LKEY_Msk|macro|HASH_CR_LKEY_Msk
DECL|HASH_CR_LKEY_Pos|macro|HASH_CR_LKEY_Pos
DECL|HASH_CR_LKEY|macro|HASH_CR_LKEY
DECL|HASH_CR_MDMAT_Msk|macro|HASH_CR_MDMAT_Msk
DECL|HASH_CR_MDMAT_Pos|macro|HASH_CR_MDMAT_Pos
DECL|HASH_CR_MDMAT|macro|HASH_CR_MDMAT
DECL|HASH_CR_MODE_Msk|macro|HASH_CR_MODE_Msk
DECL|HASH_CR_MODE_Pos|macro|HASH_CR_MODE_Pos
DECL|HASH_CR_MODE|macro|HASH_CR_MODE
DECL|HASH_CR_NBW_0|macro|HASH_CR_NBW_0
DECL|HASH_CR_NBW_1|macro|HASH_CR_NBW_1
DECL|HASH_CR_NBW_2|macro|HASH_CR_NBW_2
DECL|HASH_CR_NBW_3|macro|HASH_CR_NBW_3
DECL|HASH_CR_NBW_Msk|macro|HASH_CR_NBW_Msk
DECL|HASH_CR_NBW_Pos|macro|HASH_CR_NBW_Pos
DECL|HASH_CR_NBW|macro|HASH_CR_NBW
DECL|HASH_DIGEST_BASE|macro|HASH_DIGEST_BASE
DECL|HASH_DIGEST_TypeDef|typedef|} HASH_DIGEST_TypeDef;
DECL|HASH_DIGEST|macro|HASH_DIGEST
DECL|HASH_IMR_DCIE_Msk|macro|HASH_IMR_DCIE_Msk
DECL|HASH_IMR_DCIE_Pos|macro|HASH_IMR_DCIE_Pos
DECL|HASH_IMR_DCIE|macro|HASH_IMR_DCIE
DECL|HASH_IMR_DCIM|macro|HASH_IMR_DCIM
DECL|HASH_IMR_DINIE_Msk|macro|HASH_IMR_DINIE_Msk
DECL|HASH_IMR_DINIE_Pos|macro|HASH_IMR_DINIE_Pos
DECL|HASH_IMR_DINIE|macro|HASH_IMR_DINIE
DECL|HASH_IMR_DINIM|macro|HASH_IMR_DINIM
DECL|HASH_RNG_IRQn|enumerator|HASH_RNG_IRQn = 80, /*!< Hash and Rng global interrupt */
DECL|HASH_SR_BUSY_Msk|macro|HASH_SR_BUSY_Msk
DECL|HASH_SR_BUSY_Pos|macro|HASH_SR_BUSY_Pos
DECL|HASH_SR_BUSY|macro|HASH_SR_BUSY
DECL|HASH_SR_DCIS_Msk|macro|HASH_SR_DCIS_Msk
DECL|HASH_SR_DCIS_Pos|macro|HASH_SR_DCIS_Pos
DECL|HASH_SR_DCIS|macro|HASH_SR_DCIS
DECL|HASH_SR_DINIS_Msk|macro|HASH_SR_DINIS_Msk
DECL|HASH_SR_DINIS_Pos|macro|HASH_SR_DINIS_Pos
DECL|HASH_SR_DINIS|macro|HASH_SR_DINIS
DECL|HASH_SR_DMAS_Msk|macro|HASH_SR_DMAS_Msk
DECL|HASH_SR_DMAS_Pos|macro|HASH_SR_DMAS_Pos
DECL|HASH_SR_DMAS|macro|HASH_SR_DMAS
DECL|HASH_STR_DCAL_Msk|macro|HASH_STR_DCAL_Msk
DECL|HASH_STR_DCAL_Pos|macro|HASH_STR_DCAL_Pos
DECL|HASH_STR_DCAL|macro|HASH_STR_DCAL
DECL|HASH_STR_NBLW_0|macro|HASH_STR_NBLW_0
DECL|HASH_STR_NBLW_1|macro|HASH_STR_NBLW_1
DECL|HASH_STR_NBLW_2|macro|HASH_STR_NBLW_2
DECL|HASH_STR_NBLW_3|macro|HASH_STR_NBLW_3
DECL|HASH_STR_NBLW_4|macro|HASH_STR_NBLW_4
DECL|HASH_STR_NBLW_Msk|macro|HASH_STR_NBLW_Msk
DECL|HASH_STR_NBLW_Pos|macro|HASH_STR_NBLW_Pos
DECL|HASH_STR_NBLW|macro|HASH_STR_NBLW
DECL|HASH_STR_NBW_0|macro|HASH_STR_NBW_0
DECL|HASH_STR_NBW_1|macro|HASH_STR_NBW_1
DECL|HASH_STR_NBW_2|macro|HASH_STR_NBW_2
DECL|HASH_STR_NBW_3|macro|HASH_STR_NBW_3
DECL|HASH_STR_NBW_4|macro|HASH_STR_NBW_4
DECL|HASH_STR_NBW|macro|HASH_STR_NBW
DECL|HASH_TypeDef|typedef|} HASH_TypeDef;
DECL|HASH|macro|HASH
DECL|HCCHAR|member|__IO uint32_t HCCHAR; /*!< Host Channel Characteristics Register 500h */
DECL|HCDMA|member|__IO uint32_t HCDMA; /*!< Host Channel DMA Address Register 514h */
DECL|HCFG|member|__IO uint32_t HCFG; /*!< Host Configuration Register 400h */
DECL|HCINTMSK|member|__IO uint32_t HCINTMSK; /*!< Host Channel Interrupt Mask Register 50Ch */
DECL|HCINT|member|__IO uint32_t HCINT; /*!< Host Channel Interrupt Register 508h */
DECL|HCSPLT|member|__IO uint32_t HCSPLT; /*!< Host Channel Split Control Register 504h */
DECL|HCTSIZ|member|__IO uint32_t HCTSIZ; /*!< Host Channel Transfer Size Register 510h */
DECL|HFIR|member|__IO uint32_t HFIR; /*!< Host Frame Interval Register 404h */
DECL|HFNUM|member|__IO uint32_t HFNUM; /*!< Host Frame Nbr/Frame Remaining 408h */
DECL|HIFCR|member|__IO uint32_t HIFCR; /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
DECL|HISR|member|__IO uint32_t HISR; /*!< DMA high interrupt status register, Address offset: 0x04 */
DECL|HNPTXSTS|member|__IO uint32_t HNPTXSTS; /*!< Non Periodic Tx FIFO/Queue Sts reg 02Ch */
DECL|HPTXFSIZ|member|__IO uint32_t HPTXFSIZ; /*!< Host Periodic Tx FIFO Size Reg 100h */
DECL|HPTXSTS|member|__IO uint32_t HPTXSTS; /*!< Host Periodic Tx FIFO/ Queue Status 410h */
DECL|HR|member|__IO uint32_t HR[5]; /*!< HASH digest registers, Address offset: 0x0C-0x1C */
DECL|HR|member|__IO uint32_t HR[8]; /*!< HASH digest registers, Address offset: 0x310-0x32C */
DECL|HTR|member|__IO uint32_t HTR; /*!< ADC watchdog higher threshold register, Address offset: 0x24 */
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_ER_IRQn|enumerator|I2C1_ER_IRQn = 32, /*!< I2C1 Error Interrupt */
DECL|I2C1_EV_IRQn|enumerator|I2C1_EV_IRQn = 31, /*!< I2C1 Event Interrupt */
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2_ER_IRQn|enumerator|I2C2_ER_IRQn = 34, /*!< I2C2 Error Interrupt */
DECL|I2C2_EV_IRQn|enumerator|I2C2_EV_IRQn = 33, /*!< I2C2 Event Interrupt */
DECL|I2C2|macro|I2C2
DECL|I2C3_BASE|macro|I2C3_BASE
DECL|I2C3_ER_IRQn|enumerator|I2C3_ER_IRQn = 73, /*!< I2C3 error interrupt */
DECL|I2C3_EV_IRQn|enumerator|I2C3_EV_IRQn = 72, /*!< I2C3 event interrupt */
DECL|I2C3|macro|I2C3
DECL|I2C_CCR_CCR_Msk|macro|I2C_CCR_CCR_Msk
DECL|I2C_CCR_CCR_Pos|macro|I2C_CCR_CCR_Pos
DECL|I2C_CCR_CCR|macro|I2C_CCR_CCR
DECL|I2C_CCR_DUTY_Msk|macro|I2C_CCR_DUTY_Msk
DECL|I2C_CCR_DUTY_Pos|macro|I2C_CCR_DUTY_Pos
DECL|I2C_CCR_DUTY|macro|I2C_CCR_DUTY
DECL|I2C_CCR_FS_Msk|macro|I2C_CCR_FS_Msk
DECL|I2C_CCR_FS_Pos|macro|I2C_CCR_FS_Pos
DECL|I2C_CCR_FS|macro|I2C_CCR_FS
DECL|I2C_CR1_ACK_Msk|macro|I2C_CR1_ACK_Msk
DECL|I2C_CR1_ACK_Pos|macro|I2C_CR1_ACK_Pos
DECL|I2C_CR1_ACK|macro|I2C_CR1_ACK
DECL|I2C_CR1_ALERT_Msk|macro|I2C_CR1_ALERT_Msk
DECL|I2C_CR1_ALERT_Pos|macro|I2C_CR1_ALERT_Pos
DECL|I2C_CR1_ALERT|macro|I2C_CR1_ALERT
DECL|I2C_CR1_ENARP_Msk|macro|I2C_CR1_ENARP_Msk
DECL|I2C_CR1_ENARP_Pos|macro|I2C_CR1_ENARP_Pos
DECL|I2C_CR1_ENARP|macro|I2C_CR1_ENARP
DECL|I2C_CR1_ENGC_Msk|macro|I2C_CR1_ENGC_Msk
DECL|I2C_CR1_ENGC_Pos|macro|I2C_CR1_ENGC_Pos
DECL|I2C_CR1_ENGC|macro|I2C_CR1_ENGC
DECL|I2C_CR1_ENPEC_Msk|macro|I2C_CR1_ENPEC_Msk
DECL|I2C_CR1_ENPEC_Pos|macro|I2C_CR1_ENPEC_Pos
DECL|I2C_CR1_ENPEC|macro|I2C_CR1_ENPEC
DECL|I2C_CR1_NOSTRETCH_Msk|macro|I2C_CR1_NOSTRETCH_Msk
DECL|I2C_CR1_NOSTRETCH_Pos|macro|I2C_CR1_NOSTRETCH_Pos
DECL|I2C_CR1_NOSTRETCH|macro|I2C_CR1_NOSTRETCH
DECL|I2C_CR1_PEC_Msk|macro|I2C_CR1_PEC_Msk
DECL|I2C_CR1_PEC_Pos|macro|I2C_CR1_PEC_Pos
DECL|I2C_CR1_PEC|macro|I2C_CR1_PEC
DECL|I2C_CR1_PE_Msk|macro|I2C_CR1_PE_Msk
DECL|I2C_CR1_PE_Pos|macro|I2C_CR1_PE_Pos
DECL|I2C_CR1_PE|macro|I2C_CR1_PE
DECL|I2C_CR1_POS_Msk|macro|I2C_CR1_POS_Msk
DECL|I2C_CR1_POS_Pos|macro|I2C_CR1_POS_Pos
DECL|I2C_CR1_POS|macro|I2C_CR1_POS
DECL|I2C_CR1_SMBTYPE_Msk|macro|I2C_CR1_SMBTYPE_Msk
DECL|I2C_CR1_SMBTYPE_Pos|macro|I2C_CR1_SMBTYPE_Pos
DECL|I2C_CR1_SMBTYPE|macro|I2C_CR1_SMBTYPE
DECL|I2C_CR1_SMBUS_Msk|macro|I2C_CR1_SMBUS_Msk
DECL|I2C_CR1_SMBUS_Pos|macro|I2C_CR1_SMBUS_Pos
DECL|I2C_CR1_SMBUS|macro|I2C_CR1_SMBUS
DECL|I2C_CR1_START_Msk|macro|I2C_CR1_START_Msk
DECL|I2C_CR1_START_Pos|macro|I2C_CR1_START_Pos
DECL|I2C_CR1_START|macro|I2C_CR1_START
DECL|I2C_CR1_STOP_Msk|macro|I2C_CR1_STOP_Msk
DECL|I2C_CR1_STOP_Pos|macro|I2C_CR1_STOP_Pos
DECL|I2C_CR1_STOP|macro|I2C_CR1_STOP
DECL|I2C_CR1_SWRST_Msk|macro|I2C_CR1_SWRST_Msk
DECL|I2C_CR1_SWRST_Pos|macro|I2C_CR1_SWRST_Pos
DECL|I2C_CR1_SWRST|macro|I2C_CR1_SWRST
DECL|I2C_CR2_DMAEN_Msk|macro|I2C_CR2_DMAEN_Msk
DECL|I2C_CR2_DMAEN_Pos|macro|I2C_CR2_DMAEN_Pos
DECL|I2C_CR2_DMAEN|macro|I2C_CR2_DMAEN
DECL|I2C_CR2_FREQ_0|macro|I2C_CR2_FREQ_0
DECL|I2C_CR2_FREQ_1|macro|I2C_CR2_FREQ_1
DECL|I2C_CR2_FREQ_2|macro|I2C_CR2_FREQ_2
DECL|I2C_CR2_FREQ_3|macro|I2C_CR2_FREQ_3
DECL|I2C_CR2_FREQ_4|macro|I2C_CR2_FREQ_4
DECL|I2C_CR2_FREQ_5|macro|I2C_CR2_FREQ_5
DECL|I2C_CR2_FREQ_Msk|macro|I2C_CR2_FREQ_Msk
DECL|I2C_CR2_FREQ_Pos|macro|I2C_CR2_FREQ_Pos
DECL|I2C_CR2_FREQ|macro|I2C_CR2_FREQ
DECL|I2C_CR2_ITBUFEN_Msk|macro|I2C_CR2_ITBUFEN_Msk
DECL|I2C_CR2_ITBUFEN_Pos|macro|I2C_CR2_ITBUFEN_Pos
DECL|I2C_CR2_ITBUFEN|macro|I2C_CR2_ITBUFEN
DECL|I2C_CR2_ITERREN_Msk|macro|I2C_CR2_ITERREN_Msk
DECL|I2C_CR2_ITERREN_Pos|macro|I2C_CR2_ITERREN_Pos
DECL|I2C_CR2_ITERREN|macro|I2C_CR2_ITERREN
DECL|I2C_CR2_ITEVTEN_Msk|macro|I2C_CR2_ITEVTEN_Msk
DECL|I2C_CR2_ITEVTEN_Pos|macro|I2C_CR2_ITEVTEN_Pos
DECL|I2C_CR2_ITEVTEN|macro|I2C_CR2_ITEVTEN
DECL|I2C_CR2_LAST_Msk|macro|I2C_CR2_LAST_Msk
DECL|I2C_CR2_LAST_Pos|macro|I2C_CR2_LAST_Pos
DECL|I2C_CR2_LAST|macro|I2C_CR2_LAST
DECL|I2C_DR_DR_Msk|macro|I2C_DR_DR_Msk
DECL|I2C_DR_DR_Pos|macro|I2C_DR_DR_Pos
DECL|I2C_DR_DR|macro|I2C_DR_DR
DECL|I2C_FLTR_ANOFF_Msk|macro|I2C_FLTR_ANOFF_Msk
DECL|I2C_FLTR_ANOFF_Pos|macro|I2C_FLTR_ANOFF_Pos
DECL|I2C_FLTR_ANOFF|macro|I2C_FLTR_ANOFF
DECL|I2C_FLTR_DNF_Msk|macro|I2C_FLTR_DNF_Msk
DECL|I2C_FLTR_DNF_Pos|macro|I2C_FLTR_DNF_Pos
DECL|I2C_FLTR_DNF|macro|I2C_FLTR_DNF
DECL|I2C_OAR1_ADD0_Msk|macro|I2C_OAR1_ADD0_Msk
DECL|I2C_OAR1_ADD0_Pos|macro|I2C_OAR1_ADD0_Pos
DECL|I2C_OAR1_ADD0|macro|I2C_OAR1_ADD0
DECL|I2C_OAR1_ADD1_7|macro|I2C_OAR1_ADD1_7
DECL|I2C_OAR1_ADD1_Msk|macro|I2C_OAR1_ADD1_Msk
DECL|I2C_OAR1_ADD1_Pos|macro|I2C_OAR1_ADD1_Pos
DECL|I2C_OAR1_ADD1|macro|I2C_OAR1_ADD1
DECL|I2C_OAR1_ADD2_Msk|macro|I2C_OAR1_ADD2_Msk
DECL|I2C_OAR1_ADD2_Pos|macro|I2C_OAR1_ADD2_Pos
DECL|I2C_OAR1_ADD2|macro|I2C_OAR1_ADD2
DECL|I2C_OAR1_ADD3_Msk|macro|I2C_OAR1_ADD3_Msk
DECL|I2C_OAR1_ADD3_Pos|macro|I2C_OAR1_ADD3_Pos
DECL|I2C_OAR1_ADD3|macro|I2C_OAR1_ADD3
DECL|I2C_OAR1_ADD4_Msk|macro|I2C_OAR1_ADD4_Msk
DECL|I2C_OAR1_ADD4_Pos|macro|I2C_OAR1_ADD4_Pos
DECL|I2C_OAR1_ADD4|macro|I2C_OAR1_ADD4
DECL|I2C_OAR1_ADD5_Msk|macro|I2C_OAR1_ADD5_Msk
DECL|I2C_OAR1_ADD5_Pos|macro|I2C_OAR1_ADD5_Pos
DECL|I2C_OAR1_ADD5|macro|I2C_OAR1_ADD5
DECL|I2C_OAR1_ADD6_Msk|macro|I2C_OAR1_ADD6_Msk
DECL|I2C_OAR1_ADD6_Pos|macro|I2C_OAR1_ADD6_Pos
DECL|I2C_OAR1_ADD6|macro|I2C_OAR1_ADD6
DECL|I2C_OAR1_ADD7_Msk|macro|I2C_OAR1_ADD7_Msk
DECL|I2C_OAR1_ADD7_Pos|macro|I2C_OAR1_ADD7_Pos
DECL|I2C_OAR1_ADD7|macro|I2C_OAR1_ADD7
DECL|I2C_OAR1_ADD8_9|macro|I2C_OAR1_ADD8_9
DECL|I2C_OAR1_ADD8_Msk|macro|I2C_OAR1_ADD8_Msk
DECL|I2C_OAR1_ADD8_Pos|macro|I2C_OAR1_ADD8_Pos
DECL|I2C_OAR1_ADD8|macro|I2C_OAR1_ADD8
DECL|I2C_OAR1_ADD9_Msk|macro|I2C_OAR1_ADD9_Msk
DECL|I2C_OAR1_ADD9_Pos|macro|I2C_OAR1_ADD9_Pos
DECL|I2C_OAR1_ADD9|macro|I2C_OAR1_ADD9
DECL|I2C_OAR1_ADDMODE_Msk|macro|I2C_OAR1_ADDMODE_Msk
DECL|I2C_OAR1_ADDMODE_Pos|macro|I2C_OAR1_ADDMODE_Pos
DECL|I2C_OAR1_ADDMODE|macro|I2C_OAR1_ADDMODE
DECL|I2C_OAR2_ADD2_Msk|macro|I2C_OAR2_ADD2_Msk
DECL|I2C_OAR2_ADD2_Pos|macro|I2C_OAR2_ADD2_Pos
DECL|I2C_OAR2_ADD2|macro|I2C_OAR2_ADD2
DECL|I2C_OAR2_ENDUAL_Msk|macro|I2C_OAR2_ENDUAL_Msk
DECL|I2C_OAR2_ENDUAL_Pos|macro|I2C_OAR2_ENDUAL_Pos
DECL|I2C_OAR2_ENDUAL|macro|I2C_OAR2_ENDUAL
DECL|I2C_SR1_ADD10_Msk|macro|I2C_SR1_ADD10_Msk
DECL|I2C_SR1_ADD10_Pos|macro|I2C_SR1_ADD10_Pos
DECL|I2C_SR1_ADD10|macro|I2C_SR1_ADD10
DECL|I2C_SR1_ADDR_Msk|macro|I2C_SR1_ADDR_Msk
DECL|I2C_SR1_ADDR_Pos|macro|I2C_SR1_ADDR_Pos
DECL|I2C_SR1_ADDR|macro|I2C_SR1_ADDR
DECL|I2C_SR1_AF_Msk|macro|I2C_SR1_AF_Msk
DECL|I2C_SR1_AF_Pos|macro|I2C_SR1_AF_Pos
DECL|I2C_SR1_AF|macro|I2C_SR1_AF
DECL|I2C_SR1_ARLO_Msk|macro|I2C_SR1_ARLO_Msk
DECL|I2C_SR1_ARLO_Pos|macro|I2C_SR1_ARLO_Pos
DECL|I2C_SR1_ARLO|macro|I2C_SR1_ARLO
DECL|I2C_SR1_BERR_Msk|macro|I2C_SR1_BERR_Msk
DECL|I2C_SR1_BERR_Pos|macro|I2C_SR1_BERR_Pos
DECL|I2C_SR1_BERR|macro|I2C_SR1_BERR
DECL|I2C_SR1_BTF_Msk|macro|I2C_SR1_BTF_Msk
DECL|I2C_SR1_BTF_Pos|macro|I2C_SR1_BTF_Pos
DECL|I2C_SR1_BTF|macro|I2C_SR1_BTF
DECL|I2C_SR1_OVR_Msk|macro|I2C_SR1_OVR_Msk
DECL|I2C_SR1_OVR_Pos|macro|I2C_SR1_OVR_Pos
DECL|I2C_SR1_OVR|macro|I2C_SR1_OVR
DECL|I2C_SR1_PECERR_Msk|macro|I2C_SR1_PECERR_Msk
DECL|I2C_SR1_PECERR_Pos|macro|I2C_SR1_PECERR_Pos
DECL|I2C_SR1_PECERR|macro|I2C_SR1_PECERR
DECL|I2C_SR1_RXNE_Msk|macro|I2C_SR1_RXNE_Msk
DECL|I2C_SR1_RXNE_Pos|macro|I2C_SR1_RXNE_Pos
DECL|I2C_SR1_RXNE|macro|I2C_SR1_RXNE
DECL|I2C_SR1_SB_Msk|macro|I2C_SR1_SB_Msk
DECL|I2C_SR1_SB_Pos|macro|I2C_SR1_SB_Pos
DECL|I2C_SR1_SB|macro|I2C_SR1_SB
DECL|I2C_SR1_SMBALERT_Msk|macro|I2C_SR1_SMBALERT_Msk
DECL|I2C_SR1_SMBALERT_Pos|macro|I2C_SR1_SMBALERT_Pos
DECL|I2C_SR1_SMBALERT|macro|I2C_SR1_SMBALERT
DECL|I2C_SR1_STOPF_Msk|macro|I2C_SR1_STOPF_Msk
DECL|I2C_SR1_STOPF_Pos|macro|I2C_SR1_STOPF_Pos
DECL|I2C_SR1_STOPF|macro|I2C_SR1_STOPF
DECL|I2C_SR1_TIMEOUT_Msk|macro|I2C_SR1_TIMEOUT_Msk
DECL|I2C_SR1_TIMEOUT_Pos|macro|I2C_SR1_TIMEOUT_Pos
DECL|I2C_SR1_TIMEOUT|macro|I2C_SR1_TIMEOUT
DECL|I2C_SR1_TXE_Msk|macro|I2C_SR1_TXE_Msk
DECL|I2C_SR1_TXE_Pos|macro|I2C_SR1_TXE_Pos
DECL|I2C_SR1_TXE|macro|I2C_SR1_TXE
DECL|I2C_SR2_BUSY_Msk|macro|I2C_SR2_BUSY_Msk
DECL|I2C_SR2_BUSY_Pos|macro|I2C_SR2_BUSY_Pos
DECL|I2C_SR2_BUSY|macro|I2C_SR2_BUSY
DECL|I2C_SR2_DUALF_Msk|macro|I2C_SR2_DUALF_Msk
DECL|I2C_SR2_DUALF_Pos|macro|I2C_SR2_DUALF_Pos
DECL|I2C_SR2_DUALF|macro|I2C_SR2_DUALF
DECL|I2C_SR2_GENCALL_Msk|macro|I2C_SR2_GENCALL_Msk
DECL|I2C_SR2_GENCALL_Pos|macro|I2C_SR2_GENCALL_Pos
DECL|I2C_SR2_GENCALL|macro|I2C_SR2_GENCALL
DECL|I2C_SR2_MSL_Msk|macro|I2C_SR2_MSL_Msk
DECL|I2C_SR2_MSL_Pos|macro|I2C_SR2_MSL_Pos
DECL|I2C_SR2_MSL|macro|I2C_SR2_MSL
DECL|I2C_SR2_PEC_Msk|macro|I2C_SR2_PEC_Msk
DECL|I2C_SR2_PEC_Pos|macro|I2C_SR2_PEC_Pos
DECL|I2C_SR2_PEC|macro|I2C_SR2_PEC
DECL|I2C_SR2_SMBDEFAULT_Msk|macro|I2C_SR2_SMBDEFAULT_Msk
DECL|I2C_SR2_SMBDEFAULT_Pos|macro|I2C_SR2_SMBDEFAULT_Pos
DECL|I2C_SR2_SMBDEFAULT|macro|I2C_SR2_SMBDEFAULT
DECL|I2C_SR2_SMBHOST_Msk|macro|I2C_SR2_SMBHOST_Msk
DECL|I2C_SR2_SMBHOST_Pos|macro|I2C_SR2_SMBHOST_Pos
DECL|I2C_SR2_SMBHOST|macro|I2C_SR2_SMBHOST
DECL|I2C_SR2_TRA_Msk|macro|I2C_SR2_TRA_Msk
DECL|I2C_SR2_TRA_Pos|macro|I2C_SR2_TRA_Pos
DECL|I2C_SR2_TRA|macro|I2C_SR2_TRA
DECL|I2C_TRISE_TRISE_Msk|macro|I2C_TRISE_TRISE_Msk
DECL|I2C_TRISE_TRISE_Pos|macro|I2C_TRISE_TRISE_Pos
DECL|I2C_TRISE_TRISE|macro|I2C_TRISE_TRISE
DECL|I2C_TypeDef|typedef|} I2C_TypeDef;
DECL|I2S2ext_BASE|macro|I2S2ext_BASE
DECL|I2S2ext|macro|I2S2ext
DECL|I2S3ext_BASE|macro|I2S3ext_BASE
DECL|I2S3ext|macro|I2S3ext
DECL|I2SCFGR|member|__IO uint32_t I2SCFGR; /*!< SPI_I2S configuration register, Address offset: 0x1C */
DECL|I2SPR|member|__IO uint32_t I2SPR; /*!< SPI_I2S prescaler register, Address offset: 0x20 */
DECL|ICR|member|__IO uint32_t ICR; /*!< DCMI interrupt clear register, Address offset: 0x14 */
DECL|ICR|member|__IO uint32_t ICR; /*!< LTDC Interrupt Clear Register, Address offset: 0x3C */
DECL|ICR|member|__IO uint32_t ICR; /*!< SDIO interrupt clear register, Address offset: 0x38 */
DECL|IDCODE|member|__IO uint32_t IDCODE; /*!< MCU device ID code, Address offset: 0x00 */
DECL|IDR|member|__IO uint32_t IDR; /*!< GPIO port input data register, Address offset: 0x10 */
DECL|IDR|member|__IO uint8_t IDR; /*!< CRC Independent data register, Address offset: 0x04 */
DECL|IER|member|__IO uint32_t IER; /*!< CAN interrupt enable register, Address offset: 0x14 */
DECL|IER|member|__IO uint32_t IER; /*!< DCMI interrupt enable register, Address offset: 0x0C */
DECL|IER|member|__IO uint32_t IER; /*!< LTDC Interrupt Enable Register, Address offset: 0x34 */
DECL|IER|member|__IO uint32_t IER[2]; /*!< DSI Host Interrupt Enable Register, Address offset: 0xC4-0xCB */
DECL|IFCR|member|__IO uint32_t IFCR; /*!< DMA2D Interrupt Flag Clear Register, Address offset: 0x08 */
DECL|IMR|member|__IO uint32_t IMR; /*!< EXTI Interrupt mask register, Address offset: 0x00 */
DECL|IMR|member|__IO uint32_t IMR; /*!< HASH interrupt enable register, Address offset: 0x20 */
DECL|IMR|member|__IO uint32_t IMR; /*!< SAI block x interrupt mask register, Address offset: 0x14 */
DECL|IMSCR|member|__IO uint32_t IMSCR; /*!< CRYP interrupt mask set/clear register, Address offset: 0x14 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|ISR|member|__IO uint32_t ISR; /*!< DMA2D Interrupt Status Register, Address offset: 0x04 */
DECL|ISR|member|__IO uint32_t ISR; /*!< LTDC Interrupt Status Register, Address offset: 0x38 */
DECL|ISR|member|__IO uint32_t ISR; /*!< RTC initialization and status register, Address offset: 0x0C */
DECL|ISR|member|__IO uint32_t ISR[2]; /*!< DSI Host Interrupt & Status Register, Address offset: 0xBC-0xC3 */
DECL|IS_ADC_ALL_INSTANCE|macro|IS_ADC_ALL_INSTANCE
DECL|IS_ADC_COMMON_INSTANCE|macro|IS_ADC_COMMON_INSTANCE
DECL|IS_ADC_MULTIMODE_MASTER_INSTANCE|macro|IS_ADC_MULTIMODE_MASTER_INSTANCE
DECL|IS_CAN_ALL_INSTANCE|macro|IS_CAN_ALL_INSTANCE
DECL|IS_CRC_ALL_INSTANCE|macro|IS_CRC_ALL_INSTANCE
DECL|IS_DAC_ALL_INSTANCE|macro|IS_DAC_ALL_INSTANCE
DECL|IS_DCMI_ALL_INSTANCE|macro|IS_DCMI_ALL_INSTANCE
DECL|IS_DMA2D_ALL_INSTANCE|macro|IS_DMA2D_ALL_INSTANCE
DECL|IS_DMA_STREAM_ALL_INSTANCE|macro|IS_DMA_STREAM_ALL_INSTANCE
DECL|IS_GPIO_ALL_INSTANCE|macro|IS_GPIO_ALL_INSTANCE
DECL|IS_HCD_ALL_INSTANCE|macro|IS_HCD_ALL_INSTANCE
DECL|IS_I2C_ALL_INSTANCE|macro|IS_I2C_ALL_INSTANCE
DECL|IS_I2S_ALL_INSTANCE_EXT|macro|IS_I2S_ALL_INSTANCE_EXT
DECL|IS_I2S_ALL_INSTANCE|macro|IS_I2S_ALL_INSTANCE
DECL|IS_I2S_EXT_ALL_INSTANCE|macro|IS_I2S_EXT_ALL_INSTANCE
DECL|IS_IRDA_INSTANCE|macro|IS_IRDA_INSTANCE
DECL|IS_IWDG_ALL_INSTANCE|macro|IS_IWDG_ALL_INSTANCE
DECL|IS_LTDC_ALL_INSTANCE|macro|IS_LTDC_ALL_INSTANCE
DECL|IS_PCD_ALL_INSTANCE|macro|IS_PCD_ALL_INSTANCE
DECL|IS_QSPI_ALL_INSTANCE|macro|IS_QSPI_ALL_INSTANCE
DECL|IS_RNG_ALL_INSTANCE|macro|IS_RNG_ALL_INSTANCE
DECL|IS_RTC_ALL_INSTANCE|macro|IS_RTC_ALL_INSTANCE
DECL|IS_SAI_ALL_INSTANCE|macro|IS_SAI_ALL_INSTANCE
DECL|IS_SAI_BLOCK_PERIPH|macro|IS_SAI_BLOCK_PERIPH
DECL|IS_SDIO_ALL_INSTANCE|macro|IS_SDIO_ALL_INSTANCE
DECL|IS_SMARTCARD_INSTANCE|macro|IS_SMARTCARD_INSTANCE
DECL|IS_SMBUS_ALL_INSTANCE|macro|IS_SMBUS_ALL_INSTANCE
DECL|IS_SPI_ALL_INSTANCE|macro|IS_SPI_ALL_INSTANCE
DECL|IS_TIM_32B_COUNTER_INSTANCE|macro|IS_TIM_32B_COUNTER_INSTANCE
DECL|IS_TIM_ADVANCED_INSTANCE|macro|IS_TIM_ADVANCED_INSTANCE
DECL|IS_TIM_BREAK_INSTANCE|macro|IS_TIM_BREAK_INSTANCE
DECL|IS_TIM_CC1_INSTANCE|macro|IS_TIM_CC1_INSTANCE
DECL|IS_TIM_CC2_INSTANCE|macro|IS_TIM_CC2_INSTANCE
DECL|IS_TIM_CC3_INSTANCE|macro|IS_TIM_CC3_INSTANCE
DECL|IS_TIM_CC4_INSTANCE|macro|IS_TIM_CC4_INSTANCE
DECL|IS_TIM_CCDMA_INSTANCE|macro|IS_TIM_CCDMA_INSTANCE
DECL|IS_TIM_CCXN_INSTANCE|macro|IS_TIM_CCXN_INSTANCE
DECL|IS_TIM_CCX_INSTANCE|macro|IS_TIM_CCX_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE
DECL|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE|macro|IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE
DECL|IS_TIM_CLOCK_DIVISION_INSTANCE|macro|IS_TIM_CLOCK_DIVISION_INSTANCE
DECL|IS_TIM_COMMUTATION_EVENT_INSTANCE|macro|IS_TIM_COMMUTATION_EVENT_INSTANCE
DECL|IS_TIM_COUNTER_MODE_SELECT_INSTANCE|macro|IS_TIM_COUNTER_MODE_SELECT_INSTANCE
DECL|IS_TIM_DMABURST_INSTANCE|macro|IS_TIM_DMABURST_INSTANCE
DECL|IS_TIM_DMA_CC_INSTANCE|macro|IS_TIM_DMA_CC_INSTANCE
DECL|IS_TIM_DMA_INSTANCE|macro|IS_TIM_DMA_INSTANCE
DECL|IS_TIM_ENCODER_INTERFACE_INSTANCE|macro|IS_TIM_ENCODER_INTERFACE_INSTANCE
DECL|IS_TIM_ETR_INSTANCE|macro|IS_TIM_ETR_INSTANCE
DECL|IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE|macro|IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
DECL|IS_TIM_INSTANCE|macro|IS_TIM_INSTANCE
DECL|IS_TIM_MASTER_INSTANCE|macro|IS_TIM_MASTER_INSTANCE
DECL|IS_TIM_OCXREF_CLEAR_INSTANCE|macro|IS_TIM_OCXREF_CLEAR_INSTANCE
DECL|IS_TIM_REMAP_INSTANCE|macro|IS_TIM_REMAP_INSTANCE
DECL|IS_TIM_REPETITION_COUNTER_INSTANCE|macro|IS_TIM_REPETITION_COUNTER_INSTANCE
DECL|IS_TIM_SLAVE_INSTANCE|macro|IS_TIM_SLAVE_INSTANCE
DECL|IS_TIM_XOR_INSTANCE|macro|IS_TIM_XOR_INSTANCE
DECL|IS_UART_HALFDUPLEX_INSTANCE|macro|IS_UART_HALFDUPLEX_INSTANCE
DECL|IS_UART_HWFLOW_INSTANCE|macro|IS_UART_HWFLOW_INSTANCE
DECL|IS_UART_INSTANCE|macro|IS_UART_INSTANCE
DECL|IS_UART_LIN_INSTANCE|macro|IS_UART_LIN_INSTANCE
DECL|IS_USART_INSTANCE|macro|IS_USART_INSTANCE
DECL|IS_WWDG_ALL_INSTANCE|macro|IS_WWDG_ALL_INSTANCE
DECL|IV0LR|member|__IO uint32_t IV0LR; /*!< CRYP initialization vector left-word register 0, Address offset: 0x40 */
DECL|IV0RR|member|__IO uint32_t IV0RR; /*!< CRYP initialization vector right-word register 0, Address offset: 0x44 */
DECL|IV1LR|member|__IO uint32_t IV1LR; /*!< CRYP initialization vector left-word register 1, Address offset: 0x48 */
DECL|IV1RR|member|__IO uint32_t IV1RR; /*!< CRYP initialization vector right-word register 1, Address offset: 0x4C */
DECL|IWDG_BASE|macro|IWDG_BASE
DECL|IWDG_KR_KEY_Msk|macro|IWDG_KR_KEY_Msk
DECL|IWDG_KR_KEY_Pos|macro|IWDG_KR_KEY_Pos
DECL|IWDG_KR_KEY|macro|IWDG_KR_KEY
DECL|IWDG_PR_PR_0|macro|IWDG_PR_PR_0
DECL|IWDG_PR_PR_1|macro|IWDG_PR_PR_1
DECL|IWDG_PR_PR_2|macro|IWDG_PR_PR_2
DECL|IWDG_PR_PR_Msk|macro|IWDG_PR_PR_Msk
DECL|IWDG_PR_PR_Pos|macro|IWDG_PR_PR_Pos
DECL|IWDG_PR_PR|macro|IWDG_PR_PR
DECL|IWDG_RLR_RL_Msk|macro|IWDG_RLR_RL_Msk
DECL|IWDG_RLR_RL_Pos|macro|IWDG_RLR_RL_Pos
DECL|IWDG_RLR_RL|macro|IWDG_RLR_RL
DECL|IWDG_SR_PVU_Msk|macro|IWDG_SR_PVU_Msk
DECL|IWDG_SR_PVU_Pos|macro|IWDG_SR_PVU_Pos
DECL|IWDG_SR_PVU|macro|IWDG_SR_PVU
DECL|IWDG_SR_RVU_Msk|macro|IWDG_SR_RVU_Msk
DECL|IWDG_SR_RVU_Pos|macro|IWDG_SR_RVU_Pos
DECL|IWDG_SR_RVU|macro|IWDG_SR_RVU
DECL|IWDG_TypeDef|typedef|} IWDG_TypeDef;
DECL|IWDG|macro|IWDG
DECL|JDR1|member|__IO uint32_t JDR1; /*!< ADC injected data register 1, Address offset: 0x3C */
DECL|JDR2|member|__IO uint32_t JDR2; /*!< ADC injected data register 2, Address offset: 0x40 */
DECL|JDR3|member|__IO uint32_t JDR3; /*!< ADC injected data register 3, Address offset: 0x44 */
DECL|JDR4|member|__IO uint32_t JDR4; /*!< ADC injected data register 4, Address offset: 0x48 */
DECL|JOFR1|member|__IO uint32_t JOFR1; /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
DECL|JOFR2|member|__IO uint32_t JOFR2; /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
DECL|JOFR3|member|__IO uint32_t JOFR3; /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
DECL|JOFR4|member|__IO uint32_t JOFR4; /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
DECL|JSQR|member|__IO uint32_t JSQR; /*!< ADC injected sequence register, Address offset: 0x38*/
DECL|K0LR|member|__IO uint32_t K0LR; /*!< CRYP key left register 0, Address offset: 0x20 */
DECL|K0RR|member|__IO uint32_t K0RR; /*!< CRYP key right register 0, Address offset: 0x24 */
DECL|K1LR|member|__IO uint32_t K1LR; /*!< CRYP key left register 1, Address offset: 0x28 */
DECL|K1RR|member|__IO uint32_t K1RR; /*!< CRYP key right register 1, Address offset: 0x2C */
DECL|K2LR|member|__IO uint32_t K2LR; /*!< CRYP key left register 2, Address offset: 0x30 */
DECL|K2RR|member|__IO uint32_t K2RR; /*!< CRYP key right register 2, Address offset: 0x34 */
DECL|K3LR|member|__IO uint32_t K3LR; /*!< CRYP key left register 3, Address offset: 0x38 */
DECL|K3RR|member|__IO uint32_t K3RR; /*!< CRYP key right register 3, Address offset: 0x3C */
DECL|KEYR|member|__IO uint32_t KEYR; /*!< FLASH key register, Address offset: 0x04 */
DECL|KR|member|__IO uint32_t KR; /*!< IWDG Key register, Address offset: 0x00 */
DECL|LCCCR|member|__IO uint32_t LCCCR; /*!< DSI Host LTDC Current Color Coding Register, Address offset: 0x110 */
DECL|LCCR|member|__IO uint32_t LCCR; /*!< DSI Host LTDC Command Configuration Register, Address offset: 0x64 */
DECL|LCKR|member|__IO uint32_t LCKR; /*!< GPIO port configuration lock register, Address offset: 0x1C */
DECL|LCOLCR|member|__IO uint32_t LCOLCR; /*!< DSI Host LTDC Color Coding Register, Address offset: 0x10 */
DECL|LCVCIDR|member|__IO uint32_t LCVCIDR; /*!< DSI Host LTDC Current VCID Register, Address offset: 0x10C */
DECL|LIFCR|member|__IO uint32_t LIFCR; /*!< DMA low interrupt flag clear register, Address offset: 0x08 */
DECL|LIPCR|member|__IO uint32_t LIPCR; /*!< LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 */
DECL|LISR|member|__IO uint32_t LISR; /*!< DMA low interrupt status register, Address offset: 0x00 */
DECL|LPCR|member|__IO uint32_t LPCR; /*!< DSI Host LTDC Polarity Configuration Register, Address offset: 0x14 */
DECL|LPMCCR|member|__IO uint32_t LPMCCR; /*!< DSI Host Low-power Mode Current Configuration Register, Address offset: 0x118 */
DECL|LPMCR|member|__IO uint32_t LPMCR; /*!< DSI Host Low-Power Mode Configuration Register, Address offset: 0x18 */
DECL|LPTR|member|__IO uint32_t LPTR; /*!< QUADSPI Low Power Timeout register, Address offset: 0x30 */
DECL|LTDC_AWCR_AAH_Msk|macro|LTDC_AWCR_AAH_Msk
DECL|LTDC_AWCR_AAH_Pos|macro|LTDC_AWCR_AAH_Pos
DECL|LTDC_AWCR_AAH|macro|LTDC_AWCR_AAH
DECL|LTDC_AWCR_AAW_Msk|macro|LTDC_AWCR_AAW_Msk
DECL|LTDC_AWCR_AAW_Pos|macro|LTDC_AWCR_AAW_Pos
DECL|LTDC_AWCR_AAW|macro|LTDC_AWCR_AAW
DECL|LTDC_BASE|macro|LTDC_BASE
DECL|LTDC_BCCR_BCBLUE_Msk|macro|LTDC_BCCR_BCBLUE_Msk
DECL|LTDC_BCCR_BCBLUE_Pos|macro|LTDC_BCCR_BCBLUE_Pos
DECL|LTDC_BCCR_BCBLUE|macro|LTDC_BCCR_BCBLUE
DECL|LTDC_BCCR_BCGREEN_Msk|macro|LTDC_BCCR_BCGREEN_Msk
DECL|LTDC_BCCR_BCGREEN_Pos|macro|LTDC_BCCR_BCGREEN_Pos
DECL|LTDC_BCCR_BCGREEN|macro|LTDC_BCCR_BCGREEN
DECL|LTDC_BCCR_BCRED_Msk|macro|LTDC_BCCR_BCRED_Msk
DECL|LTDC_BCCR_BCRED_Pos|macro|LTDC_BCCR_BCRED_Pos
DECL|LTDC_BCCR_BCRED|macro|LTDC_BCCR_BCRED
DECL|LTDC_BPCR_AHBP_Msk|macro|LTDC_BPCR_AHBP_Msk
DECL|LTDC_BPCR_AHBP_Pos|macro|LTDC_BPCR_AHBP_Pos
DECL|LTDC_BPCR_AHBP|macro|LTDC_BPCR_AHBP
DECL|LTDC_BPCR_AVBP_Msk|macro|LTDC_BPCR_AVBP_Msk
DECL|LTDC_BPCR_AVBP_Pos|macro|LTDC_BPCR_AVBP_Pos
DECL|LTDC_BPCR_AVBP|macro|LTDC_BPCR_AVBP
DECL|LTDC_CDSR_HDES_Msk|macro|LTDC_CDSR_HDES_Msk
DECL|LTDC_CDSR_HDES_Pos|macro|LTDC_CDSR_HDES_Pos
DECL|LTDC_CDSR_HDES|macro|LTDC_CDSR_HDES
DECL|LTDC_CDSR_HSYNCS_Msk|macro|LTDC_CDSR_HSYNCS_Msk
DECL|LTDC_CDSR_HSYNCS_Pos|macro|LTDC_CDSR_HSYNCS_Pos
DECL|LTDC_CDSR_HSYNCS|macro|LTDC_CDSR_HSYNCS
DECL|LTDC_CDSR_VDES_Msk|macro|LTDC_CDSR_VDES_Msk
DECL|LTDC_CDSR_VDES_Pos|macro|LTDC_CDSR_VDES_Pos
DECL|LTDC_CDSR_VDES|macro|LTDC_CDSR_VDES
DECL|LTDC_CDSR_VSYNCS_Msk|macro|LTDC_CDSR_VSYNCS_Msk
DECL|LTDC_CDSR_VSYNCS_Pos|macro|LTDC_CDSR_VSYNCS_Pos
DECL|LTDC_CDSR_VSYNCS|macro|LTDC_CDSR_VSYNCS
DECL|LTDC_CPSR_CXPOS_Msk|macro|LTDC_CPSR_CXPOS_Msk
DECL|LTDC_CPSR_CXPOS_Pos|macro|LTDC_CPSR_CXPOS_Pos
DECL|LTDC_CPSR_CXPOS|macro|LTDC_CPSR_CXPOS
DECL|LTDC_CPSR_CYPOS_Msk|macro|LTDC_CPSR_CYPOS_Msk
DECL|LTDC_CPSR_CYPOS_Pos|macro|LTDC_CPSR_CYPOS_Pos
DECL|LTDC_CPSR_CYPOS|macro|LTDC_CPSR_CYPOS
DECL|LTDC_ER_IRQn|enumerator|LTDC_ER_IRQn = 89, /*!< LTDC Error global Interrupt */
DECL|LTDC_GCR_DBW_Msk|macro|LTDC_GCR_DBW_Msk
DECL|LTDC_GCR_DBW_Pos|macro|LTDC_GCR_DBW_Pos
DECL|LTDC_GCR_DBW|macro|LTDC_GCR_DBW
DECL|LTDC_GCR_DEN_Msk|macro|LTDC_GCR_DEN_Msk
DECL|LTDC_GCR_DEN_Pos|macro|LTDC_GCR_DEN_Pos
DECL|LTDC_GCR_DEN|macro|LTDC_GCR_DEN
DECL|LTDC_GCR_DEPOL_Msk|macro|LTDC_GCR_DEPOL_Msk
DECL|LTDC_GCR_DEPOL_Pos|macro|LTDC_GCR_DEPOL_Pos
DECL|LTDC_GCR_DEPOL|macro|LTDC_GCR_DEPOL
DECL|LTDC_GCR_DGW_Msk|macro|LTDC_GCR_DGW_Msk
DECL|LTDC_GCR_DGW_Pos|macro|LTDC_GCR_DGW_Pos
DECL|LTDC_GCR_DGW|macro|LTDC_GCR_DGW
DECL|LTDC_GCR_DRW_Msk|macro|LTDC_GCR_DRW_Msk
DECL|LTDC_GCR_DRW_Pos|macro|LTDC_GCR_DRW_Pos
DECL|LTDC_GCR_DRW|macro|LTDC_GCR_DRW
DECL|LTDC_GCR_DTEN|macro|LTDC_GCR_DTEN
DECL|LTDC_GCR_HSPOL_Msk|macro|LTDC_GCR_HSPOL_Msk
DECL|LTDC_GCR_HSPOL_Pos|macro|LTDC_GCR_HSPOL_Pos
DECL|LTDC_GCR_HSPOL|macro|LTDC_GCR_HSPOL
DECL|LTDC_GCR_LTDCEN_Msk|macro|LTDC_GCR_LTDCEN_Msk
DECL|LTDC_GCR_LTDCEN_Pos|macro|LTDC_GCR_LTDCEN_Pos
DECL|LTDC_GCR_LTDCEN|macro|LTDC_GCR_LTDCEN
DECL|LTDC_GCR_PCPOL_Msk|macro|LTDC_GCR_PCPOL_Msk
DECL|LTDC_GCR_PCPOL_Pos|macro|LTDC_GCR_PCPOL_Pos
DECL|LTDC_GCR_PCPOL|macro|LTDC_GCR_PCPOL
DECL|LTDC_GCR_VSPOL_Msk|macro|LTDC_GCR_VSPOL_Msk
DECL|LTDC_GCR_VSPOL_Pos|macro|LTDC_GCR_VSPOL_Pos
DECL|LTDC_GCR_VSPOL|macro|LTDC_GCR_VSPOL
DECL|LTDC_ICR_CFUIF_Msk|macro|LTDC_ICR_CFUIF_Msk
DECL|LTDC_ICR_CFUIF_Pos|macro|LTDC_ICR_CFUIF_Pos
DECL|LTDC_ICR_CFUIF|macro|LTDC_ICR_CFUIF
DECL|LTDC_ICR_CLIF_Msk|macro|LTDC_ICR_CLIF_Msk
DECL|LTDC_ICR_CLIF_Pos|macro|LTDC_ICR_CLIF_Pos
DECL|LTDC_ICR_CLIF|macro|LTDC_ICR_CLIF
DECL|LTDC_ICR_CRRIF_Msk|macro|LTDC_ICR_CRRIF_Msk
DECL|LTDC_ICR_CRRIF_Pos|macro|LTDC_ICR_CRRIF_Pos
DECL|LTDC_ICR_CRRIF|macro|LTDC_ICR_CRRIF
DECL|LTDC_ICR_CTERRIF_Msk|macro|LTDC_ICR_CTERRIF_Msk
DECL|LTDC_ICR_CTERRIF_Pos|macro|LTDC_ICR_CTERRIF_Pos
DECL|LTDC_ICR_CTERRIF|macro|LTDC_ICR_CTERRIF
DECL|LTDC_IER_FUIE_Msk|macro|LTDC_IER_FUIE_Msk
DECL|LTDC_IER_FUIE_Pos|macro|LTDC_IER_FUIE_Pos
DECL|LTDC_IER_FUIE|macro|LTDC_IER_FUIE
DECL|LTDC_IER_LIE_Msk|macro|LTDC_IER_LIE_Msk
DECL|LTDC_IER_LIE_Pos|macro|LTDC_IER_LIE_Pos
DECL|LTDC_IER_LIE|macro|LTDC_IER_LIE
DECL|LTDC_IER_RRIE_Msk|macro|LTDC_IER_RRIE_Msk
DECL|LTDC_IER_RRIE_Pos|macro|LTDC_IER_RRIE_Pos
DECL|LTDC_IER_RRIE|macro|LTDC_IER_RRIE
DECL|LTDC_IER_TERRIE_Msk|macro|LTDC_IER_TERRIE_Msk
DECL|LTDC_IER_TERRIE_Pos|macro|LTDC_IER_TERRIE_Pos
DECL|LTDC_IER_TERRIE|macro|LTDC_IER_TERRIE
DECL|LTDC_IRQn|enumerator|LTDC_IRQn = 88, /*!< LTDC global Interrupt */
DECL|LTDC_ISR_FUIF_Msk|macro|LTDC_ISR_FUIF_Msk
DECL|LTDC_ISR_FUIF_Pos|macro|LTDC_ISR_FUIF_Pos
DECL|LTDC_ISR_FUIF|macro|LTDC_ISR_FUIF
DECL|LTDC_ISR_LIF_Msk|macro|LTDC_ISR_LIF_Msk
DECL|LTDC_ISR_LIF_Pos|macro|LTDC_ISR_LIF_Pos
DECL|LTDC_ISR_LIF|macro|LTDC_ISR_LIF
DECL|LTDC_ISR_RRIF_Msk|macro|LTDC_ISR_RRIF_Msk
DECL|LTDC_ISR_RRIF_Pos|macro|LTDC_ISR_RRIF_Pos
DECL|LTDC_ISR_RRIF|macro|LTDC_ISR_RRIF
DECL|LTDC_ISR_TERRIF_Msk|macro|LTDC_ISR_TERRIF_Msk
DECL|LTDC_ISR_TERRIF_Pos|macro|LTDC_ISR_TERRIF_Pos
DECL|LTDC_ISR_TERRIF|macro|LTDC_ISR_TERRIF
DECL|LTDC_LIPCR_LIPOS_Msk|macro|LTDC_LIPCR_LIPOS_Msk
DECL|LTDC_LIPCR_LIPOS_Pos|macro|LTDC_LIPCR_LIPOS_Pos
DECL|LTDC_LIPCR_LIPOS|macro|LTDC_LIPCR_LIPOS
DECL|LTDC_Layer1_BASE|macro|LTDC_Layer1_BASE
DECL|LTDC_Layer1|macro|LTDC_Layer1
DECL|LTDC_Layer2_BASE|macro|LTDC_Layer2_BASE
DECL|LTDC_Layer2|macro|LTDC_Layer2
DECL|LTDC_Layer_TypeDef|typedef|} LTDC_Layer_TypeDef;
DECL|LTDC_LxBFCR_BF1_Msk|macro|LTDC_LxBFCR_BF1_Msk
DECL|LTDC_LxBFCR_BF1_Pos|macro|LTDC_LxBFCR_BF1_Pos
DECL|LTDC_LxBFCR_BF1|macro|LTDC_LxBFCR_BF1
DECL|LTDC_LxBFCR_BF2_Msk|macro|LTDC_LxBFCR_BF2_Msk
DECL|LTDC_LxBFCR_BF2_Pos|macro|LTDC_LxBFCR_BF2_Pos
DECL|LTDC_LxBFCR_BF2|macro|LTDC_LxBFCR_BF2
DECL|LTDC_LxCACR_CONSTA_Msk|macro|LTDC_LxCACR_CONSTA_Msk
DECL|LTDC_LxCACR_CONSTA_Pos|macro|LTDC_LxCACR_CONSTA_Pos
DECL|LTDC_LxCACR_CONSTA|macro|LTDC_LxCACR_CONSTA
DECL|LTDC_LxCFBAR_CFBADD_Msk|macro|LTDC_LxCFBAR_CFBADD_Msk
DECL|LTDC_LxCFBAR_CFBADD_Pos|macro|LTDC_LxCFBAR_CFBADD_Pos
DECL|LTDC_LxCFBAR_CFBADD|macro|LTDC_LxCFBAR_CFBADD
DECL|LTDC_LxCFBLNR_CFBLNBR_Msk|macro|LTDC_LxCFBLNR_CFBLNBR_Msk
DECL|LTDC_LxCFBLNR_CFBLNBR_Pos|macro|LTDC_LxCFBLNR_CFBLNBR_Pos
DECL|LTDC_LxCFBLNR_CFBLNBR|macro|LTDC_LxCFBLNR_CFBLNBR
DECL|LTDC_LxCFBLR_CFBLL_Msk|macro|LTDC_LxCFBLR_CFBLL_Msk
DECL|LTDC_LxCFBLR_CFBLL_Pos|macro|LTDC_LxCFBLR_CFBLL_Pos
DECL|LTDC_LxCFBLR_CFBLL|macro|LTDC_LxCFBLR_CFBLL
DECL|LTDC_LxCFBLR_CFBP_Msk|macro|LTDC_LxCFBLR_CFBP_Msk
DECL|LTDC_LxCFBLR_CFBP_Pos|macro|LTDC_LxCFBLR_CFBP_Pos
DECL|LTDC_LxCFBLR_CFBP|macro|LTDC_LxCFBLR_CFBP
DECL|LTDC_LxCKCR_CKBLUE_Msk|macro|LTDC_LxCKCR_CKBLUE_Msk
DECL|LTDC_LxCKCR_CKBLUE_Pos|macro|LTDC_LxCKCR_CKBLUE_Pos
DECL|LTDC_LxCKCR_CKBLUE|macro|LTDC_LxCKCR_CKBLUE
DECL|LTDC_LxCKCR_CKGREEN_Msk|macro|LTDC_LxCKCR_CKGREEN_Msk
DECL|LTDC_LxCKCR_CKGREEN_Pos|macro|LTDC_LxCKCR_CKGREEN_Pos
DECL|LTDC_LxCKCR_CKGREEN|macro|LTDC_LxCKCR_CKGREEN
DECL|LTDC_LxCKCR_CKRED_Msk|macro|LTDC_LxCKCR_CKRED_Msk
DECL|LTDC_LxCKCR_CKRED_Pos|macro|LTDC_LxCKCR_CKRED_Pos
DECL|LTDC_LxCKCR_CKRED|macro|LTDC_LxCKCR_CKRED
DECL|LTDC_LxCLUTWR_BLUE_Msk|macro|LTDC_LxCLUTWR_BLUE_Msk
DECL|LTDC_LxCLUTWR_BLUE_Pos|macro|LTDC_LxCLUTWR_BLUE_Pos
DECL|LTDC_LxCLUTWR_BLUE|macro|LTDC_LxCLUTWR_BLUE
DECL|LTDC_LxCLUTWR_CLUTADD_Msk|macro|LTDC_LxCLUTWR_CLUTADD_Msk
DECL|LTDC_LxCLUTWR_CLUTADD_Pos|macro|LTDC_LxCLUTWR_CLUTADD_Pos
DECL|LTDC_LxCLUTWR_CLUTADD|macro|LTDC_LxCLUTWR_CLUTADD
DECL|LTDC_LxCLUTWR_GREEN_Msk|macro|LTDC_LxCLUTWR_GREEN_Msk
DECL|LTDC_LxCLUTWR_GREEN_Pos|macro|LTDC_LxCLUTWR_GREEN_Pos
DECL|LTDC_LxCLUTWR_GREEN|macro|LTDC_LxCLUTWR_GREEN
DECL|LTDC_LxCLUTWR_RED_Msk|macro|LTDC_LxCLUTWR_RED_Msk
DECL|LTDC_LxCLUTWR_RED_Pos|macro|LTDC_LxCLUTWR_RED_Pos
DECL|LTDC_LxCLUTWR_RED|macro|LTDC_LxCLUTWR_RED
DECL|LTDC_LxCR_CLUTEN_Msk|macro|LTDC_LxCR_CLUTEN_Msk
DECL|LTDC_LxCR_CLUTEN_Pos|macro|LTDC_LxCR_CLUTEN_Pos
DECL|LTDC_LxCR_CLUTEN|macro|LTDC_LxCR_CLUTEN
DECL|LTDC_LxCR_COLKEN_Msk|macro|LTDC_LxCR_COLKEN_Msk
DECL|LTDC_LxCR_COLKEN_Pos|macro|LTDC_LxCR_COLKEN_Pos
DECL|LTDC_LxCR_COLKEN|macro|LTDC_LxCR_COLKEN
DECL|LTDC_LxCR_LEN_Msk|macro|LTDC_LxCR_LEN_Msk
DECL|LTDC_LxCR_LEN_Pos|macro|LTDC_LxCR_LEN_Pos
DECL|LTDC_LxCR_LEN|macro|LTDC_LxCR_LEN
DECL|LTDC_LxDCCR_DCALPHA_Msk|macro|LTDC_LxDCCR_DCALPHA_Msk
DECL|LTDC_LxDCCR_DCALPHA_Pos|macro|LTDC_LxDCCR_DCALPHA_Pos
DECL|LTDC_LxDCCR_DCALPHA|macro|LTDC_LxDCCR_DCALPHA
DECL|LTDC_LxDCCR_DCBLUE_Msk|macro|LTDC_LxDCCR_DCBLUE_Msk
DECL|LTDC_LxDCCR_DCBLUE_Pos|macro|LTDC_LxDCCR_DCBLUE_Pos
DECL|LTDC_LxDCCR_DCBLUE|macro|LTDC_LxDCCR_DCBLUE
DECL|LTDC_LxDCCR_DCGREEN_Msk|macro|LTDC_LxDCCR_DCGREEN_Msk
DECL|LTDC_LxDCCR_DCGREEN_Pos|macro|LTDC_LxDCCR_DCGREEN_Pos
DECL|LTDC_LxDCCR_DCGREEN|macro|LTDC_LxDCCR_DCGREEN
DECL|LTDC_LxDCCR_DCRED_Msk|macro|LTDC_LxDCCR_DCRED_Msk
DECL|LTDC_LxDCCR_DCRED_Pos|macro|LTDC_LxDCCR_DCRED_Pos
DECL|LTDC_LxDCCR_DCRED|macro|LTDC_LxDCCR_DCRED
DECL|LTDC_LxPFCR_PF_Msk|macro|LTDC_LxPFCR_PF_Msk
DECL|LTDC_LxPFCR_PF_Pos|macro|LTDC_LxPFCR_PF_Pos
DECL|LTDC_LxPFCR_PF|macro|LTDC_LxPFCR_PF
DECL|LTDC_LxWHPCR_WHSPPOS_Msk|macro|LTDC_LxWHPCR_WHSPPOS_Msk
DECL|LTDC_LxWHPCR_WHSPPOS_Pos|macro|LTDC_LxWHPCR_WHSPPOS_Pos
DECL|LTDC_LxWHPCR_WHSPPOS|macro|LTDC_LxWHPCR_WHSPPOS
DECL|LTDC_LxWHPCR_WHSTPOS_Msk|macro|LTDC_LxWHPCR_WHSTPOS_Msk
DECL|LTDC_LxWHPCR_WHSTPOS_Pos|macro|LTDC_LxWHPCR_WHSTPOS_Pos
DECL|LTDC_LxWHPCR_WHSTPOS|macro|LTDC_LxWHPCR_WHSTPOS
DECL|LTDC_LxWVPCR_WVSPPOS_Msk|macro|LTDC_LxWVPCR_WVSPPOS_Msk
DECL|LTDC_LxWVPCR_WVSPPOS_Pos|macro|LTDC_LxWVPCR_WVSPPOS_Pos
DECL|LTDC_LxWVPCR_WVSPPOS|macro|LTDC_LxWVPCR_WVSPPOS
DECL|LTDC_LxWVPCR_WVSTPOS_Msk|macro|LTDC_LxWVPCR_WVSTPOS_Msk
DECL|LTDC_LxWVPCR_WVSTPOS_Pos|macro|LTDC_LxWVPCR_WVSTPOS_Pos
DECL|LTDC_LxWVPCR_WVSTPOS|macro|LTDC_LxWVPCR_WVSTPOS
DECL|LTDC_SRCR_IMR_Msk|macro|LTDC_SRCR_IMR_Msk
DECL|LTDC_SRCR_IMR_Pos|macro|LTDC_SRCR_IMR_Pos
DECL|LTDC_SRCR_IMR|macro|LTDC_SRCR_IMR
DECL|LTDC_SRCR_VBR_Msk|macro|LTDC_SRCR_VBR_Msk
DECL|LTDC_SRCR_VBR_Pos|macro|LTDC_SRCR_VBR_Pos
DECL|LTDC_SRCR_VBR|macro|LTDC_SRCR_VBR
DECL|LTDC_SSCR_HSW_Msk|macro|LTDC_SSCR_HSW_Msk
DECL|LTDC_SSCR_HSW_Pos|macro|LTDC_SSCR_HSW_Pos
DECL|LTDC_SSCR_HSW|macro|LTDC_SSCR_HSW
DECL|LTDC_SSCR_VSH_Msk|macro|LTDC_SSCR_VSH_Msk
DECL|LTDC_SSCR_VSH_Pos|macro|LTDC_SSCR_VSH_Pos
DECL|LTDC_SSCR_VSH|macro|LTDC_SSCR_VSH
DECL|LTDC_TWCR_TOTALH_Msk|macro|LTDC_TWCR_TOTALH_Msk
DECL|LTDC_TWCR_TOTALH_Pos|macro|LTDC_TWCR_TOTALH_Pos
DECL|LTDC_TWCR_TOTALH|macro|LTDC_TWCR_TOTALH
DECL|LTDC_TWCR_TOTALW_Msk|macro|LTDC_TWCR_TOTALW_Msk
DECL|LTDC_TWCR_TOTALW_Pos|macro|LTDC_TWCR_TOTALW_Pos
DECL|LTDC_TWCR_TOTALW|macro|LTDC_TWCR_TOTALW
DECL|LTDC_TypeDef|typedef|} LTDC_TypeDef;
DECL|LTDC|macro|LTDC
DECL|LTR|member|__IO uint32_t LTR; /*!< ADC watchdog lower threshold register, Address offset: 0x28 */
DECL|LVCIDR|member|__IO uint32_t LVCIDR; /*!< DSI Host LTDC VCID Register, Address offset: 0x0C */
DECL|LWR|member|__IO uint32_t LWR; /*!< DMA2D Line Watermark Register, Address offset: 0x48 */
DECL|M0AR|member|__IO uint32_t M0AR; /*!< DMA stream x memory 0 address register */
DECL|M1AR|member|__IO uint32_t M1AR; /*!< DMA stream x memory 1 address register */
DECL|MACA0HR|member|__IO uint32_t MACA0HR;
DECL|MACA0LR|member|__IO uint32_t MACA0LR;
DECL|MACA1HR|member|__IO uint32_t MACA1HR;
DECL|MACA1LR|member|__IO uint32_t MACA1LR;
DECL|MACA2HR|member|__IO uint32_t MACA2HR;
DECL|MACA2LR|member|__IO uint32_t MACA2LR;
DECL|MACA3HR|member|__IO uint32_t MACA3HR;
DECL|MACA3LR|member|__IO uint32_t MACA3LR; /* 24 */
DECL|MACCR|member|__IO uint32_t MACCR;
DECL|MACDBGR|member|__IO uint32_t MACDBGR;
DECL|MACFCR|member|__IO uint32_t MACFCR;
DECL|MACFFR|member|__IO uint32_t MACFFR;
DECL|MACHTHR|member|__IO uint32_t MACHTHR;
DECL|MACHTLR|member|__IO uint32_t MACHTLR;
DECL|MACIMR|member|__IO uint32_t MACIMR;
DECL|MACMIIAR|member|__IO uint32_t MACMIIAR;
DECL|MACMIIDR|member|__IO uint32_t MACMIIDR;
DECL|MACPMTCSR|member|__IO uint32_t MACPMTCSR;
DECL|MACRWUFFR|member|__IO uint32_t MACRWUFFR; /* 11 */
DECL|MACSR|member|__IO uint32_t MACSR; /* 15 */
DECL|MACVLANTR|member|__IO uint32_t MACVLANTR; /* 8 */
DECL|MASK|member|__IO uint32_t MASK; /*!< SDIO mask register, Address offset: 0x3C */
DECL|MCR|member|__IO uint32_t MCR; /*!< CAN master control register, Address offset: 0x00 */
DECL|MCR|member|__IO uint32_t MCR; /*!< DSI Host Mode Configuration Register, Address offset: 0x34 */
DECL|MEMRMP|member|__IO uint32_t MEMRMP; /*!< SYSCFG memory remap register, Address offset: 0x00 */
DECL|MISR|member|__IO uint32_t MISR; /*!< CRYP masked interrupt status register, Address offset: 0x1C */
DECL|MISR|member|__IO uint32_t MISR; /*!< DCMI masked interrupt status register, Address offset: 0x10 */
DECL|MMCCR|member|__IO uint32_t MMCCR; /* 65 */
DECL|MMCRFAECR|member|__IO uint32_t MMCRFAECR;
DECL|MMCRFCECR|member|__IO uint32_t MMCRFCECR;
DECL|MMCRGUFCR|member|__IO uint32_t MMCRGUFCR;
DECL|MMCRIMR|member|__IO uint32_t MMCRIMR;
DECL|MMCRIR|member|__IO uint32_t MMCRIR;
DECL|MMCTGFCR|member|__IO uint32_t MMCTGFCR;
DECL|MMCTGFMSCCR|member|__IO uint32_t MMCTGFMSCCR;
DECL|MMCTGFSCCR|member|__IO uint32_t MMCTGFSCCR; /* 84 */
DECL|MMCTIMR|member|__IO uint32_t MMCTIMR; /* 69 */
DECL|MMCTIR|member|__IO uint32_t MMCTIR;
DECL|MODER|member|__IO uint32_t MODER; /*!< GPIO port mode register, Address offset: 0x00 */
DECL|MSR|member|__IO uint32_t MSR; /*!< CAN master status register, Address offset: 0x04 */
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /*!< 4 Cortex-M4 Memory Management Interrupt */
DECL|NDTR|member|__IO uint32_t NDTR; /*!< DMA stream x number of data register */
DECL|NLR|member|__IO uint32_t NLR; /*!< DMA2D Number of Line Register, Address offset: 0x44 */
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /*!< 2 Non Maskable Interrupt */
DECL|OAR1|member|__IO uint32_t OAR1; /*!< I2C Own address register 1, Address offset: 0x08 */
DECL|OAR2|member|__IO uint32_t OAR2; /*!< I2C Own address register 2, Address offset: 0x0C */
DECL|OCOLR|member|__IO uint32_t OCOLR; /*!< DMA2D Output Color Register, Address offset: 0x38 */
DECL|ODR|member|__IO uint32_t ODR; /*!< GPIO port output data register, Address offset: 0x14 */
DECL|OMAR|member|__IO uint32_t OMAR; /*!< DMA2D Output Memory Address Register, Address offset: 0x3C */
DECL|OOR|member|__IO uint32_t OOR; /*!< DMA2D Output Offset Register, Address offset: 0x40 */
DECL|OPFCCR|member|__IO uint32_t OPFCCR; /*!< DMA2D Output PFC Control Register, Address offset: 0x34 */
DECL|OPTCR1|member|__IO uint32_t OPTCR1; /*!< FLASH option control register 1, Address offset: 0x18 */
DECL|OPTCR|member|__IO uint32_t OPTCR; /*!< FLASH option control register , Address offset: 0x14 */
DECL|OPTKEYR|member|__IO uint32_t OPTKEYR; /*!< FLASH option key register, Address offset: 0x08 */
DECL|OR|member|__IO uint32_t OR; /*!< TIM option register, Address offset: 0x50 */
DECL|OSPEEDR|member|__IO uint32_t OSPEEDR; /*!< GPIO port output speed register, Address offset: 0x08 */
DECL|OTG_FS_IRQn|enumerator|OTG_FS_IRQn = 67, /*!< USB OTG FS global Interrupt */
DECL|OTG_FS_WKUP_IRQn|enumerator|OTG_FS_WKUP_IRQn = 42, /*!< USB OTG FS Wakeup through EXTI line interrupt */
DECL|OTG_HS_EP1_IN_IRQn|enumerator|OTG_HS_EP1_IN_IRQn = 75, /*!< USB OTG HS End Point 1 In global interrupt */
DECL|OTG_HS_EP1_OUT_IRQn|enumerator|OTG_HS_EP1_OUT_IRQn = 74, /*!< USB OTG HS End Point 1 Out global interrupt */
DECL|OTG_HS_IRQn|enumerator|OTG_HS_IRQn = 77, /*!< USB OTG HS global interrupt */
DECL|OTG_HS_WKUP_IRQn|enumerator|OTG_HS_WKUP_IRQn = 76, /*!< USB OTG HS Wakeup through EXTI interrupt */
DECL|OTYPER|member|__IO uint32_t OTYPER; /*!< GPIO port output type register, Address offset: 0x04 */
DECL|PACKAGE_BASE|macro|PACKAGE_BASE
DECL|PAR|member|__IO uint32_t PAR; /*!< DMA stream x peripheral address register */
DECL|PATT|member|__IO uint32_t PATT; /*!< NAND Flash Attribute memory space timing register, Address offset: 0x8C */
DECL|PCONFR|member|__IO uint32_t PCONFR; /*!< DSI Host PHY Configuration Register, Address offset: 0xA4 */
DECL|PCR|member|__IO uint32_t PCR; /*!< DSI Host Protocol Configuration Register, Address offset: 0x2C */
DECL|PCR|member|__IO uint32_t PCR; /*!< NAND Flash control register, Address offset: 0x80 */
DECL|PCTLR|member|__IO uint32_t PCTLR; /*!< DSI Host PHY Control Register, Address offset: 0xA0 */
DECL|PERIPH_BASE|macro|PERIPH_BASE
DECL|PERIPH_BB_BASE|macro|PERIPH_BB_BASE
DECL|PFCR|member|__IO uint32_t PFCR; /*!< LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 */
DECL|PIR|member|__IO uint32_t PIR; /*!< QUADSPI Polling Interval register, Address offset: 0x2C */
DECL|PLLCFGR|member|__IO uint32_t PLLCFGR; /*!< RCC PLL configuration register, Address offset: 0x04 */
DECL|PLLI2SCFGR|member|__IO uint32_t PLLI2SCFGR; /*!< RCC PLLI2S configuration register, Address offset: 0x84 */
DECL|PLLSAICFGR|member|__IO uint32_t PLLSAICFGR; /*!< RCC PLLSAI configuration register, Address offset: 0x88 */
DECL|PMC|member|__IO uint32_t PMC; /*!< SYSCFG peripheral mode configuration register, Address offset: 0x04 */
DECL|PMEM|member|__IO uint32_t PMEM; /*!< NAND Flash Common memory space timing register, Address offset: 0x88 */
DECL|POWER|member|__IO uint32_t POWER; /*!< SDIO power control register, Address offset: 0x00 */
DECL|PRER|member|__IO uint32_t PRER; /*!< RTC prescaler register, Address offset: 0x10 */
DECL|PR|member|__IO uint32_t PR; /*!< EXTI Pending register, Address offset: 0x14 */
DECL|PR|member|__IO uint32_t PR; /*!< IWDG Prescaler register, Address offset: 0x04 */
DECL|PSC|member|__IO uint32_t PSC; /*!< TIM prescaler, Address offset: 0x28 */
DECL|PSMAR|member|__IO uint32_t PSMAR; /*!< QUADSPI Polling Status Match register, Address offset: 0x28 */
DECL|PSMKR|member|__IO uint32_t PSMKR; /*!< QUADSPI Polling Status Mask register, Address offset: 0x24 */
DECL|PSR|member|__IO uint32_t PSR; /*!< DSI Host PHY Status Register, Address offset: 0xB0 */
DECL|PTPSSIR|member|__IO uint32_t PTPSSIR;
DECL|PTPTSAR|member|__IO uint32_t PTPTSAR;
DECL|PTPTSCR|member|__IO uint32_t PTPTSCR;
DECL|PTPTSHR|member|__IO uint32_t PTPTSHR;
DECL|PTPTSHUR|member|__IO uint32_t PTPTSHUR;
DECL|PTPTSLR|member|__IO uint32_t PTPTSLR;
DECL|PTPTSLUR|member|__IO uint32_t PTPTSLUR;
DECL|PTPTSSR|member|__IO uint32_t PTPTSSR;
DECL|PTPTTHR|member|__IO uint32_t PTPTTHR;
DECL|PTPTTLR|member|__IO uint32_t PTPTTLR;
DECL|PTTCR|member|__IO uint32_t PTTCR; /*!< DSI Host PHY TX Triggers Configuration Register, Address offset: 0xAC */
DECL|PUCR|member|__IO uint32_t PUCR; /*!< DSI Host PHY ULPS Control Register, Address offset: 0xA8 */
DECL|PUPDR|member|__IO uint32_t PUPDR; /*!< GPIO port pull-up/pull-down register, Address offset: 0x0C */
DECL|PVD_IRQn|enumerator|PVD_IRQn = 1, /*!< PVD through EXTI Line detection Interrupt */
DECL|PWR_BASE|macro|PWR_BASE
DECL|PWR_CR_ADCDC1_Msk|macro|PWR_CR_ADCDC1_Msk
DECL|PWR_CR_ADCDC1_Pos|macro|PWR_CR_ADCDC1_Pos
DECL|PWR_CR_ADCDC1|macro|PWR_CR_ADCDC1
DECL|PWR_CR_CSBF_Msk|macro|PWR_CR_CSBF_Msk
DECL|PWR_CR_CSBF_Pos|macro|PWR_CR_CSBF_Pos
DECL|PWR_CR_CSBF|macro|PWR_CR_CSBF
DECL|PWR_CR_CWUF_Msk|macro|PWR_CR_CWUF_Msk
DECL|PWR_CR_CWUF_Pos|macro|PWR_CR_CWUF_Pos
DECL|PWR_CR_CWUF|macro|PWR_CR_CWUF
DECL|PWR_CR_DBP_Msk|macro|PWR_CR_DBP_Msk
DECL|PWR_CR_DBP_Pos|macro|PWR_CR_DBP_Pos
DECL|PWR_CR_DBP|macro|PWR_CR_DBP
DECL|PWR_CR_FPDS_Msk|macro|PWR_CR_FPDS_Msk
DECL|PWR_CR_FPDS_Pos|macro|PWR_CR_FPDS_Pos
DECL|PWR_CR_FPDS|macro|PWR_CR_FPDS
DECL|PWR_CR_LPDS_Msk|macro|PWR_CR_LPDS_Msk
DECL|PWR_CR_LPDS_Pos|macro|PWR_CR_LPDS_Pos
DECL|PWR_CR_LPDS|macro|PWR_CR_LPDS
DECL|PWR_CR_LPLVDS_Msk|macro|PWR_CR_LPLVDS_Msk
DECL|PWR_CR_LPLVDS_Pos|macro|PWR_CR_LPLVDS_Pos
DECL|PWR_CR_LPLVDS|macro|PWR_CR_LPLVDS
DECL|PWR_CR_LPUDS|macro|PWR_CR_LPUDS
DECL|PWR_CR_MRLVDS_Msk|macro|PWR_CR_MRLVDS_Msk
DECL|PWR_CR_MRLVDS_Pos|macro|PWR_CR_MRLVDS_Pos
DECL|PWR_CR_MRLVDS|macro|PWR_CR_MRLVDS
DECL|PWR_CR_MRUDS|macro|PWR_CR_MRUDS
DECL|PWR_CR_ODEN_Msk|macro|PWR_CR_ODEN_Msk
DECL|PWR_CR_ODEN_Pos|macro|PWR_CR_ODEN_Pos
DECL|PWR_CR_ODEN|macro|PWR_CR_ODEN
DECL|PWR_CR_ODSWEN_Msk|macro|PWR_CR_ODSWEN_Msk
DECL|PWR_CR_ODSWEN_Pos|macro|PWR_CR_ODSWEN_Pos
DECL|PWR_CR_ODSWEN|macro|PWR_CR_ODSWEN
DECL|PWR_CR_PDDS_Msk|macro|PWR_CR_PDDS_Msk
DECL|PWR_CR_PDDS_Pos|macro|PWR_CR_PDDS_Pos
DECL|PWR_CR_PDDS|macro|PWR_CR_PDDS
DECL|PWR_CR_PLS_0|macro|PWR_CR_PLS_0
DECL|PWR_CR_PLS_1|macro|PWR_CR_PLS_1
DECL|PWR_CR_PLS_2|macro|PWR_CR_PLS_2
DECL|PWR_CR_PLS_LEV0|macro|PWR_CR_PLS_LEV0
DECL|PWR_CR_PLS_LEV1|macro|PWR_CR_PLS_LEV1
DECL|PWR_CR_PLS_LEV2|macro|PWR_CR_PLS_LEV2
DECL|PWR_CR_PLS_LEV3|macro|PWR_CR_PLS_LEV3
DECL|PWR_CR_PLS_LEV4|macro|PWR_CR_PLS_LEV4
DECL|PWR_CR_PLS_LEV5|macro|PWR_CR_PLS_LEV5
DECL|PWR_CR_PLS_LEV6|macro|PWR_CR_PLS_LEV6
DECL|PWR_CR_PLS_LEV7|macro|PWR_CR_PLS_LEV7
DECL|PWR_CR_PLS_Msk|macro|PWR_CR_PLS_Msk
DECL|PWR_CR_PLS_Pos|macro|PWR_CR_PLS_Pos
DECL|PWR_CR_PLS|macro|PWR_CR_PLS
DECL|PWR_CR_PMODE|macro|PWR_CR_PMODE
DECL|PWR_CR_PVDE_Msk|macro|PWR_CR_PVDE_Msk
DECL|PWR_CR_PVDE_Pos|macro|PWR_CR_PVDE_Pos
DECL|PWR_CR_PVDE|macro|PWR_CR_PVDE
DECL|PWR_CR_UDEN_0|macro|PWR_CR_UDEN_0
DECL|PWR_CR_UDEN_1|macro|PWR_CR_UDEN_1
DECL|PWR_CR_UDEN_Msk|macro|PWR_CR_UDEN_Msk
DECL|PWR_CR_UDEN_Pos|macro|PWR_CR_UDEN_Pos
DECL|PWR_CR_UDEN|macro|PWR_CR_UDEN
DECL|PWR_CR_VOS_0|macro|PWR_CR_VOS_0
DECL|PWR_CR_VOS_1|macro|PWR_CR_VOS_1
DECL|PWR_CR_VOS_Msk|macro|PWR_CR_VOS_Msk
DECL|PWR_CR_VOS_Pos|macro|PWR_CR_VOS_Pos
DECL|PWR_CR_VOS|macro|PWR_CR_VOS
DECL|PWR_CSR_BRE_Msk|macro|PWR_CSR_BRE_Msk
DECL|PWR_CSR_BRE_Pos|macro|PWR_CSR_BRE_Pos
DECL|PWR_CSR_BRE|macro|PWR_CSR_BRE
DECL|PWR_CSR_BRR_Msk|macro|PWR_CSR_BRR_Msk
DECL|PWR_CSR_BRR_Pos|macro|PWR_CSR_BRR_Pos
DECL|PWR_CSR_BRR|macro|PWR_CSR_BRR
DECL|PWR_CSR_EWUP_Msk|macro|PWR_CSR_EWUP_Msk
DECL|PWR_CSR_EWUP_Pos|macro|PWR_CSR_EWUP_Pos
DECL|PWR_CSR_EWUP|macro|PWR_CSR_EWUP
DECL|PWR_CSR_ODRDY_Msk|macro|PWR_CSR_ODRDY_Msk
DECL|PWR_CSR_ODRDY_Pos|macro|PWR_CSR_ODRDY_Pos
DECL|PWR_CSR_ODRDY|macro|PWR_CSR_ODRDY
DECL|PWR_CSR_ODSWRDY_Msk|macro|PWR_CSR_ODSWRDY_Msk
DECL|PWR_CSR_ODSWRDY_Pos|macro|PWR_CSR_ODSWRDY_Pos
DECL|PWR_CSR_ODSWRDY|macro|PWR_CSR_ODSWRDY
DECL|PWR_CSR_PVDO_Msk|macro|PWR_CSR_PVDO_Msk
DECL|PWR_CSR_PVDO_Pos|macro|PWR_CSR_PVDO_Pos
DECL|PWR_CSR_PVDO|macro|PWR_CSR_PVDO
DECL|PWR_CSR_REGRDY|macro|PWR_CSR_REGRDY
DECL|PWR_CSR_SBF_Msk|macro|PWR_CSR_SBF_Msk
DECL|PWR_CSR_SBF_Pos|macro|PWR_CSR_SBF_Pos
DECL|PWR_CSR_SBF|macro|PWR_CSR_SBF
DECL|PWR_CSR_UDRDY_Msk|macro|PWR_CSR_UDRDY_Msk
DECL|PWR_CSR_UDRDY_Pos|macro|PWR_CSR_UDRDY_Pos
DECL|PWR_CSR_UDRDY|macro|PWR_CSR_UDRDY
DECL|PWR_CSR_UDSWRDY|macro|PWR_CSR_UDSWRDY
DECL|PWR_CSR_VOSRDY_Msk|macro|PWR_CSR_VOSRDY_Msk
DECL|PWR_CSR_VOSRDY_Pos|macro|PWR_CSR_VOSRDY_Pos
DECL|PWR_CSR_VOSRDY|macro|PWR_CSR_VOSRDY
DECL|PWR_CSR_WUF_Msk|macro|PWR_CSR_WUF_Msk
DECL|PWR_CSR_WUF_Pos|macro|PWR_CSR_WUF_Pos
DECL|PWR_CSR_WUF|macro|PWR_CSR_WUF
DECL|PWR_CSR_WUPP_Msk|macro|PWR_CSR_WUPP_Msk
DECL|PWR_CSR_WUPP_Pos|macro|PWR_CSR_WUPP_Pos
DECL|PWR_CSR_WUPP|macro|PWR_CSR_WUPP
DECL|PWR_TypeDef|typedef|} PWR_TypeDef;
DECL|PWR|macro|PWR
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /*!< 14 Cortex-M4 Pend SV Interrupt */
DECL|QSPI_R_BASE|macro|QSPI_R_BASE
DECL|QUADSPI_ABR_ALTERNATE_Msk|macro|QUADSPI_ABR_ALTERNATE_Msk
DECL|QUADSPI_ABR_ALTERNATE_Pos|macro|QUADSPI_ABR_ALTERNATE_Pos
DECL|QUADSPI_ABR_ALTERNATE|macro|QUADSPI_ABR_ALTERNATE
DECL|QUADSPI_AR_ADDRESS_Msk|macro|QUADSPI_AR_ADDRESS_Msk
DECL|QUADSPI_AR_ADDRESS_Pos|macro|QUADSPI_AR_ADDRESS_Pos
DECL|QUADSPI_AR_ADDRESS|macro|QUADSPI_AR_ADDRESS
DECL|QUADSPI_CCR_ABMODE_0|macro|QUADSPI_CCR_ABMODE_0
DECL|QUADSPI_CCR_ABMODE_1|macro|QUADSPI_CCR_ABMODE_1
DECL|QUADSPI_CCR_ABMODE_Msk|macro|QUADSPI_CCR_ABMODE_Msk
DECL|QUADSPI_CCR_ABMODE_Pos|macro|QUADSPI_CCR_ABMODE_Pos
DECL|QUADSPI_CCR_ABMODE|macro|QUADSPI_CCR_ABMODE
DECL|QUADSPI_CCR_ABSIZE_0|macro|QUADSPI_CCR_ABSIZE_0
DECL|QUADSPI_CCR_ABSIZE_1|macro|QUADSPI_CCR_ABSIZE_1
DECL|QUADSPI_CCR_ABSIZE_Msk|macro|QUADSPI_CCR_ABSIZE_Msk
DECL|QUADSPI_CCR_ABSIZE_Pos|macro|QUADSPI_CCR_ABSIZE_Pos
DECL|QUADSPI_CCR_ABSIZE|macro|QUADSPI_CCR_ABSIZE
DECL|QUADSPI_CCR_ADMODE_0|macro|QUADSPI_CCR_ADMODE_0
DECL|QUADSPI_CCR_ADMODE_1|macro|QUADSPI_CCR_ADMODE_1
DECL|QUADSPI_CCR_ADMODE_Msk|macro|QUADSPI_CCR_ADMODE_Msk
DECL|QUADSPI_CCR_ADMODE_Pos|macro|QUADSPI_CCR_ADMODE_Pos
DECL|QUADSPI_CCR_ADMODE|macro|QUADSPI_CCR_ADMODE
DECL|QUADSPI_CCR_ADSIZE_0|macro|QUADSPI_CCR_ADSIZE_0
DECL|QUADSPI_CCR_ADSIZE_1|macro|QUADSPI_CCR_ADSIZE_1
DECL|QUADSPI_CCR_ADSIZE_Msk|macro|QUADSPI_CCR_ADSIZE_Msk
DECL|QUADSPI_CCR_ADSIZE_Pos|macro|QUADSPI_CCR_ADSIZE_Pos
DECL|QUADSPI_CCR_ADSIZE|macro|QUADSPI_CCR_ADSIZE
DECL|QUADSPI_CCR_DCYC_0|macro|QUADSPI_CCR_DCYC_0
DECL|QUADSPI_CCR_DCYC_1|macro|QUADSPI_CCR_DCYC_1
DECL|QUADSPI_CCR_DCYC_2|macro|QUADSPI_CCR_DCYC_2
DECL|QUADSPI_CCR_DCYC_3|macro|QUADSPI_CCR_DCYC_3
DECL|QUADSPI_CCR_DCYC_4|macro|QUADSPI_CCR_DCYC_4
DECL|QUADSPI_CCR_DCYC_Msk|macro|QUADSPI_CCR_DCYC_Msk
DECL|QUADSPI_CCR_DCYC_Pos|macro|QUADSPI_CCR_DCYC_Pos
DECL|QUADSPI_CCR_DCYC|macro|QUADSPI_CCR_DCYC
DECL|QUADSPI_CCR_DDRM_Msk|macro|QUADSPI_CCR_DDRM_Msk
DECL|QUADSPI_CCR_DDRM_Pos|macro|QUADSPI_CCR_DDRM_Pos
DECL|QUADSPI_CCR_DDRM|macro|QUADSPI_CCR_DDRM
DECL|QUADSPI_CCR_DHHC_Msk|macro|QUADSPI_CCR_DHHC_Msk
DECL|QUADSPI_CCR_DHHC_Pos|macro|QUADSPI_CCR_DHHC_Pos
DECL|QUADSPI_CCR_DHHC|macro|QUADSPI_CCR_DHHC
DECL|QUADSPI_CCR_DMODE_0|macro|QUADSPI_CCR_DMODE_0
DECL|QUADSPI_CCR_DMODE_1|macro|QUADSPI_CCR_DMODE_1
DECL|QUADSPI_CCR_DMODE_Msk|macro|QUADSPI_CCR_DMODE_Msk
DECL|QUADSPI_CCR_DMODE_Pos|macro|QUADSPI_CCR_DMODE_Pos
DECL|QUADSPI_CCR_DMODE|macro|QUADSPI_CCR_DMODE
DECL|QUADSPI_CCR_FMODE_0|macro|QUADSPI_CCR_FMODE_0
DECL|QUADSPI_CCR_FMODE_1|macro|QUADSPI_CCR_FMODE_1
DECL|QUADSPI_CCR_FMODE_Msk|macro|QUADSPI_CCR_FMODE_Msk
DECL|QUADSPI_CCR_FMODE_Pos|macro|QUADSPI_CCR_FMODE_Pos
DECL|QUADSPI_CCR_FMODE|macro|QUADSPI_CCR_FMODE
DECL|QUADSPI_CCR_IMODE_0|macro|QUADSPI_CCR_IMODE_0
DECL|QUADSPI_CCR_IMODE_1|macro|QUADSPI_CCR_IMODE_1
DECL|QUADSPI_CCR_IMODE_Msk|macro|QUADSPI_CCR_IMODE_Msk
DECL|QUADSPI_CCR_IMODE_Pos|macro|QUADSPI_CCR_IMODE_Pos
DECL|QUADSPI_CCR_IMODE|macro|QUADSPI_CCR_IMODE
DECL|QUADSPI_CCR_INSTRUCTION_0|macro|QUADSPI_CCR_INSTRUCTION_0
DECL|QUADSPI_CCR_INSTRUCTION_1|macro|QUADSPI_CCR_INSTRUCTION_1
DECL|QUADSPI_CCR_INSTRUCTION_2|macro|QUADSPI_CCR_INSTRUCTION_2
DECL|QUADSPI_CCR_INSTRUCTION_3|macro|QUADSPI_CCR_INSTRUCTION_3
DECL|QUADSPI_CCR_INSTRUCTION_4|macro|QUADSPI_CCR_INSTRUCTION_4
DECL|QUADSPI_CCR_INSTRUCTION_5|macro|QUADSPI_CCR_INSTRUCTION_5
DECL|QUADSPI_CCR_INSTRUCTION_6|macro|QUADSPI_CCR_INSTRUCTION_6
DECL|QUADSPI_CCR_INSTRUCTION_7|macro|QUADSPI_CCR_INSTRUCTION_7
DECL|QUADSPI_CCR_INSTRUCTION_Msk|macro|QUADSPI_CCR_INSTRUCTION_Msk
DECL|QUADSPI_CCR_INSTRUCTION_Pos|macro|QUADSPI_CCR_INSTRUCTION_Pos
DECL|QUADSPI_CCR_INSTRUCTION|macro|QUADSPI_CCR_INSTRUCTION
DECL|QUADSPI_CCR_SIOO_Msk|macro|QUADSPI_CCR_SIOO_Msk
DECL|QUADSPI_CCR_SIOO_Pos|macro|QUADSPI_CCR_SIOO_Pos
DECL|QUADSPI_CCR_SIOO|macro|QUADSPI_CCR_SIOO
DECL|QUADSPI_CR_ABORT_Msk|macro|QUADSPI_CR_ABORT_Msk
DECL|QUADSPI_CR_ABORT_Pos|macro|QUADSPI_CR_ABORT_Pos
DECL|QUADSPI_CR_ABORT|macro|QUADSPI_CR_ABORT
DECL|QUADSPI_CR_APMS_Msk|macro|QUADSPI_CR_APMS_Msk
DECL|QUADSPI_CR_APMS_Pos|macro|QUADSPI_CR_APMS_Pos
DECL|QUADSPI_CR_APMS|macro|QUADSPI_CR_APMS
DECL|QUADSPI_CR_DFM_Msk|macro|QUADSPI_CR_DFM_Msk
DECL|QUADSPI_CR_DFM_Pos|macro|QUADSPI_CR_DFM_Pos
DECL|QUADSPI_CR_DFM|macro|QUADSPI_CR_DFM
DECL|QUADSPI_CR_DMAEN_Msk|macro|QUADSPI_CR_DMAEN_Msk
DECL|QUADSPI_CR_DMAEN_Pos|macro|QUADSPI_CR_DMAEN_Pos
DECL|QUADSPI_CR_DMAEN|macro|QUADSPI_CR_DMAEN
DECL|QUADSPI_CR_EN_Msk|macro|QUADSPI_CR_EN_Msk
DECL|QUADSPI_CR_EN_Pos|macro|QUADSPI_CR_EN_Pos
DECL|QUADSPI_CR_EN|macro|QUADSPI_CR_EN
DECL|QUADSPI_CR_FSEL_Msk|macro|QUADSPI_CR_FSEL_Msk
DECL|QUADSPI_CR_FSEL_Pos|macro|QUADSPI_CR_FSEL_Pos
DECL|QUADSPI_CR_FSEL|macro|QUADSPI_CR_FSEL
DECL|QUADSPI_CR_FTHRES_0|macro|QUADSPI_CR_FTHRES_0
DECL|QUADSPI_CR_FTHRES_1|macro|QUADSPI_CR_FTHRES_1
DECL|QUADSPI_CR_FTHRES_2|macro|QUADSPI_CR_FTHRES_2
DECL|QUADSPI_CR_FTHRES_3|macro|QUADSPI_CR_FTHRES_3
DECL|QUADSPI_CR_FTHRES_4|macro|QUADSPI_CR_FTHRES_4
DECL|QUADSPI_CR_FTHRES_Msk|macro|QUADSPI_CR_FTHRES_Msk
DECL|QUADSPI_CR_FTHRES_Pos|macro|QUADSPI_CR_FTHRES_Pos
DECL|QUADSPI_CR_FTHRES|macro|QUADSPI_CR_FTHRES
DECL|QUADSPI_CR_FTIE_Msk|macro|QUADSPI_CR_FTIE_Msk
DECL|QUADSPI_CR_FTIE_Pos|macro|QUADSPI_CR_FTIE_Pos
DECL|QUADSPI_CR_FTIE|macro|QUADSPI_CR_FTIE
DECL|QUADSPI_CR_PMM_Msk|macro|QUADSPI_CR_PMM_Msk
DECL|QUADSPI_CR_PMM_Pos|macro|QUADSPI_CR_PMM_Pos
DECL|QUADSPI_CR_PMM|macro|QUADSPI_CR_PMM
DECL|QUADSPI_CR_PRESCALER_0|macro|QUADSPI_CR_PRESCALER_0
DECL|QUADSPI_CR_PRESCALER_1|macro|QUADSPI_CR_PRESCALER_1
DECL|QUADSPI_CR_PRESCALER_2|macro|QUADSPI_CR_PRESCALER_2
DECL|QUADSPI_CR_PRESCALER_3|macro|QUADSPI_CR_PRESCALER_3
DECL|QUADSPI_CR_PRESCALER_4|macro|QUADSPI_CR_PRESCALER_4
DECL|QUADSPI_CR_PRESCALER_5|macro|QUADSPI_CR_PRESCALER_5
DECL|QUADSPI_CR_PRESCALER_6|macro|QUADSPI_CR_PRESCALER_6
DECL|QUADSPI_CR_PRESCALER_7|macro|QUADSPI_CR_PRESCALER_7
DECL|QUADSPI_CR_PRESCALER_Msk|macro|QUADSPI_CR_PRESCALER_Msk
DECL|QUADSPI_CR_PRESCALER_Pos|macro|QUADSPI_CR_PRESCALER_Pos
DECL|QUADSPI_CR_PRESCALER|macro|QUADSPI_CR_PRESCALER
DECL|QUADSPI_CR_SMIE_Msk|macro|QUADSPI_CR_SMIE_Msk
DECL|QUADSPI_CR_SMIE_Pos|macro|QUADSPI_CR_SMIE_Pos
DECL|QUADSPI_CR_SMIE|macro|QUADSPI_CR_SMIE
DECL|QUADSPI_CR_SSHIFT_Msk|macro|QUADSPI_CR_SSHIFT_Msk
DECL|QUADSPI_CR_SSHIFT_Pos|macro|QUADSPI_CR_SSHIFT_Pos
DECL|QUADSPI_CR_SSHIFT|macro|QUADSPI_CR_SSHIFT
DECL|QUADSPI_CR_TCEN_Msk|macro|QUADSPI_CR_TCEN_Msk
DECL|QUADSPI_CR_TCEN_Pos|macro|QUADSPI_CR_TCEN_Pos
DECL|QUADSPI_CR_TCEN|macro|QUADSPI_CR_TCEN
DECL|QUADSPI_CR_TCIE_Msk|macro|QUADSPI_CR_TCIE_Msk
DECL|QUADSPI_CR_TCIE_Pos|macro|QUADSPI_CR_TCIE_Pos
DECL|QUADSPI_CR_TCIE|macro|QUADSPI_CR_TCIE
DECL|QUADSPI_CR_TEIE_Msk|macro|QUADSPI_CR_TEIE_Msk
DECL|QUADSPI_CR_TEIE_Pos|macro|QUADSPI_CR_TEIE_Pos
DECL|QUADSPI_CR_TEIE|macro|QUADSPI_CR_TEIE
DECL|QUADSPI_CR_TOIE_Msk|macro|QUADSPI_CR_TOIE_Msk
DECL|QUADSPI_CR_TOIE_Pos|macro|QUADSPI_CR_TOIE_Pos
DECL|QUADSPI_CR_TOIE|macro|QUADSPI_CR_TOIE
DECL|QUADSPI_DCR_CKMODE_Msk|macro|QUADSPI_DCR_CKMODE_Msk
DECL|QUADSPI_DCR_CKMODE_Pos|macro|QUADSPI_DCR_CKMODE_Pos
DECL|QUADSPI_DCR_CKMODE|macro|QUADSPI_DCR_CKMODE
DECL|QUADSPI_DCR_CSHT_0|macro|QUADSPI_DCR_CSHT_0
DECL|QUADSPI_DCR_CSHT_1|macro|QUADSPI_DCR_CSHT_1
DECL|QUADSPI_DCR_CSHT_2|macro|QUADSPI_DCR_CSHT_2
DECL|QUADSPI_DCR_CSHT_Msk|macro|QUADSPI_DCR_CSHT_Msk
DECL|QUADSPI_DCR_CSHT_Pos|macro|QUADSPI_DCR_CSHT_Pos
DECL|QUADSPI_DCR_CSHT|macro|QUADSPI_DCR_CSHT
DECL|QUADSPI_DCR_FSIZE_0|macro|QUADSPI_DCR_FSIZE_0
DECL|QUADSPI_DCR_FSIZE_1|macro|QUADSPI_DCR_FSIZE_1
DECL|QUADSPI_DCR_FSIZE_2|macro|QUADSPI_DCR_FSIZE_2
DECL|QUADSPI_DCR_FSIZE_3|macro|QUADSPI_DCR_FSIZE_3
DECL|QUADSPI_DCR_FSIZE_4|macro|QUADSPI_DCR_FSIZE_4
DECL|QUADSPI_DCR_FSIZE_Msk|macro|QUADSPI_DCR_FSIZE_Msk
DECL|QUADSPI_DCR_FSIZE_Pos|macro|QUADSPI_DCR_FSIZE_Pos
DECL|QUADSPI_DCR_FSIZE|macro|QUADSPI_DCR_FSIZE
DECL|QUADSPI_DLR_DL_Msk|macro|QUADSPI_DLR_DL_Msk
DECL|QUADSPI_DLR_DL_Pos|macro|QUADSPI_DLR_DL_Pos
DECL|QUADSPI_DLR_DL|macro|QUADSPI_DLR_DL
DECL|QUADSPI_DR_DATA_Msk|macro|QUADSPI_DR_DATA_Msk
DECL|QUADSPI_DR_DATA_Pos|macro|QUADSPI_DR_DATA_Pos
DECL|QUADSPI_DR_DATA|macro|QUADSPI_DR_DATA
DECL|QUADSPI_FCR_CSMF_Msk|macro|QUADSPI_FCR_CSMF_Msk
DECL|QUADSPI_FCR_CSMF_Pos|macro|QUADSPI_FCR_CSMF_Pos
DECL|QUADSPI_FCR_CSMF|macro|QUADSPI_FCR_CSMF
DECL|QUADSPI_FCR_CTCF_Msk|macro|QUADSPI_FCR_CTCF_Msk
DECL|QUADSPI_FCR_CTCF_Pos|macro|QUADSPI_FCR_CTCF_Pos
DECL|QUADSPI_FCR_CTCF|macro|QUADSPI_FCR_CTCF
DECL|QUADSPI_FCR_CTEF_Msk|macro|QUADSPI_FCR_CTEF_Msk
DECL|QUADSPI_FCR_CTEF_Pos|macro|QUADSPI_FCR_CTEF_Pos
DECL|QUADSPI_FCR_CTEF|macro|QUADSPI_FCR_CTEF
DECL|QUADSPI_FCR_CTOF_Msk|macro|QUADSPI_FCR_CTOF_Msk
DECL|QUADSPI_FCR_CTOF_Pos|macro|QUADSPI_FCR_CTOF_Pos
DECL|QUADSPI_FCR_CTOF|macro|QUADSPI_FCR_CTOF
DECL|QUADSPI_IRQn|enumerator|QUADSPI_IRQn = 91, /*!< QUADSPI global Interrupt */
DECL|QUADSPI_LPTR_TIMEOUT_Msk|macro|QUADSPI_LPTR_TIMEOUT_Msk
DECL|QUADSPI_LPTR_TIMEOUT_Pos|macro|QUADSPI_LPTR_TIMEOUT_Pos
DECL|QUADSPI_LPTR_TIMEOUT|macro|QUADSPI_LPTR_TIMEOUT
DECL|QUADSPI_PIR_INTERVAL_Msk|macro|QUADSPI_PIR_INTERVAL_Msk
DECL|QUADSPI_PIR_INTERVAL_Pos|macro|QUADSPI_PIR_INTERVAL_Pos
DECL|QUADSPI_PIR_INTERVAL|macro|QUADSPI_PIR_INTERVAL
DECL|QUADSPI_PSMAR_MATCH_Msk|macro|QUADSPI_PSMAR_MATCH_Msk
DECL|QUADSPI_PSMAR_MATCH_Pos|macro|QUADSPI_PSMAR_MATCH_Pos
DECL|QUADSPI_PSMAR_MATCH|macro|QUADSPI_PSMAR_MATCH
DECL|QUADSPI_PSMKR_MASK_Msk|macro|QUADSPI_PSMKR_MASK_Msk
DECL|QUADSPI_PSMKR_MASK_Pos|macro|QUADSPI_PSMKR_MASK_Pos
DECL|QUADSPI_PSMKR_MASK|macro|QUADSPI_PSMKR_MASK
DECL|QUADSPI_SR_BUSY_Msk|macro|QUADSPI_SR_BUSY_Msk
DECL|QUADSPI_SR_BUSY_Pos|macro|QUADSPI_SR_BUSY_Pos
DECL|QUADSPI_SR_BUSY|macro|QUADSPI_SR_BUSY
DECL|QUADSPI_SR_FLEVEL_0|macro|QUADSPI_SR_FLEVEL_0
DECL|QUADSPI_SR_FLEVEL_1|macro|QUADSPI_SR_FLEVEL_1
DECL|QUADSPI_SR_FLEVEL_2|macro|QUADSPI_SR_FLEVEL_2
DECL|QUADSPI_SR_FLEVEL_3|macro|QUADSPI_SR_FLEVEL_3
DECL|QUADSPI_SR_FLEVEL_4|macro|QUADSPI_SR_FLEVEL_4
DECL|QUADSPI_SR_FLEVEL_5|macro|QUADSPI_SR_FLEVEL_5
DECL|QUADSPI_SR_FLEVEL_Msk|macro|QUADSPI_SR_FLEVEL_Msk
DECL|QUADSPI_SR_FLEVEL_Pos|macro|QUADSPI_SR_FLEVEL_Pos
DECL|QUADSPI_SR_FLEVEL|macro|QUADSPI_SR_FLEVEL
DECL|QUADSPI_SR_FTF_Msk|macro|QUADSPI_SR_FTF_Msk
DECL|QUADSPI_SR_FTF_Pos|macro|QUADSPI_SR_FTF_Pos
DECL|QUADSPI_SR_FTF|macro|QUADSPI_SR_FTF
DECL|QUADSPI_SR_SMF_Msk|macro|QUADSPI_SR_SMF_Msk
DECL|QUADSPI_SR_SMF_Pos|macro|QUADSPI_SR_SMF_Pos
DECL|QUADSPI_SR_SMF|macro|QUADSPI_SR_SMF
DECL|QUADSPI_SR_TCF_Msk|macro|QUADSPI_SR_TCF_Msk
DECL|QUADSPI_SR_TCF_Pos|macro|QUADSPI_SR_TCF_Pos
DECL|QUADSPI_SR_TCF|macro|QUADSPI_SR_TCF
DECL|QUADSPI_SR_TEF_Msk|macro|QUADSPI_SR_TEF_Msk
DECL|QUADSPI_SR_TEF_Pos|macro|QUADSPI_SR_TEF_Pos
DECL|QUADSPI_SR_TEF|macro|QUADSPI_SR_TEF
DECL|QUADSPI_SR_TOF_Msk|macro|QUADSPI_SR_TOF_Msk
DECL|QUADSPI_SR_TOF_Pos|macro|QUADSPI_SR_TOF_Pos
DECL|QUADSPI_SR_TOF|macro|QUADSPI_SR_TOF
DECL|QUADSPI_TypeDef|typedef|} QUADSPI_TypeDef;
DECL|QUADSPI|macro|QUADSPI
DECL|RCC_AHB1ENR_BKPSRAMEN_Msk|macro|RCC_AHB1ENR_BKPSRAMEN_Msk
DECL|RCC_AHB1ENR_BKPSRAMEN_Pos|macro|RCC_AHB1ENR_BKPSRAMEN_Pos
DECL|RCC_AHB1ENR_BKPSRAMEN|macro|RCC_AHB1ENR_BKPSRAMEN
DECL|RCC_AHB1ENR_CCMDATARAMEN_Msk|macro|RCC_AHB1ENR_CCMDATARAMEN_Msk
DECL|RCC_AHB1ENR_CCMDATARAMEN_Pos|macro|RCC_AHB1ENR_CCMDATARAMEN_Pos
DECL|RCC_AHB1ENR_CCMDATARAMEN|macro|RCC_AHB1ENR_CCMDATARAMEN
DECL|RCC_AHB1ENR_CRCEN_Msk|macro|RCC_AHB1ENR_CRCEN_Msk
DECL|RCC_AHB1ENR_CRCEN_Pos|macro|RCC_AHB1ENR_CRCEN_Pos
DECL|RCC_AHB1ENR_CRCEN|macro|RCC_AHB1ENR_CRCEN
DECL|RCC_AHB1ENR_DMA1EN_Msk|macro|RCC_AHB1ENR_DMA1EN_Msk
DECL|RCC_AHB1ENR_DMA1EN_Pos|macro|RCC_AHB1ENR_DMA1EN_Pos
DECL|RCC_AHB1ENR_DMA1EN|macro|RCC_AHB1ENR_DMA1EN
DECL|RCC_AHB1ENR_DMA2DEN_Msk|macro|RCC_AHB1ENR_DMA2DEN_Msk
DECL|RCC_AHB1ENR_DMA2DEN_Pos|macro|RCC_AHB1ENR_DMA2DEN_Pos
DECL|RCC_AHB1ENR_DMA2DEN|macro|RCC_AHB1ENR_DMA2DEN
DECL|RCC_AHB1ENR_DMA2EN_Msk|macro|RCC_AHB1ENR_DMA2EN_Msk
DECL|RCC_AHB1ENR_DMA2EN_Pos|macro|RCC_AHB1ENR_DMA2EN_Pos
DECL|RCC_AHB1ENR_DMA2EN|macro|RCC_AHB1ENR_DMA2EN
DECL|RCC_AHB1ENR_ETHMACEN_Msk|macro|RCC_AHB1ENR_ETHMACEN_Msk
DECL|RCC_AHB1ENR_ETHMACEN_Pos|macro|RCC_AHB1ENR_ETHMACEN_Pos
DECL|RCC_AHB1ENR_ETHMACEN|macro|RCC_AHB1ENR_ETHMACEN
DECL|RCC_AHB1ENR_ETHMACPTPEN_Msk|macro|RCC_AHB1ENR_ETHMACPTPEN_Msk
DECL|RCC_AHB1ENR_ETHMACPTPEN_Pos|macro|RCC_AHB1ENR_ETHMACPTPEN_Pos
DECL|RCC_AHB1ENR_ETHMACPTPEN|macro|RCC_AHB1ENR_ETHMACPTPEN
DECL|RCC_AHB1ENR_ETHMACRXEN_Msk|macro|RCC_AHB1ENR_ETHMACRXEN_Msk
DECL|RCC_AHB1ENR_ETHMACRXEN_Pos|macro|RCC_AHB1ENR_ETHMACRXEN_Pos
DECL|RCC_AHB1ENR_ETHMACRXEN|macro|RCC_AHB1ENR_ETHMACRXEN
DECL|RCC_AHB1ENR_ETHMACTXEN_Msk|macro|RCC_AHB1ENR_ETHMACTXEN_Msk
DECL|RCC_AHB1ENR_ETHMACTXEN_Pos|macro|RCC_AHB1ENR_ETHMACTXEN_Pos
DECL|RCC_AHB1ENR_ETHMACTXEN|macro|RCC_AHB1ENR_ETHMACTXEN
DECL|RCC_AHB1ENR_GPIOAEN_Msk|macro|RCC_AHB1ENR_GPIOAEN_Msk
DECL|RCC_AHB1ENR_GPIOAEN_Pos|macro|RCC_AHB1ENR_GPIOAEN_Pos
DECL|RCC_AHB1ENR_GPIOAEN|macro|RCC_AHB1ENR_GPIOAEN
DECL|RCC_AHB1ENR_GPIOBEN_Msk|macro|RCC_AHB1ENR_GPIOBEN_Msk
DECL|RCC_AHB1ENR_GPIOBEN_Pos|macro|RCC_AHB1ENR_GPIOBEN_Pos
DECL|RCC_AHB1ENR_GPIOBEN|macro|RCC_AHB1ENR_GPIOBEN
DECL|RCC_AHB1ENR_GPIOCEN_Msk|macro|RCC_AHB1ENR_GPIOCEN_Msk
DECL|RCC_AHB1ENR_GPIOCEN_Pos|macro|RCC_AHB1ENR_GPIOCEN_Pos
DECL|RCC_AHB1ENR_GPIOCEN|macro|RCC_AHB1ENR_GPIOCEN
DECL|RCC_AHB1ENR_GPIODEN_Msk|macro|RCC_AHB1ENR_GPIODEN_Msk
DECL|RCC_AHB1ENR_GPIODEN_Pos|macro|RCC_AHB1ENR_GPIODEN_Pos
DECL|RCC_AHB1ENR_GPIODEN|macro|RCC_AHB1ENR_GPIODEN
DECL|RCC_AHB1ENR_GPIOEEN_Msk|macro|RCC_AHB1ENR_GPIOEEN_Msk
DECL|RCC_AHB1ENR_GPIOEEN_Pos|macro|RCC_AHB1ENR_GPIOEEN_Pos
DECL|RCC_AHB1ENR_GPIOEEN|macro|RCC_AHB1ENR_GPIOEEN
DECL|RCC_AHB1ENR_GPIOFEN_Msk|macro|RCC_AHB1ENR_GPIOFEN_Msk
DECL|RCC_AHB1ENR_GPIOFEN_Pos|macro|RCC_AHB1ENR_GPIOFEN_Pos
DECL|RCC_AHB1ENR_GPIOFEN|macro|RCC_AHB1ENR_GPIOFEN
DECL|RCC_AHB1ENR_GPIOGEN_Msk|macro|RCC_AHB1ENR_GPIOGEN_Msk
DECL|RCC_AHB1ENR_GPIOGEN_Pos|macro|RCC_AHB1ENR_GPIOGEN_Pos
DECL|RCC_AHB1ENR_GPIOGEN|macro|RCC_AHB1ENR_GPIOGEN
DECL|RCC_AHB1ENR_GPIOHEN_Msk|macro|RCC_AHB1ENR_GPIOHEN_Msk
DECL|RCC_AHB1ENR_GPIOHEN_Pos|macro|RCC_AHB1ENR_GPIOHEN_Pos
DECL|RCC_AHB1ENR_GPIOHEN|macro|RCC_AHB1ENR_GPIOHEN
DECL|RCC_AHB1ENR_GPIOIEN_Msk|macro|RCC_AHB1ENR_GPIOIEN_Msk
DECL|RCC_AHB1ENR_GPIOIEN_Pos|macro|RCC_AHB1ENR_GPIOIEN_Pos
DECL|RCC_AHB1ENR_GPIOIEN|macro|RCC_AHB1ENR_GPIOIEN
DECL|RCC_AHB1ENR_GPIOJEN_Msk|macro|RCC_AHB1ENR_GPIOJEN_Msk
DECL|RCC_AHB1ENR_GPIOJEN_Pos|macro|RCC_AHB1ENR_GPIOJEN_Pos
DECL|RCC_AHB1ENR_GPIOJEN|macro|RCC_AHB1ENR_GPIOJEN
DECL|RCC_AHB1ENR_GPIOKEN_Msk|macro|RCC_AHB1ENR_GPIOKEN_Msk
DECL|RCC_AHB1ENR_GPIOKEN_Pos|macro|RCC_AHB1ENR_GPIOKEN_Pos
DECL|RCC_AHB1ENR_GPIOKEN|macro|RCC_AHB1ENR_GPIOKEN
DECL|RCC_AHB1ENR_OTGHSEN_Msk|macro|RCC_AHB1ENR_OTGHSEN_Msk
DECL|RCC_AHB1ENR_OTGHSEN_Pos|macro|RCC_AHB1ENR_OTGHSEN_Pos
DECL|RCC_AHB1ENR_OTGHSEN|macro|RCC_AHB1ENR_OTGHSEN
DECL|RCC_AHB1ENR_OTGHSULPIEN_Msk|macro|RCC_AHB1ENR_OTGHSULPIEN_Msk
DECL|RCC_AHB1ENR_OTGHSULPIEN_Pos|macro|RCC_AHB1ENR_OTGHSULPIEN_Pos
DECL|RCC_AHB1ENR_OTGHSULPIEN|macro|RCC_AHB1ENR_OTGHSULPIEN
DECL|RCC_AHB1LPENR_BKPSRAMLPEN_Msk|macro|RCC_AHB1LPENR_BKPSRAMLPEN_Msk
DECL|RCC_AHB1LPENR_BKPSRAMLPEN_Pos|macro|RCC_AHB1LPENR_BKPSRAMLPEN_Pos
DECL|RCC_AHB1LPENR_BKPSRAMLPEN|macro|RCC_AHB1LPENR_BKPSRAMLPEN
DECL|RCC_AHB1LPENR_CRCLPEN_Msk|macro|RCC_AHB1LPENR_CRCLPEN_Msk
DECL|RCC_AHB1LPENR_CRCLPEN_Pos|macro|RCC_AHB1LPENR_CRCLPEN_Pos
DECL|RCC_AHB1LPENR_CRCLPEN|macro|RCC_AHB1LPENR_CRCLPEN
DECL|RCC_AHB1LPENR_DMA1LPEN_Msk|macro|RCC_AHB1LPENR_DMA1LPEN_Msk
DECL|RCC_AHB1LPENR_DMA1LPEN_Pos|macro|RCC_AHB1LPENR_DMA1LPEN_Pos
DECL|RCC_AHB1LPENR_DMA1LPEN|macro|RCC_AHB1LPENR_DMA1LPEN
DECL|RCC_AHB1LPENR_DMA2DLPEN_Msk|macro|RCC_AHB1LPENR_DMA2DLPEN_Msk
DECL|RCC_AHB1LPENR_DMA2DLPEN_Pos|macro|RCC_AHB1LPENR_DMA2DLPEN_Pos
DECL|RCC_AHB1LPENR_DMA2DLPEN|macro|RCC_AHB1LPENR_DMA2DLPEN
DECL|RCC_AHB1LPENR_DMA2LPEN_Msk|macro|RCC_AHB1LPENR_DMA2LPEN_Msk
DECL|RCC_AHB1LPENR_DMA2LPEN_Pos|macro|RCC_AHB1LPENR_DMA2LPEN_Pos
DECL|RCC_AHB1LPENR_DMA2LPEN|macro|RCC_AHB1LPENR_DMA2LPEN
DECL|RCC_AHB1LPENR_ETHMACLPEN_Msk|macro|RCC_AHB1LPENR_ETHMACLPEN_Msk
DECL|RCC_AHB1LPENR_ETHMACLPEN_Pos|macro|RCC_AHB1LPENR_ETHMACLPEN_Pos
DECL|RCC_AHB1LPENR_ETHMACLPEN|macro|RCC_AHB1LPENR_ETHMACLPEN
DECL|RCC_AHB1LPENR_ETHMACPTPLPEN_Msk|macro|RCC_AHB1LPENR_ETHMACPTPLPEN_Msk
DECL|RCC_AHB1LPENR_ETHMACPTPLPEN_Pos|macro|RCC_AHB1LPENR_ETHMACPTPLPEN_Pos
DECL|RCC_AHB1LPENR_ETHMACPTPLPEN|macro|RCC_AHB1LPENR_ETHMACPTPLPEN
DECL|RCC_AHB1LPENR_ETHMACRXLPEN_Msk|macro|RCC_AHB1LPENR_ETHMACRXLPEN_Msk
DECL|RCC_AHB1LPENR_ETHMACRXLPEN_Pos|macro|RCC_AHB1LPENR_ETHMACRXLPEN_Pos
DECL|RCC_AHB1LPENR_ETHMACRXLPEN|macro|RCC_AHB1LPENR_ETHMACRXLPEN
DECL|RCC_AHB1LPENR_ETHMACTXLPEN_Msk|macro|RCC_AHB1LPENR_ETHMACTXLPEN_Msk
DECL|RCC_AHB1LPENR_ETHMACTXLPEN_Pos|macro|RCC_AHB1LPENR_ETHMACTXLPEN_Pos
DECL|RCC_AHB1LPENR_ETHMACTXLPEN|macro|RCC_AHB1LPENR_ETHMACTXLPEN
DECL|RCC_AHB1LPENR_FLITFLPEN_Msk|macro|RCC_AHB1LPENR_FLITFLPEN_Msk
DECL|RCC_AHB1LPENR_FLITFLPEN_Pos|macro|RCC_AHB1LPENR_FLITFLPEN_Pos
DECL|RCC_AHB1LPENR_FLITFLPEN|macro|RCC_AHB1LPENR_FLITFLPEN
DECL|RCC_AHB1LPENR_GPIOALPEN_Msk|macro|RCC_AHB1LPENR_GPIOALPEN_Msk
DECL|RCC_AHB1LPENR_GPIOALPEN_Pos|macro|RCC_AHB1LPENR_GPIOALPEN_Pos
DECL|RCC_AHB1LPENR_GPIOALPEN|macro|RCC_AHB1LPENR_GPIOALPEN
DECL|RCC_AHB1LPENR_GPIOBLPEN_Msk|macro|RCC_AHB1LPENR_GPIOBLPEN_Msk
DECL|RCC_AHB1LPENR_GPIOBLPEN_Pos|macro|RCC_AHB1LPENR_GPIOBLPEN_Pos
DECL|RCC_AHB1LPENR_GPIOBLPEN|macro|RCC_AHB1LPENR_GPIOBLPEN
DECL|RCC_AHB1LPENR_GPIOCLPEN_Msk|macro|RCC_AHB1LPENR_GPIOCLPEN_Msk
DECL|RCC_AHB1LPENR_GPIOCLPEN_Pos|macro|RCC_AHB1LPENR_GPIOCLPEN_Pos
DECL|RCC_AHB1LPENR_GPIOCLPEN|macro|RCC_AHB1LPENR_GPIOCLPEN
DECL|RCC_AHB1LPENR_GPIODLPEN_Msk|macro|RCC_AHB1LPENR_GPIODLPEN_Msk
DECL|RCC_AHB1LPENR_GPIODLPEN_Pos|macro|RCC_AHB1LPENR_GPIODLPEN_Pos
DECL|RCC_AHB1LPENR_GPIODLPEN|macro|RCC_AHB1LPENR_GPIODLPEN
DECL|RCC_AHB1LPENR_GPIOELPEN_Msk|macro|RCC_AHB1LPENR_GPIOELPEN_Msk
DECL|RCC_AHB1LPENR_GPIOELPEN_Pos|macro|RCC_AHB1LPENR_GPIOELPEN_Pos
DECL|RCC_AHB1LPENR_GPIOELPEN|macro|RCC_AHB1LPENR_GPIOELPEN
DECL|RCC_AHB1LPENR_GPIOFLPEN_Msk|macro|RCC_AHB1LPENR_GPIOFLPEN_Msk
DECL|RCC_AHB1LPENR_GPIOFLPEN_Pos|macro|RCC_AHB1LPENR_GPIOFLPEN_Pos
DECL|RCC_AHB1LPENR_GPIOFLPEN|macro|RCC_AHB1LPENR_GPIOFLPEN
DECL|RCC_AHB1LPENR_GPIOGLPEN_Msk|macro|RCC_AHB1LPENR_GPIOGLPEN_Msk
DECL|RCC_AHB1LPENR_GPIOGLPEN_Pos|macro|RCC_AHB1LPENR_GPIOGLPEN_Pos
DECL|RCC_AHB1LPENR_GPIOGLPEN|macro|RCC_AHB1LPENR_GPIOGLPEN
DECL|RCC_AHB1LPENR_GPIOHLPEN_Msk|macro|RCC_AHB1LPENR_GPIOHLPEN_Msk
DECL|RCC_AHB1LPENR_GPIOHLPEN_Pos|macro|RCC_AHB1LPENR_GPIOHLPEN_Pos
DECL|RCC_AHB1LPENR_GPIOHLPEN|macro|RCC_AHB1LPENR_GPIOHLPEN
DECL|RCC_AHB1LPENR_GPIOILPEN_Msk|macro|RCC_AHB1LPENR_GPIOILPEN_Msk
DECL|RCC_AHB1LPENR_GPIOILPEN_Pos|macro|RCC_AHB1LPENR_GPIOILPEN_Pos
DECL|RCC_AHB1LPENR_GPIOILPEN|macro|RCC_AHB1LPENR_GPIOILPEN
DECL|RCC_AHB1LPENR_GPIOJLPEN_Msk|macro|RCC_AHB1LPENR_GPIOJLPEN_Msk
DECL|RCC_AHB1LPENR_GPIOJLPEN_Pos|macro|RCC_AHB1LPENR_GPIOJLPEN_Pos
DECL|RCC_AHB1LPENR_GPIOJLPEN|macro|RCC_AHB1LPENR_GPIOJLPEN
DECL|RCC_AHB1LPENR_GPIOKLPEN_Msk|macro|RCC_AHB1LPENR_GPIOKLPEN_Msk
DECL|RCC_AHB1LPENR_GPIOKLPEN_Pos|macro|RCC_AHB1LPENR_GPIOKLPEN_Pos
DECL|RCC_AHB1LPENR_GPIOKLPEN|macro|RCC_AHB1LPENR_GPIOKLPEN
DECL|RCC_AHB1LPENR_OTGHSLPEN_Msk|macro|RCC_AHB1LPENR_OTGHSLPEN_Msk
DECL|RCC_AHB1LPENR_OTGHSLPEN_Pos|macro|RCC_AHB1LPENR_OTGHSLPEN_Pos
DECL|RCC_AHB1LPENR_OTGHSLPEN|macro|RCC_AHB1LPENR_OTGHSLPEN
DECL|RCC_AHB1LPENR_OTGHSULPILPEN_Msk|macro|RCC_AHB1LPENR_OTGHSULPILPEN_Msk
DECL|RCC_AHB1LPENR_OTGHSULPILPEN_Pos|macro|RCC_AHB1LPENR_OTGHSULPILPEN_Pos
DECL|RCC_AHB1LPENR_OTGHSULPILPEN|macro|RCC_AHB1LPENR_OTGHSULPILPEN
DECL|RCC_AHB1LPENR_SRAM1LPEN_Msk|macro|RCC_AHB1LPENR_SRAM1LPEN_Msk
DECL|RCC_AHB1LPENR_SRAM1LPEN_Pos|macro|RCC_AHB1LPENR_SRAM1LPEN_Pos
DECL|RCC_AHB1LPENR_SRAM1LPEN|macro|RCC_AHB1LPENR_SRAM1LPEN
DECL|RCC_AHB1LPENR_SRAM2LPEN_Msk|macro|RCC_AHB1LPENR_SRAM2LPEN_Msk
DECL|RCC_AHB1LPENR_SRAM2LPEN_Pos|macro|RCC_AHB1LPENR_SRAM2LPEN_Pos
DECL|RCC_AHB1LPENR_SRAM2LPEN|macro|RCC_AHB1LPENR_SRAM2LPEN
DECL|RCC_AHB1LPENR_SRAM3LPEN_Msk|macro|RCC_AHB1LPENR_SRAM3LPEN_Msk
DECL|RCC_AHB1LPENR_SRAM3LPEN_Pos|macro|RCC_AHB1LPENR_SRAM3LPEN_Pos
DECL|RCC_AHB1LPENR_SRAM3LPEN|macro|RCC_AHB1LPENR_SRAM3LPEN
DECL|RCC_AHB1RSTR_CRCRST_Msk|macro|RCC_AHB1RSTR_CRCRST_Msk
DECL|RCC_AHB1RSTR_CRCRST_Pos|macro|RCC_AHB1RSTR_CRCRST_Pos
DECL|RCC_AHB1RSTR_CRCRST|macro|RCC_AHB1RSTR_CRCRST
DECL|RCC_AHB1RSTR_DMA1RST_Msk|macro|RCC_AHB1RSTR_DMA1RST_Msk
DECL|RCC_AHB1RSTR_DMA1RST_Pos|macro|RCC_AHB1RSTR_DMA1RST_Pos
DECL|RCC_AHB1RSTR_DMA1RST|macro|RCC_AHB1RSTR_DMA1RST
DECL|RCC_AHB1RSTR_DMA2DRST_Msk|macro|RCC_AHB1RSTR_DMA2DRST_Msk
DECL|RCC_AHB1RSTR_DMA2DRST_Pos|macro|RCC_AHB1RSTR_DMA2DRST_Pos
DECL|RCC_AHB1RSTR_DMA2DRST|macro|RCC_AHB1RSTR_DMA2DRST
DECL|RCC_AHB1RSTR_DMA2RST_Msk|macro|RCC_AHB1RSTR_DMA2RST_Msk
DECL|RCC_AHB1RSTR_DMA2RST_Pos|macro|RCC_AHB1RSTR_DMA2RST_Pos
DECL|RCC_AHB1RSTR_DMA2RST|macro|RCC_AHB1RSTR_DMA2RST
DECL|RCC_AHB1RSTR_ETHMACRST_Msk|macro|RCC_AHB1RSTR_ETHMACRST_Msk
DECL|RCC_AHB1RSTR_ETHMACRST_Pos|macro|RCC_AHB1RSTR_ETHMACRST_Pos
DECL|RCC_AHB1RSTR_ETHMACRST|macro|RCC_AHB1RSTR_ETHMACRST
DECL|RCC_AHB1RSTR_GPIOARST_Msk|macro|RCC_AHB1RSTR_GPIOARST_Msk
DECL|RCC_AHB1RSTR_GPIOARST_Pos|macro|RCC_AHB1RSTR_GPIOARST_Pos
DECL|RCC_AHB1RSTR_GPIOARST|macro|RCC_AHB1RSTR_GPIOARST
DECL|RCC_AHB1RSTR_GPIOBRST_Msk|macro|RCC_AHB1RSTR_GPIOBRST_Msk
DECL|RCC_AHB1RSTR_GPIOBRST_Pos|macro|RCC_AHB1RSTR_GPIOBRST_Pos
DECL|RCC_AHB1RSTR_GPIOBRST|macro|RCC_AHB1RSTR_GPIOBRST
DECL|RCC_AHB1RSTR_GPIOCRST_Msk|macro|RCC_AHB1RSTR_GPIOCRST_Msk
DECL|RCC_AHB1RSTR_GPIOCRST_Pos|macro|RCC_AHB1RSTR_GPIOCRST_Pos
DECL|RCC_AHB1RSTR_GPIOCRST|macro|RCC_AHB1RSTR_GPIOCRST
DECL|RCC_AHB1RSTR_GPIODRST_Msk|macro|RCC_AHB1RSTR_GPIODRST_Msk
DECL|RCC_AHB1RSTR_GPIODRST_Pos|macro|RCC_AHB1RSTR_GPIODRST_Pos
DECL|RCC_AHB1RSTR_GPIODRST|macro|RCC_AHB1RSTR_GPIODRST
DECL|RCC_AHB1RSTR_GPIOERST_Msk|macro|RCC_AHB1RSTR_GPIOERST_Msk
DECL|RCC_AHB1RSTR_GPIOERST_Pos|macro|RCC_AHB1RSTR_GPIOERST_Pos
DECL|RCC_AHB1RSTR_GPIOERST|macro|RCC_AHB1RSTR_GPIOERST
DECL|RCC_AHB1RSTR_GPIOFRST_Msk|macro|RCC_AHB1RSTR_GPIOFRST_Msk
DECL|RCC_AHB1RSTR_GPIOFRST_Pos|macro|RCC_AHB1RSTR_GPIOFRST_Pos
DECL|RCC_AHB1RSTR_GPIOFRST|macro|RCC_AHB1RSTR_GPIOFRST
DECL|RCC_AHB1RSTR_GPIOGRST_Msk|macro|RCC_AHB1RSTR_GPIOGRST_Msk
DECL|RCC_AHB1RSTR_GPIOGRST_Pos|macro|RCC_AHB1RSTR_GPIOGRST_Pos
DECL|RCC_AHB1RSTR_GPIOGRST|macro|RCC_AHB1RSTR_GPIOGRST
DECL|RCC_AHB1RSTR_GPIOHRST_Msk|macro|RCC_AHB1RSTR_GPIOHRST_Msk
DECL|RCC_AHB1RSTR_GPIOHRST_Pos|macro|RCC_AHB1RSTR_GPIOHRST_Pos
DECL|RCC_AHB1RSTR_GPIOHRST|macro|RCC_AHB1RSTR_GPIOHRST
DECL|RCC_AHB1RSTR_GPIOIRST_Msk|macro|RCC_AHB1RSTR_GPIOIRST_Msk
DECL|RCC_AHB1RSTR_GPIOIRST_Pos|macro|RCC_AHB1RSTR_GPIOIRST_Pos
DECL|RCC_AHB1RSTR_GPIOIRST|macro|RCC_AHB1RSTR_GPIOIRST
DECL|RCC_AHB1RSTR_GPIOJRST_Msk|macro|RCC_AHB1RSTR_GPIOJRST_Msk
DECL|RCC_AHB1RSTR_GPIOJRST_Pos|macro|RCC_AHB1RSTR_GPIOJRST_Pos
DECL|RCC_AHB1RSTR_GPIOJRST|macro|RCC_AHB1RSTR_GPIOJRST
DECL|RCC_AHB1RSTR_GPIOKRST_Msk|macro|RCC_AHB1RSTR_GPIOKRST_Msk
DECL|RCC_AHB1RSTR_GPIOKRST_Pos|macro|RCC_AHB1RSTR_GPIOKRST_Pos
DECL|RCC_AHB1RSTR_GPIOKRST|macro|RCC_AHB1RSTR_GPIOKRST
DECL|RCC_AHB1RSTR_OTGHRST_Msk|macro|RCC_AHB1RSTR_OTGHRST_Msk
DECL|RCC_AHB1RSTR_OTGHRST_Pos|macro|RCC_AHB1RSTR_OTGHRST_Pos
DECL|RCC_AHB1RSTR_OTGHRST|macro|RCC_AHB1RSTR_OTGHRST
DECL|RCC_AHB2ENR_CRYPEN_Msk|macro|RCC_AHB2ENR_CRYPEN_Msk
DECL|RCC_AHB2ENR_CRYPEN_Pos|macro|RCC_AHB2ENR_CRYPEN_Pos
DECL|RCC_AHB2ENR_CRYPEN|macro|RCC_AHB2ENR_CRYPEN
DECL|RCC_AHB2ENR_DCMIEN_Msk|macro|RCC_AHB2ENR_DCMIEN_Msk
DECL|RCC_AHB2ENR_DCMIEN_Pos|macro|RCC_AHB2ENR_DCMIEN_Pos
DECL|RCC_AHB2ENR_DCMIEN|macro|RCC_AHB2ENR_DCMIEN
DECL|RCC_AHB2ENR_HASHEN_Msk|macro|RCC_AHB2ENR_HASHEN_Msk
DECL|RCC_AHB2ENR_HASHEN_Pos|macro|RCC_AHB2ENR_HASHEN_Pos
DECL|RCC_AHB2ENR_HASHEN|macro|RCC_AHB2ENR_HASHEN
DECL|RCC_AHB2ENR_OTGFSEN_Msk|macro|RCC_AHB2ENR_OTGFSEN_Msk
DECL|RCC_AHB2ENR_OTGFSEN_Pos|macro|RCC_AHB2ENR_OTGFSEN_Pos
DECL|RCC_AHB2ENR_OTGFSEN|macro|RCC_AHB2ENR_OTGFSEN
DECL|RCC_AHB2ENR_RNGEN_Msk|macro|RCC_AHB2ENR_RNGEN_Msk
DECL|RCC_AHB2ENR_RNGEN_Pos|macro|RCC_AHB2ENR_RNGEN_Pos
DECL|RCC_AHB2ENR_RNGEN|macro|RCC_AHB2ENR_RNGEN
DECL|RCC_AHB2LPENR_CRYPLPEN_Msk|macro|RCC_AHB2LPENR_CRYPLPEN_Msk
DECL|RCC_AHB2LPENR_CRYPLPEN_Pos|macro|RCC_AHB2LPENR_CRYPLPEN_Pos
DECL|RCC_AHB2LPENR_CRYPLPEN|macro|RCC_AHB2LPENR_CRYPLPEN
DECL|RCC_AHB2LPENR_DCMILPEN_Msk|macro|RCC_AHB2LPENR_DCMILPEN_Msk
DECL|RCC_AHB2LPENR_DCMILPEN_Pos|macro|RCC_AHB2LPENR_DCMILPEN_Pos
DECL|RCC_AHB2LPENR_DCMILPEN|macro|RCC_AHB2LPENR_DCMILPEN
DECL|RCC_AHB2LPENR_HASHLPEN_Msk|macro|RCC_AHB2LPENR_HASHLPEN_Msk
DECL|RCC_AHB2LPENR_HASHLPEN_Pos|macro|RCC_AHB2LPENR_HASHLPEN_Pos
DECL|RCC_AHB2LPENR_HASHLPEN|macro|RCC_AHB2LPENR_HASHLPEN
DECL|RCC_AHB2LPENR_OTGFSLPEN_Msk|macro|RCC_AHB2LPENR_OTGFSLPEN_Msk
DECL|RCC_AHB2LPENR_OTGFSLPEN_Pos|macro|RCC_AHB2LPENR_OTGFSLPEN_Pos
DECL|RCC_AHB2LPENR_OTGFSLPEN|macro|RCC_AHB2LPENR_OTGFSLPEN
DECL|RCC_AHB2LPENR_RNGLPEN_Msk|macro|RCC_AHB2LPENR_RNGLPEN_Msk
DECL|RCC_AHB2LPENR_RNGLPEN_Pos|macro|RCC_AHB2LPENR_RNGLPEN_Pos
DECL|RCC_AHB2LPENR_RNGLPEN|macro|RCC_AHB2LPENR_RNGLPEN
DECL|RCC_AHB2RSTR_CRYPRST_Msk|macro|RCC_AHB2RSTR_CRYPRST_Msk
DECL|RCC_AHB2RSTR_CRYPRST_Pos|macro|RCC_AHB2RSTR_CRYPRST_Pos
DECL|RCC_AHB2RSTR_CRYPRST|macro|RCC_AHB2RSTR_CRYPRST
DECL|RCC_AHB2RSTR_DCMIRST_Msk|macro|RCC_AHB2RSTR_DCMIRST_Msk
DECL|RCC_AHB2RSTR_DCMIRST_Pos|macro|RCC_AHB2RSTR_DCMIRST_Pos
DECL|RCC_AHB2RSTR_DCMIRST|macro|RCC_AHB2RSTR_DCMIRST
DECL|RCC_AHB2RSTR_HASHRST_Msk|macro|RCC_AHB2RSTR_HASHRST_Msk
DECL|RCC_AHB2RSTR_HASHRST_Pos|macro|RCC_AHB2RSTR_HASHRST_Pos
DECL|RCC_AHB2RSTR_HASHRST|macro|RCC_AHB2RSTR_HASHRST
DECL|RCC_AHB2RSTR_HSAHRST|macro|RCC_AHB2RSTR_HSAHRST
DECL|RCC_AHB2RSTR_OTGFSRST_Msk|macro|RCC_AHB2RSTR_OTGFSRST_Msk
DECL|RCC_AHB2RSTR_OTGFSRST_Pos|macro|RCC_AHB2RSTR_OTGFSRST_Pos
DECL|RCC_AHB2RSTR_OTGFSRST|macro|RCC_AHB2RSTR_OTGFSRST
DECL|RCC_AHB2RSTR_RNGRST_Msk|macro|RCC_AHB2RSTR_RNGRST_Msk
DECL|RCC_AHB2RSTR_RNGRST_Pos|macro|RCC_AHB2RSTR_RNGRST_Pos
DECL|RCC_AHB2RSTR_RNGRST|macro|RCC_AHB2RSTR_RNGRST
DECL|RCC_AHB2_SUPPORT|macro|RCC_AHB2_SUPPORT
DECL|RCC_AHB3ENR_FMCEN_Msk|macro|RCC_AHB3ENR_FMCEN_Msk
DECL|RCC_AHB3ENR_FMCEN_Pos|macro|RCC_AHB3ENR_FMCEN_Pos
DECL|RCC_AHB3ENR_FMCEN|macro|RCC_AHB3ENR_FMCEN
DECL|RCC_AHB3ENR_QSPIEN_Msk|macro|RCC_AHB3ENR_QSPIEN_Msk
DECL|RCC_AHB3ENR_QSPIEN_Pos|macro|RCC_AHB3ENR_QSPIEN_Pos
DECL|RCC_AHB3ENR_QSPIEN|macro|RCC_AHB3ENR_QSPIEN
DECL|RCC_AHB3LPENR_FMCLPEN_Msk|macro|RCC_AHB3LPENR_FMCLPEN_Msk
DECL|RCC_AHB3LPENR_FMCLPEN_Pos|macro|RCC_AHB3LPENR_FMCLPEN_Pos
DECL|RCC_AHB3LPENR_FMCLPEN|macro|RCC_AHB3LPENR_FMCLPEN
DECL|RCC_AHB3LPENR_QSPILPEN_Msk|macro|RCC_AHB3LPENR_QSPILPEN_Msk
DECL|RCC_AHB3LPENR_QSPILPEN_Pos|macro|RCC_AHB3LPENR_QSPILPEN_Pos
DECL|RCC_AHB3LPENR_QSPILPEN|macro|RCC_AHB3LPENR_QSPILPEN
DECL|RCC_AHB3RSTR_FMCRST_Msk|macro|RCC_AHB3RSTR_FMCRST_Msk
DECL|RCC_AHB3RSTR_FMCRST_Pos|macro|RCC_AHB3RSTR_FMCRST_Pos
DECL|RCC_AHB3RSTR_FMCRST|macro|RCC_AHB3RSTR_FMCRST
DECL|RCC_AHB3RSTR_QSPIRST_Msk|macro|RCC_AHB3RSTR_QSPIRST_Msk
DECL|RCC_AHB3RSTR_QSPIRST_Pos|macro|RCC_AHB3RSTR_QSPIRST_Pos
DECL|RCC_AHB3RSTR_QSPIRST|macro|RCC_AHB3RSTR_QSPIRST
DECL|RCC_AHB3_SUPPORT|macro|RCC_AHB3_SUPPORT
DECL|RCC_APB1ENR_CAN1EN_Msk|macro|RCC_APB1ENR_CAN1EN_Msk
DECL|RCC_APB1ENR_CAN1EN_Pos|macro|RCC_APB1ENR_CAN1EN_Pos
DECL|RCC_APB1ENR_CAN1EN|macro|RCC_APB1ENR_CAN1EN
DECL|RCC_APB1ENR_CAN2EN_Msk|macro|RCC_APB1ENR_CAN2EN_Msk
DECL|RCC_APB1ENR_CAN2EN_Pos|macro|RCC_APB1ENR_CAN2EN_Pos
DECL|RCC_APB1ENR_CAN2EN|macro|RCC_APB1ENR_CAN2EN
DECL|RCC_APB1ENR_DACEN_Msk|macro|RCC_APB1ENR_DACEN_Msk
DECL|RCC_APB1ENR_DACEN_Pos|macro|RCC_APB1ENR_DACEN_Pos
DECL|RCC_APB1ENR_DACEN|macro|RCC_APB1ENR_DACEN
DECL|RCC_APB1ENR_I2C1EN_Msk|macro|RCC_APB1ENR_I2C1EN_Msk
DECL|RCC_APB1ENR_I2C1EN_Pos|macro|RCC_APB1ENR_I2C1EN_Pos
DECL|RCC_APB1ENR_I2C1EN|macro|RCC_APB1ENR_I2C1EN
DECL|RCC_APB1ENR_I2C2EN_Msk|macro|RCC_APB1ENR_I2C2EN_Msk
DECL|RCC_APB1ENR_I2C2EN_Pos|macro|RCC_APB1ENR_I2C2EN_Pos
DECL|RCC_APB1ENR_I2C2EN|macro|RCC_APB1ENR_I2C2EN
DECL|RCC_APB1ENR_I2C3EN_Msk|macro|RCC_APB1ENR_I2C3EN_Msk
DECL|RCC_APB1ENR_I2C3EN_Pos|macro|RCC_APB1ENR_I2C3EN_Pos
DECL|RCC_APB1ENR_I2C3EN|macro|RCC_APB1ENR_I2C3EN
DECL|RCC_APB1ENR_PWREN_Msk|macro|RCC_APB1ENR_PWREN_Msk
DECL|RCC_APB1ENR_PWREN_Pos|macro|RCC_APB1ENR_PWREN_Pos
DECL|RCC_APB1ENR_PWREN|macro|RCC_APB1ENR_PWREN
DECL|RCC_APB1ENR_SPI2EN_Msk|macro|RCC_APB1ENR_SPI2EN_Msk
DECL|RCC_APB1ENR_SPI2EN_Pos|macro|RCC_APB1ENR_SPI2EN_Pos
DECL|RCC_APB1ENR_SPI2EN|macro|RCC_APB1ENR_SPI2EN
DECL|RCC_APB1ENR_SPI3EN_Msk|macro|RCC_APB1ENR_SPI3EN_Msk
DECL|RCC_APB1ENR_SPI3EN_Pos|macro|RCC_APB1ENR_SPI3EN_Pos
DECL|RCC_APB1ENR_SPI3EN|macro|RCC_APB1ENR_SPI3EN
DECL|RCC_APB1ENR_TIM12EN_Msk|macro|RCC_APB1ENR_TIM12EN_Msk
DECL|RCC_APB1ENR_TIM12EN_Pos|macro|RCC_APB1ENR_TIM12EN_Pos
DECL|RCC_APB1ENR_TIM12EN|macro|RCC_APB1ENR_TIM12EN
DECL|RCC_APB1ENR_TIM13EN_Msk|macro|RCC_APB1ENR_TIM13EN_Msk
DECL|RCC_APB1ENR_TIM13EN_Pos|macro|RCC_APB1ENR_TIM13EN_Pos
DECL|RCC_APB1ENR_TIM13EN|macro|RCC_APB1ENR_TIM13EN
DECL|RCC_APB1ENR_TIM14EN_Msk|macro|RCC_APB1ENR_TIM14EN_Msk
DECL|RCC_APB1ENR_TIM14EN_Pos|macro|RCC_APB1ENR_TIM14EN_Pos
DECL|RCC_APB1ENR_TIM14EN|macro|RCC_APB1ENR_TIM14EN
DECL|RCC_APB1ENR_TIM2EN_Msk|macro|RCC_APB1ENR_TIM2EN_Msk
DECL|RCC_APB1ENR_TIM2EN_Pos|macro|RCC_APB1ENR_TIM2EN_Pos
DECL|RCC_APB1ENR_TIM2EN|macro|RCC_APB1ENR_TIM2EN
DECL|RCC_APB1ENR_TIM3EN_Msk|macro|RCC_APB1ENR_TIM3EN_Msk
DECL|RCC_APB1ENR_TIM3EN_Pos|macro|RCC_APB1ENR_TIM3EN_Pos
DECL|RCC_APB1ENR_TIM3EN|macro|RCC_APB1ENR_TIM3EN
DECL|RCC_APB1ENR_TIM4EN_Msk|macro|RCC_APB1ENR_TIM4EN_Msk
DECL|RCC_APB1ENR_TIM4EN_Pos|macro|RCC_APB1ENR_TIM4EN_Pos
DECL|RCC_APB1ENR_TIM4EN|macro|RCC_APB1ENR_TIM4EN
DECL|RCC_APB1ENR_TIM5EN_Msk|macro|RCC_APB1ENR_TIM5EN_Msk
DECL|RCC_APB1ENR_TIM5EN_Pos|macro|RCC_APB1ENR_TIM5EN_Pos
DECL|RCC_APB1ENR_TIM5EN|macro|RCC_APB1ENR_TIM5EN
DECL|RCC_APB1ENR_TIM6EN_Msk|macro|RCC_APB1ENR_TIM6EN_Msk
DECL|RCC_APB1ENR_TIM6EN_Pos|macro|RCC_APB1ENR_TIM6EN_Pos
DECL|RCC_APB1ENR_TIM6EN|macro|RCC_APB1ENR_TIM6EN
DECL|RCC_APB1ENR_TIM7EN_Msk|macro|RCC_APB1ENR_TIM7EN_Msk
DECL|RCC_APB1ENR_TIM7EN_Pos|macro|RCC_APB1ENR_TIM7EN_Pos
DECL|RCC_APB1ENR_TIM7EN|macro|RCC_APB1ENR_TIM7EN
DECL|RCC_APB1ENR_UART4EN_Msk|macro|RCC_APB1ENR_UART4EN_Msk
DECL|RCC_APB1ENR_UART4EN_Pos|macro|RCC_APB1ENR_UART4EN_Pos
DECL|RCC_APB1ENR_UART4EN|macro|RCC_APB1ENR_UART4EN
DECL|RCC_APB1ENR_UART5EN_Msk|macro|RCC_APB1ENR_UART5EN_Msk
DECL|RCC_APB1ENR_UART5EN_Pos|macro|RCC_APB1ENR_UART5EN_Pos
DECL|RCC_APB1ENR_UART5EN|macro|RCC_APB1ENR_UART5EN
DECL|RCC_APB1ENR_UART7EN_Msk|macro|RCC_APB1ENR_UART7EN_Msk
DECL|RCC_APB1ENR_UART7EN_Pos|macro|RCC_APB1ENR_UART7EN_Pos
DECL|RCC_APB1ENR_UART7EN|macro|RCC_APB1ENR_UART7EN
DECL|RCC_APB1ENR_UART8EN_Msk|macro|RCC_APB1ENR_UART8EN_Msk
DECL|RCC_APB1ENR_UART8EN_Pos|macro|RCC_APB1ENR_UART8EN_Pos
DECL|RCC_APB1ENR_UART8EN|macro|RCC_APB1ENR_UART8EN
DECL|RCC_APB1ENR_USART2EN_Msk|macro|RCC_APB1ENR_USART2EN_Msk
DECL|RCC_APB1ENR_USART2EN_Pos|macro|RCC_APB1ENR_USART2EN_Pos
DECL|RCC_APB1ENR_USART2EN|macro|RCC_APB1ENR_USART2EN
DECL|RCC_APB1ENR_USART3EN_Msk|macro|RCC_APB1ENR_USART3EN_Msk
DECL|RCC_APB1ENR_USART3EN_Pos|macro|RCC_APB1ENR_USART3EN_Pos
DECL|RCC_APB1ENR_USART3EN|macro|RCC_APB1ENR_USART3EN
DECL|RCC_APB1ENR_WWDGEN_Msk|macro|RCC_APB1ENR_WWDGEN_Msk
DECL|RCC_APB1ENR_WWDGEN_Pos|macro|RCC_APB1ENR_WWDGEN_Pos
DECL|RCC_APB1ENR_WWDGEN|macro|RCC_APB1ENR_WWDGEN
DECL|RCC_APB1LPENR_CAN1LPEN_Msk|macro|RCC_APB1LPENR_CAN1LPEN_Msk
DECL|RCC_APB1LPENR_CAN1LPEN_Pos|macro|RCC_APB1LPENR_CAN1LPEN_Pos
DECL|RCC_APB1LPENR_CAN1LPEN|macro|RCC_APB1LPENR_CAN1LPEN
DECL|RCC_APB1LPENR_CAN2LPEN_Msk|macro|RCC_APB1LPENR_CAN2LPEN_Msk
DECL|RCC_APB1LPENR_CAN2LPEN_Pos|macro|RCC_APB1LPENR_CAN2LPEN_Pos
DECL|RCC_APB1LPENR_CAN2LPEN|macro|RCC_APB1LPENR_CAN2LPEN
DECL|RCC_APB1LPENR_DACLPEN_Msk|macro|RCC_APB1LPENR_DACLPEN_Msk
DECL|RCC_APB1LPENR_DACLPEN_Pos|macro|RCC_APB1LPENR_DACLPEN_Pos
DECL|RCC_APB1LPENR_DACLPEN|macro|RCC_APB1LPENR_DACLPEN
DECL|RCC_APB1LPENR_I2C1LPEN_Msk|macro|RCC_APB1LPENR_I2C1LPEN_Msk
DECL|RCC_APB1LPENR_I2C1LPEN_Pos|macro|RCC_APB1LPENR_I2C1LPEN_Pos
DECL|RCC_APB1LPENR_I2C1LPEN|macro|RCC_APB1LPENR_I2C1LPEN
DECL|RCC_APB1LPENR_I2C2LPEN_Msk|macro|RCC_APB1LPENR_I2C2LPEN_Msk
DECL|RCC_APB1LPENR_I2C2LPEN_Pos|macro|RCC_APB1LPENR_I2C2LPEN_Pos
DECL|RCC_APB1LPENR_I2C2LPEN|macro|RCC_APB1LPENR_I2C2LPEN
DECL|RCC_APB1LPENR_I2C3LPEN_Msk|macro|RCC_APB1LPENR_I2C3LPEN_Msk
DECL|RCC_APB1LPENR_I2C3LPEN_Pos|macro|RCC_APB1LPENR_I2C3LPEN_Pos
DECL|RCC_APB1LPENR_I2C3LPEN|macro|RCC_APB1LPENR_I2C3LPEN
DECL|RCC_APB1LPENR_PWRLPEN_Msk|macro|RCC_APB1LPENR_PWRLPEN_Msk
DECL|RCC_APB1LPENR_PWRLPEN_Pos|macro|RCC_APB1LPENR_PWRLPEN_Pos
DECL|RCC_APB1LPENR_PWRLPEN|macro|RCC_APB1LPENR_PWRLPEN
DECL|RCC_APB1LPENR_SPI2LPEN_Msk|macro|RCC_APB1LPENR_SPI2LPEN_Msk
DECL|RCC_APB1LPENR_SPI2LPEN_Pos|macro|RCC_APB1LPENR_SPI2LPEN_Pos
DECL|RCC_APB1LPENR_SPI2LPEN|macro|RCC_APB1LPENR_SPI2LPEN
DECL|RCC_APB1LPENR_SPI3LPEN_Msk|macro|RCC_APB1LPENR_SPI3LPEN_Msk
DECL|RCC_APB1LPENR_SPI3LPEN_Pos|macro|RCC_APB1LPENR_SPI3LPEN_Pos
DECL|RCC_APB1LPENR_SPI3LPEN|macro|RCC_APB1LPENR_SPI3LPEN
DECL|RCC_APB1LPENR_TIM12LPEN_Msk|macro|RCC_APB1LPENR_TIM12LPEN_Msk
DECL|RCC_APB1LPENR_TIM12LPEN_Pos|macro|RCC_APB1LPENR_TIM12LPEN_Pos
DECL|RCC_APB1LPENR_TIM12LPEN|macro|RCC_APB1LPENR_TIM12LPEN
DECL|RCC_APB1LPENR_TIM13LPEN_Msk|macro|RCC_APB1LPENR_TIM13LPEN_Msk
DECL|RCC_APB1LPENR_TIM13LPEN_Pos|macro|RCC_APB1LPENR_TIM13LPEN_Pos
DECL|RCC_APB1LPENR_TIM13LPEN|macro|RCC_APB1LPENR_TIM13LPEN
DECL|RCC_APB1LPENR_TIM14LPEN_Msk|macro|RCC_APB1LPENR_TIM14LPEN_Msk
DECL|RCC_APB1LPENR_TIM14LPEN_Pos|macro|RCC_APB1LPENR_TIM14LPEN_Pos
DECL|RCC_APB1LPENR_TIM14LPEN|macro|RCC_APB1LPENR_TIM14LPEN
DECL|RCC_APB1LPENR_TIM2LPEN_Msk|macro|RCC_APB1LPENR_TIM2LPEN_Msk
DECL|RCC_APB1LPENR_TIM2LPEN_Pos|macro|RCC_APB1LPENR_TIM2LPEN_Pos
DECL|RCC_APB1LPENR_TIM2LPEN|macro|RCC_APB1LPENR_TIM2LPEN
DECL|RCC_APB1LPENR_TIM3LPEN_Msk|macro|RCC_APB1LPENR_TIM3LPEN_Msk
DECL|RCC_APB1LPENR_TIM3LPEN_Pos|macro|RCC_APB1LPENR_TIM3LPEN_Pos
DECL|RCC_APB1LPENR_TIM3LPEN|macro|RCC_APB1LPENR_TIM3LPEN
DECL|RCC_APB1LPENR_TIM4LPEN_Msk|macro|RCC_APB1LPENR_TIM4LPEN_Msk
DECL|RCC_APB1LPENR_TIM4LPEN_Pos|macro|RCC_APB1LPENR_TIM4LPEN_Pos
DECL|RCC_APB1LPENR_TIM4LPEN|macro|RCC_APB1LPENR_TIM4LPEN
DECL|RCC_APB1LPENR_TIM5LPEN_Msk|macro|RCC_APB1LPENR_TIM5LPEN_Msk
DECL|RCC_APB1LPENR_TIM5LPEN_Pos|macro|RCC_APB1LPENR_TIM5LPEN_Pos
DECL|RCC_APB1LPENR_TIM5LPEN|macro|RCC_APB1LPENR_TIM5LPEN
DECL|RCC_APB1LPENR_TIM6LPEN_Msk|macro|RCC_APB1LPENR_TIM6LPEN_Msk
DECL|RCC_APB1LPENR_TIM6LPEN_Pos|macro|RCC_APB1LPENR_TIM6LPEN_Pos
DECL|RCC_APB1LPENR_TIM6LPEN|macro|RCC_APB1LPENR_TIM6LPEN
DECL|RCC_APB1LPENR_TIM7LPEN_Msk|macro|RCC_APB1LPENR_TIM7LPEN_Msk
DECL|RCC_APB1LPENR_TIM7LPEN_Pos|macro|RCC_APB1LPENR_TIM7LPEN_Pos
DECL|RCC_APB1LPENR_TIM7LPEN|macro|RCC_APB1LPENR_TIM7LPEN
DECL|RCC_APB1LPENR_UART4LPEN_Msk|macro|RCC_APB1LPENR_UART4LPEN_Msk
DECL|RCC_APB1LPENR_UART4LPEN_Pos|macro|RCC_APB1LPENR_UART4LPEN_Pos
DECL|RCC_APB1LPENR_UART4LPEN|macro|RCC_APB1LPENR_UART4LPEN
DECL|RCC_APB1LPENR_UART5LPEN_Msk|macro|RCC_APB1LPENR_UART5LPEN_Msk
DECL|RCC_APB1LPENR_UART5LPEN_Pos|macro|RCC_APB1LPENR_UART5LPEN_Pos
DECL|RCC_APB1LPENR_UART5LPEN|macro|RCC_APB1LPENR_UART5LPEN
DECL|RCC_APB1LPENR_UART7LPEN_Msk|macro|RCC_APB1LPENR_UART7LPEN_Msk
DECL|RCC_APB1LPENR_UART7LPEN_Pos|macro|RCC_APB1LPENR_UART7LPEN_Pos
DECL|RCC_APB1LPENR_UART7LPEN|macro|RCC_APB1LPENR_UART7LPEN
DECL|RCC_APB1LPENR_UART8LPEN_Msk|macro|RCC_APB1LPENR_UART8LPEN_Msk
DECL|RCC_APB1LPENR_UART8LPEN_Pos|macro|RCC_APB1LPENR_UART8LPEN_Pos
DECL|RCC_APB1LPENR_UART8LPEN|macro|RCC_APB1LPENR_UART8LPEN
DECL|RCC_APB1LPENR_USART2LPEN_Msk|macro|RCC_APB1LPENR_USART2LPEN_Msk
DECL|RCC_APB1LPENR_USART2LPEN_Pos|macro|RCC_APB1LPENR_USART2LPEN_Pos
DECL|RCC_APB1LPENR_USART2LPEN|macro|RCC_APB1LPENR_USART2LPEN
DECL|RCC_APB1LPENR_USART3LPEN_Msk|macro|RCC_APB1LPENR_USART3LPEN_Msk
DECL|RCC_APB1LPENR_USART3LPEN_Pos|macro|RCC_APB1LPENR_USART3LPEN_Pos
DECL|RCC_APB1LPENR_USART3LPEN|macro|RCC_APB1LPENR_USART3LPEN
DECL|RCC_APB1LPENR_WWDGLPEN_Msk|macro|RCC_APB1LPENR_WWDGLPEN_Msk
DECL|RCC_APB1LPENR_WWDGLPEN_Pos|macro|RCC_APB1LPENR_WWDGLPEN_Pos
DECL|RCC_APB1LPENR_WWDGLPEN|macro|RCC_APB1LPENR_WWDGLPEN
DECL|RCC_APB1RSTR_CAN1RST_Msk|macro|RCC_APB1RSTR_CAN1RST_Msk
DECL|RCC_APB1RSTR_CAN1RST_Pos|macro|RCC_APB1RSTR_CAN1RST_Pos
DECL|RCC_APB1RSTR_CAN1RST|macro|RCC_APB1RSTR_CAN1RST
DECL|RCC_APB1RSTR_CAN2RST_Msk|macro|RCC_APB1RSTR_CAN2RST_Msk
DECL|RCC_APB1RSTR_CAN2RST_Pos|macro|RCC_APB1RSTR_CAN2RST_Pos
DECL|RCC_APB1RSTR_CAN2RST|macro|RCC_APB1RSTR_CAN2RST
DECL|RCC_APB1RSTR_DACRST_Msk|macro|RCC_APB1RSTR_DACRST_Msk
DECL|RCC_APB1RSTR_DACRST_Pos|macro|RCC_APB1RSTR_DACRST_Pos
DECL|RCC_APB1RSTR_DACRST|macro|RCC_APB1RSTR_DACRST
DECL|RCC_APB1RSTR_I2C1RST_Msk|macro|RCC_APB1RSTR_I2C1RST_Msk
DECL|RCC_APB1RSTR_I2C1RST_Pos|macro|RCC_APB1RSTR_I2C1RST_Pos
DECL|RCC_APB1RSTR_I2C1RST|macro|RCC_APB1RSTR_I2C1RST
DECL|RCC_APB1RSTR_I2C2RST_Msk|macro|RCC_APB1RSTR_I2C2RST_Msk
DECL|RCC_APB1RSTR_I2C2RST_Pos|macro|RCC_APB1RSTR_I2C2RST_Pos
DECL|RCC_APB1RSTR_I2C2RST|macro|RCC_APB1RSTR_I2C2RST
DECL|RCC_APB1RSTR_I2C3RST_Msk|macro|RCC_APB1RSTR_I2C3RST_Msk
DECL|RCC_APB1RSTR_I2C3RST_Pos|macro|RCC_APB1RSTR_I2C3RST_Pos
DECL|RCC_APB1RSTR_I2C3RST|macro|RCC_APB1RSTR_I2C3RST
DECL|RCC_APB1RSTR_PWRRST_Msk|macro|RCC_APB1RSTR_PWRRST_Msk
DECL|RCC_APB1RSTR_PWRRST_Pos|macro|RCC_APB1RSTR_PWRRST_Pos
DECL|RCC_APB1RSTR_PWRRST|macro|RCC_APB1RSTR_PWRRST
DECL|RCC_APB1RSTR_SPI2RST_Msk|macro|RCC_APB1RSTR_SPI2RST_Msk
DECL|RCC_APB1RSTR_SPI2RST_Pos|macro|RCC_APB1RSTR_SPI2RST_Pos
DECL|RCC_APB1RSTR_SPI2RST|macro|RCC_APB1RSTR_SPI2RST
DECL|RCC_APB1RSTR_SPI3RST_Msk|macro|RCC_APB1RSTR_SPI3RST_Msk
DECL|RCC_APB1RSTR_SPI3RST_Pos|macro|RCC_APB1RSTR_SPI3RST_Pos
DECL|RCC_APB1RSTR_SPI3RST|macro|RCC_APB1RSTR_SPI3RST
DECL|RCC_APB1RSTR_TIM12RST_Msk|macro|RCC_APB1RSTR_TIM12RST_Msk
DECL|RCC_APB1RSTR_TIM12RST_Pos|macro|RCC_APB1RSTR_TIM12RST_Pos
DECL|RCC_APB1RSTR_TIM12RST|macro|RCC_APB1RSTR_TIM12RST
DECL|RCC_APB1RSTR_TIM13RST_Msk|macro|RCC_APB1RSTR_TIM13RST_Msk
DECL|RCC_APB1RSTR_TIM13RST_Pos|macro|RCC_APB1RSTR_TIM13RST_Pos
DECL|RCC_APB1RSTR_TIM13RST|macro|RCC_APB1RSTR_TIM13RST
DECL|RCC_APB1RSTR_TIM14RST_Msk|macro|RCC_APB1RSTR_TIM14RST_Msk
DECL|RCC_APB1RSTR_TIM14RST_Pos|macro|RCC_APB1RSTR_TIM14RST_Pos
DECL|RCC_APB1RSTR_TIM14RST|macro|RCC_APB1RSTR_TIM14RST
DECL|RCC_APB1RSTR_TIM2RST_Msk|macro|RCC_APB1RSTR_TIM2RST_Msk
DECL|RCC_APB1RSTR_TIM2RST_Pos|macro|RCC_APB1RSTR_TIM2RST_Pos
DECL|RCC_APB1RSTR_TIM2RST|macro|RCC_APB1RSTR_TIM2RST
DECL|RCC_APB1RSTR_TIM3RST_Msk|macro|RCC_APB1RSTR_TIM3RST_Msk
DECL|RCC_APB1RSTR_TIM3RST_Pos|macro|RCC_APB1RSTR_TIM3RST_Pos
DECL|RCC_APB1RSTR_TIM3RST|macro|RCC_APB1RSTR_TIM3RST
DECL|RCC_APB1RSTR_TIM4RST_Msk|macro|RCC_APB1RSTR_TIM4RST_Msk
DECL|RCC_APB1RSTR_TIM4RST_Pos|macro|RCC_APB1RSTR_TIM4RST_Pos
DECL|RCC_APB1RSTR_TIM4RST|macro|RCC_APB1RSTR_TIM4RST
DECL|RCC_APB1RSTR_TIM5RST_Msk|macro|RCC_APB1RSTR_TIM5RST_Msk
DECL|RCC_APB1RSTR_TIM5RST_Pos|macro|RCC_APB1RSTR_TIM5RST_Pos
DECL|RCC_APB1RSTR_TIM5RST|macro|RCC_APB1RSTR_TIM5RST
DECL|RCC_APB1RSTR_TIM6RST_Msk|macro|RCC_APB1RSTR_TIM6RST_Msk
DECL|RCC_APB1RSTR_TIM6RST_Pos|macro|RCC_APB1RSTR_TIM6RST_Pos
DECL|RCC_APB1RSTR_TIM6RST|macro|RCC_APB1RSTR_TIM6RST
DECL|RCC_APB1RSTR_TIM7RST_Msk|macro|RCC_APB1RSTR_TIM7RST_Msk
DECL|RCC_APB1RSTR_TIM7RST_Pos|macro|RCC_APB1RSTR_TIM7RST_Pos
DECL|RCC_APB1RSTR_TIM7RST|macro|RCC_APB1RSTR_TIM7RST
DECL|RCC_APB1RSTR_UART4RST_Msk|macro|RCC_APB1RSTR_UART4RST_Msk
DECL|RCC_APB1RSTR_UART4RST_Pos|macro|RCC_APB1RSTR_UART4RST_Pos
DECL|RCC_APB1RSTR_UART4RST|macro|RCC_APB1RSTR_UART4RST
DECL|RCC_APB1RSTR_UART5RST_Msk|macro|RCC_APB1RSTR_UART5RST_Msk
DECL|RCC_APB1RSTR_UART5RST_Pos|macro|RCC_APB1RSTR_UART5RST_Pos
DECL|RCC_APB1RSTR_UART5RST|macro|RCC_APB1RSTR_UART5RST
DECL|RCC_APB1RSTR_UART7RST_Msk|macro|RCC_APB1RSTR_UART7RST_Msk
DECL|RCC_APB1RSTR_UART7RST_Pos|macro|RCC_APB1RSTR_UART7RST_Pos
DECL|RCC_APB1RSTR_UART7RST|macro|RCC_APB1RSTR_UART7RST
DECL|RCC_APB1RSTR_UART8RST_Msk|macro|RCC_APB1RSTR_UART8RST_Msk
DECL|RCC_APB1RSTR_UART8RST_Pos|macro|RCC_APB1RSTR_UART8RST_Pos
DECL|RCC_APB1RSTR_UART8RST|macro|RCC_APB1RSTR_UART8RST
DECL|RCC_APB1RSTR_USART2RST_Msk|macro|RCC_APB1RSTR_USART2RST_Msk
DECL|RCC_APB1RSTR_USART2RST_Pos|macro|RCC_APB1RSTR_USART2RST_Pos
DECL|RCC_APB1RSTR_USART2RST|macro|RCC_APB1RSTR_USART2RST
DECL|RCC_APB1RSTR_USART3RST_Msk|macro|RCC_APB1RSTR_USART3RST_Msk
DECL|RCC_APB1RSTR_USART3RST_Pos|macro|RCC_APB1RSTR_USART3RST_Pos
DECL|RCC_APB1RSTR_USART3RST|macro|RCC_APB1RSTR_USART3RST
DECL|RCC_APB1RSTR_WWDGRST_Msk|macro|RCC_APB1RSTR_WWDGRST_Msk
DECL|RCC_APB1RSTR_WWDGRST_Pos|macro|RCC_APB1RSTR_WWDGRST_Pos
DECL|RCC_APB1RSTR_WWDGRST|macro|RCC_APB1RSTR_WWDGRST
DECL|RCC_APB2ENR_ADC1EN_Msk|macro|RCC_APB2ENR_ADC1EN_Msk
DECL|RCC_APB2ENR_ADC1EN_Pos|macro|RCC_APB2ENR_ADC1EN_Pos
DECL|RCC_APB2ENR_ADC1EN|macro|RCC_APB2ENR_ADC1EN
DECL|RCC_APB2ENR_ADC2EN_Msk|macro|RCC_APB2ENR_ADC2EN_Msk
DECL|RCC_APB2ENR_ADC2EN_Pos|macro|RCC_APB2ENR_ADC2EN_Pos
DECL|RCC_APB2ENR_ADC2EN|macro|RCC_APB2ENR_ADC2EN
DECL|RCC_APB2ENR_ADC3EN_Msk|macro|RCC_APB2ENR_ADC3EN_Msk
DECL|RCC_APB2ENR_ADC3EN_Pos|macro|RCC_APB2ENR_ADC3EN_Pos
DECL|RCC_APB2ENR_ADC3EN|macro|RCC_APB2ENR_ADC3EN
DECL|RCC_APB2ENR_DSIEN_Msk|macro|RCC_APB2ENR_DSIEN_Msk
DECL|RCC_APB2ENR_DSIEN_Pos|macro|RCC_APB2ENR_DSIEN_Pos
DECL|RCC_APB2ENR_DSIEN|macro|RCC_APB2ENR_DSIEN
DECL|RCC_APB2ENR_LTDCEN_Msk|macro|RCC_APB2ENR_LTDCEN_Msk
DECL|RCC_APB2ENR_LTDCEN_Pos|macro|RCC_APB2ENR_LTDCEN_Pos
DECL|RCC_APB2ENR_LTDCEN|macro|RCC_APB2ENR_LTDCEN
DECL|RCC_APB2ENR_SAI1EN_Msk|macro|RCC_APB2ENR_SAI1EN_Msk
DECL|RCC_APB2ENR_SAI1EN_Pos|macro|RCC_APB2ENR_SAI1EN_Pos
DECL|RCC_APB2ENR_SAI1EN|macro|RCC_APB2ENR_SAI1EN
DECL|RCC_APB2ENR_SDIOEN_Msk|macro|RCC_APB2ENR_SDIOEN_Msk
DECL|RCC_APB2ENR_SDIOEN_Pos|macro|RCC_APB2ENR_SDIOEN_Pos
DECL|RCC_APB2ENR_SDIOEN|macro|RCC_APB2ENR_SDIOEN
DECL|RCC_APB2ENR_SPI1EN_Msk|macro|RCC_APB2ENR_SPI1EN_Msk
DECL|RCC_APB2ENR_SPI1EN_Pos|macro|RCC_APB2ENR_SPI1EN_Pos
DECL|RCC_APB2ENR_SPI1EN|macro|RCC_APB2ENR_SPI1EN
DECL|RCC_APB2ENR_SPI4EN_Msk|macro|RCC_APB2ENR_SPI4EN_Msk
DECL|RCC_APB2ENR_SPI4EN_Pos|macro|RCC_APB2ENR_SPI4EN_Pos
DECL|RCC_APB2ENR_SPI4EN|macro|RCC_APB2ENR_SPI4EN
DECL|RCC_APB2ENR_SPI5EN_Msk|macro|RCC_APB2ENR_SPI5EN_Msk
DECL|RCC_APB2ENR_SPI5EN_Pos|macro|RCC_APB2ENR_SPI5EN_Pos
DECL|RCC_APB2ENR_SPI5EN|macro|RCC_APB2ENR_SPI5EN
DECL|RCC_APB2ENR_SPI6EN_Msk|macro|RCC_APB2ENR_SPI6EN_Msk
DECL|RCC_APB2ENR_SPI6EN_Pos|macro|RCC_APB2ENR_SPI6EN_Pos
DECL|RCC_APB2ENR_SPI6EN|macro|RCC_APB2ENR_SPI6EN
DECL|RCC_APB2ENR_SYSCFGEN_Msk|macro|RCC_APB2ENR_SYSCFGEN_Msk
DECL|RCC_APB2ENR_SYSCFGEN_Pos|macro|RCC_APB2ENR_SYSCFGEN_Pos
DECL|RCC_APB2ENR_SYSCFGEN|macro|RCC_APB2ENR_SYSCFGEN
DECL|RCC_APB2ENR_TIM10EN_Msk|macro|RCC_APB2ENR_TIM10EN_Msk
DECL|RCC_APB2ENR_TIM10EN_Pos|macro|RCC_APB2ENR_TIM10EN_Pos
DECL|RCC_APB2ENR_TIM10EN|macro|RCC_APB2ENR_TIM10EN
DECL|RCC_APB2ENR_TIM11EN_Msk|macro|RCC_APB2ENR_TIM11EN_Msk
DECL|RCC_APB2ENR_TIM11EN_Pos|macro|RCC_APB2ENR_TIM11EN_Pos
DECL|RCC_APB2ENR_TIM11EN|macro|RCC_APB2ENR_TIM11EN
DECL|RCC_APB2ENR_TIM1EN_Msk|macro|RCC_APB2ENR_TIM1EN_Msk
DECL|RCC_APB2ENR_TIM1EN_Pos|macro|RCC_APB2ENR_TIM1EN_Pos
DECL|RCC_APB2ENR_TIM1EN|macro|RCC_APB2ENR_TIM1EN
DECL|RCC_APB2ENR_TIM8EN_Msk|macro|RCC_APB2ENR_TIM8EN_Msk
DECL|RCC_APB2ENR_TIM8EN_Pos|macro|RCC_APB2ENR_TIM8EN_Pos
DECL|RCC_APB2ENR_TIM8EN|macro|RCC_APB2ENR_TIM8EN
DECL|RCC_APB2ENR_TIM9EN_Msk|macro|RCC_APB2ENR_TIM9EN_Msk
DECL|RCC_APB2ENR_TIM9EN_Pos|macro|RCC_APB2ENR_TIM9EN_Pos
DECL|RCC_APB2ENR_TIM9EN|macro|RCC_APB2ENR_TIM9EN
DECL|RCC_APB2ENR_USART1EN_Msk|macro|RCC_APB2ENR_USART1EN_Msk
DECL|RCC_APB2ENR_USART1EN_Pos|macro|RCC_APB2ENR_USART1EN_Pos
DECL|RCC_APB2ENR_USART1EN|macro|RCC_APB2ENR_USART1EN
DECL|RCC_APB2ENR_USART6EN_Msk|macro|RCC_APB2ENR_USART6EN_Msk
DECL|RCC_APB2ENR_USART6EN_Pos|macro|RCC_APB2ENR_USART6EN_Pos
DECL|RCC_APB2ENR_USART6EN|macro|RCC_APB2ENR_USART6EN
DECL|RCC_APB2LPENR_ADC1LPEN_Msk|macro|RCC_APB2LPENR_ADC1LPEN_Msk
DECL|RCC_APB2LPENR_ADC1LPEN_Pos|macro|RCC_APB2LPENR_ADC1LPEN_Pos
DECL|RCC_APB2LPENR_ADC1LPEN|macro|RCC_APB2LPENR_ADC1LPEN
DECL|RCC_APB2LPENR_ADC2LPEN_Msk|macro|RCC_APB2LPENR_ADC2LPEN_Msk
DECL|RCC_APB2LPENR_ADC2LPEN_Pos|macro|RCC_APB2LPENR_ADC2LPEN_Pos
DECL|RCC_APB2LPENR_ADC2LPEN|macro|RCC_APB2LPENR_ADC2LPEN
DECL|RCC_APB2LPENR_ADC3LPEN_Msk|macro|RCC_APB2LPENR_ADC3LPEN_Msk
DECL|RCC_APB2LPENR_ADC3LPEN_Pos|macro|RCC_APB2LPENR_ADC3LPEN_Pos
DECL|RCC_APB2LPENR_ADC3LPEN|macro|RCC_APB2LPENR_ADC3LPEN
DECL|RCC_APB2LPENR_DSILPEN_Msk|macro|RCC_APB2LPENR_DSILPEN_Msk
DECL|RCC_APB2LPENR_DSILPEN_Pos|macro|RCC_APB2LPENR_DSILPEN_Pos
DECL|RCC_APB2LPENR_DSILPEN|macro|RCC_APB2LPENR_DSILPEN
DECL|RCC_APB2LPENR_LTDCLPEN_Msk|macro|RCC_APB2LPENR_LTDCLPEN_Msk
DECL|RCC_APB2LPENR_LTDCLPEN_Pos|macro|RCC_APB2LPENR_LTDCLPEN_Pos
DECL|RCC_APB2LPENR_LTDCLPEN|macro|RCC_APB2LPENR_LTDCLPEN
DECL|RCC_APB2LPENR_SAI1LPEN_Msk|macro|RCC_APB2LPENR_SAI1LPEN_Msk
DECL|RCC_APB2LPENR_SAI1LPEN_Pos|macro|RCC_APB2LPENR_SAI1LPEN_Pos
DECL|RCC_APB2LPENR_SAI1LPEN|macro|RCC_APB2LPENR_SAI1LPEN
DECL|RCC_APB2LPENR_SDIOLPEN_Msk|macro|RCC_APB2LPENR_SDIOLPEN_Msk
DECL|RCC_APB2LPENR_SDIOLPEN_Pos|macro|RCC_APB2LPENR_SDIOLPEN_Pos
DECL|RCC_APB2LPENR_SDIOLPEN|macro|RCC_APB2LPENR_SDIOLPEN
DECL|RCC_APB2LPENR_SPI1LPEN_Msk|macro|RCC_APB2LPENR_SPI1LPEN_Msk
DECL|RCC_APB2LPENR_SPI1LPEN_Pos|macro|RCC_APB2LPENR_SPI1LPEN_Pos
DECL|RCC_APB2LPENR_SPI1LPEN|macro|RCC_APB2LPENR_SPI1LPEN
DECL|RCC_APB2LPENR_SPI4LPEN_Msk|macro|RCC_APB2LPENR_SPI4LPEN_Msk
DECL|RCC_APB2LPENR_SPI4LPEN_Pos|macro|RCC_APB2LPENR_SPI4LPEN_Pos
DECL|RCC_APB2LPENR_SPI4LPEN|macro|RCC_APB2LPENR_SPI4LPEN
DECL|RCC_APB2LPENR_SPI5LPEN_Msk|macro|RCC_APB2LPENR_SPI5LPEN_Msk
DECL|RCC_APB2LPENR_SPI5LPEN_Pos|macro|RCC_APB2LPENR_SPI5LPEN_Pos
DECL|RCC_APB2LPENR_SPI5LPEN|macro|RCC_APB2LPENR_SPI5LPEN
DECL|RCC_APB2LPENR_SPI6LPEN_Msk|macro|RCC_APB2LPENR_SPI6LPEN_Msk
DECL|RCC_APB2LPENR_SPI6LPEN_Pos|macro|RCC_APB2LPENR_SPI6LPEN_Pos
DECL|RCC_APB2LPENR_SPI6LPEN|macro|RCC_APB2LPENR_SPI6LPEN
DECL|RCC_APB2LPENR_SYSCFGLPEN_Msk|macro|RCC_APB2LPENR_SYSCFGLPEN_Msk
DECL|RCC_APB2LPENR_SYSCFGLPEN_Pos|macro|RCC_APB2LPENR_SYSCFGLPEN_Pos
DECL|RCC_APB2LPENR_SYSCFGLPEN|macro|RCC_APB2LPENR_SYSCFGLPEN
DECL|RCC_APB2LPENR_TIM10LPEN_Msk|macro|RCC_APB2LPENR_TIM10LPEN_Msk
DECL|RCC_APB2LPENR_TIM10LPEN_Pos|macro|RCC_APB2LPENR_TIM10LPEN_Pos
DECL|RCC_APB2LPENR_TIM10LPEN|macro|RCC_APB2LPENR_TIM10LPEN
DECL|RCC_APB2LPENR_TIM11LPEN_Msk|macro|RCC_APB2LPENR_TIM11LPEN_Msk
DECL|RCC_APB2LPENR_TIM11LPEN_Pos|macro|RCC_APB2LPENR_TIM11LPEN_Pos
DECL|RCC_APB2LPENR_TIM11LPEN|macro|RCC_APB2LPENR_TIM11LPEN
DECL|RCC_APB2LPENR_TIM1LPEN_Msk|macro|RCC_APB2LPENR_TIM1LPEN_Msk
DECL|RCC_APB2LPENR_TIM1LPEN_Pos|macro|RCC_APB2LPENR_TIM1LPEN_Pos
DECL|RCC_APB2LPENR_TIM1LPEN|macro|RCC_APB2LPENR_TIM1LPEN
DECL|RCC_APB2LPENR_TIM8LPEN_Msk|macro|RCC_APB2LPENR_TIM8LPEN_Msk
DECL|RCC_APB2LPENR_TIM8LPEN_Pos|macro|RCC_APB2LPENR_TIM8LPEN_Pos
DECL|RCC_APB2LPENR_TIM8LPEN|macro|RCC_APB2LPENR_TIM8LPEN
DECL|RCC_APB2LPENR_TIM9LPEN_Msk|macro|RCC_APB2LPENR_TIM9LPEN_Msk
DECL|RCC_APB2LPENR_TIM9LPEN_Pos|macro|RCC_APB2LPENR_TIM9LPEN_Pos
DECL|RCC_APB2LPENR_TIM9LPEN|macro|RCC_APB2LPENR_TIM9LPEN
DECL|RCC_APB2LPENR_USART1LPEN_Msk|macro|RCC_APB2LPENR_USART1LPEN_Msk
DECL|RCC_APB2LPENR_USART1LPEN_Pos|macro|RCC_APB2LPENR_USART1LPEN_Pos
DECL|RCC_APB2LPENR_USART1LPEN|macro|RCC_APB2LPENR_USART1LPEN
DECL|RCC_APB2LPENR_USART6LPEN_Msk|macro|RCC_APB2LPENR_USART6LPEN_Msk
DECL|RCC_APB2LPENR_USART6LPEN_Pos|macro|RCC_APB2LPENR_USART6LPEN_Pos
DECL|RCC_APB2LPENR_USART6LPEN|macro|RCC_APB2LPENR_USART6LPEN
DECL|RCC_APB2RSTR_ADCRST_Msk|macro|RCC_APB2RSTR_ADCRST_Msk
DECL|RCC_APB2RSTR_ADCRST_Pos|macro|RCC_APB2RSTR_ADCRST_Pos
DECL|RCC_APB2RSTR_ADCRST|macro|RCC_APB2RSTR_ADCRST
DECL|RCC_APB2RSTR_DSIRST_Msk|macro|RCC_APB2RSTR_DSIRST_Msk
DECL|RCC_APB2RSTR_DSIRST_Pos|macro|RCC_APB2RSTR_DSIRST_Pos
DECL|RCC_APB2RSTR_DSIRST|macro|RCC_APB2RSTR_DSIRST
DECL|RCC_APB2RSTR_LTDCRST_Msk|macro|RCC_APB2RSTR_LTDCRST_Msk
DECL|RCC_APB2RSTR_LTDCRST_Pos|macro|RCC_APB2RSTR_LTDCRST_Pos
DECL|RCC_APB2RSTR_LTDCRST|macro|RCC_APB2RSTR_LTDCRST
DECL|RCC_APB2RSTR_SAI1RST_Msk|macro|RCC_APB2RSTR_SAI1RST_Msk
DECL|RCC_APB2RSTR_SAI1RST_Pos|macro|RCC_APB2RSTR_SAI1RST_Pos
DECL|RCC_APB2RSTR_SAI1RST|macro|RCC_APB2RSTR_SAI1RST
DECL|RCC_APB2RSTR_SDIORST_Msk|macro|RCC_APB2RSTR_SDIORST_Msk
DECL|RCC_APB2RSTR_SDIORST_Pos|macro|RCC_APB2RSTR_SDIORST_Pos
DECL|RCC_APB2RSTR_SDIORST|macro|RCC_APB2RSTR_SDIORST
DECL|RCC_APB2RSTR_SPI1RST_Msk|macro|RCC_APB2RSTR_SPI1RST_Msk
DECL|RCC_APB2RSTR_SPI1RST_Pos|macro|RCC_APB2RSTR_SPI1RST_Pos
DECL|RCC_APB2RSTR_SPI1RST|macro|RCC_APB2RSTR_SPI1RST
DECL|RCC_APB2RSTR_SPI1|macro|RCC_APB2RSTR_SPI1
DECL|RCC_APB2RSTR_SPI4RST_Msk|macro|RCC_APB2RSTR_SPI4RST_Msk
DECL|RCC_APB2RSTR_SPI4RST_Pos|macro|RCC_APB2RSTR_SPI4RST_Pos
DECL|RCC_APB2RSTR_SPI4RST|macro|RCC_APB2RSTR_SPI4RST
DECL|RCC_APB2RSTR_SPI5RST_Msk|macro|RCC_APB2RSTR_SPI5RST_Msk
DECL|RCC_APB2RSTR_SPI5RST_Pos|macro|RCC_APB2RSTR_SPI5RST_Pos
DECL|RCC_APB2RSTR_SPI5RST|macro|RCC_APB2RSTR_SPI5RST
DECL|RCC_APB2RSTR_SPI6RST_Msk|macro|RCC_APB2RSTR_SPI6RST_Msk
DECL|RCC_APB2RSTR_SPI6RST_Pos|macro|RCC_APB2RSTR_SPI6RST_Pos
DECL|RCC_APB2RSTR_SPI6RST|macro|RCC_APB2RSTR_SPI6RST
DECL|RCC_APB2RSTR_SYSCFGRST_Msk|macro|RCC_APB2RSTR_SYSCFGRST_Msk
DECL|RCC_APB2RSTR_SYSCFGRST_Pos|macro|RCC_APB2RSTR_SYSCFGRST_Pos
DECL|RCC_APB2RSTR_SYSCFGRST|macro|RCC_APB2RSTR_SYSCFGRST
DECL|RCC_APB2RSTR_TIM10RST_Msk|macro|RCC_APB2RSTR_TIM10RST_Msk
DECL|RCC_APB2RSTR_TIM10RST_Pos|macro|RCC_APB2RSTR_TIM10RST_Pos
DECL|RCC_APB2RSTR_TIM10RST|macro|RCC_APB2RSTR_TIM10RST
DECL|RCC_APB2RSTR_TIM11RST_Msk|macro|RCC_APB2RSTR_TIM11RST_Msk
DECL|RCC_APB2RSTR_TIM11RST_Pos|macro|RCC_APB2RSTR_TIM11RST_Pos
DECL|RCC_APB2RSTR_TIM11RST|macro|RCC_APB2RSTR_TIM11RST
DECL|RCC_APB2RSTR_TIM1RST_Msk|macro|RCC_APB2RSTR_TIM1RST_Msk
DECL|RCC_APB2RSTR_TIM1RST_Pos|macro|RCC_APB2RSTR_TIM1RST_Pos
DECL|RCC_APB2RSTR_TIM1RST|macro|RCC_APB2RSTR_TIM1RST
DECL|RCC_APB2RSTR_TIM8RST_Msk|macro|RCC_APB2RSTR_TIM8RST_Msk
DECL|RCC_APB2RSTR_TIM8RST_Pos|macro|RCC_APB2RSTR_TIM8RST_Pos
DECL|RCC_APB2RSTR_TIM8RST|macro|RCC_APB2RSTR_TIM8RST
DECL|RCC_APB2RSTR_TIM9RST_Msk|macro|RCC_APB2RSTR_TIM9RST_Msk
DECL|RCC_APB2RSTR_TIM9RST_Pos|macro|RCC_APB2RSTR_TIM9RST_Pos
DECL|RCC_APB2RSTR_TIM9RST|macro|RCC_APB2RSTR_TIM9RST
DECL|RCC_APB2RSTR_USART1RST_Msk|macro|RCC_APB2RSTR_USART1RST_Msk
DECL|RCC_APB2RSTR_USART1RST_Pos|macro|RCC_APB2RSTR_USART1RST_Pos
DECL|RCC_APB2RSTR_USART1RST|macro|RCC_APB2RSTR_USART1RST
DECL|RCC_APB2RSTR_USART6RST_Msk|macro|RCC_APB2RSTR_USART6RST_Msk
DECL|RCC_APB2RSTR_USART6RST_Pos|macro|RCC_APB2RSTR_USART6RST_Pos
DECL|RCC_APB2RSTR_USART6RST|macro|RCC_APB2RSTR_USART6RST
DECL|RCC_BASE|macro|RCC_BASE
DECL|RCC_BDCR_BDRST_Msk|macro|RCC_BDCR_BDRST_Msk
DECL|RCC_BDCR_BDRST_Pos|macro|RCC_BDCR_BDRST_Pos
DECL|RCC_BDCR_BDRST|macro|RCC_BDCR_BDRST
DECL|RCC_BDCR_LSEBYP_Msk|macro|RCC_BDCR_LSEBYP_Msk
DECL|RCC_BDCR_LSEBYP_Pos|macro|RCC_BDCR_LSEBYP_Pos
DECL|RCC_BDCR_LSEBYP|macro|RCC_BDCR_LSEBYP
DECL|RCC_BDCR_LSEMOD_Msk|macro|RCC_BDCR_LSEMOD_Msk
DECL|RCC_BDCR_LSEMOD_Pos|macro|RCC_BDCR_LSEMOD_Pos
DECL|RCC_BDCR_LSEMOD|macro|RCC_BDCR_LSEMOD
DECL|RCC_BDCR_LSEON_Msk|macro|RCC_BDCR_LSEON_Msk
DECL|RCC_BDCR_LSEON_Pos|macro|RCC_BDCR_LSEON_Pos
DECL|RCC_BDCR_LSEON|macro|RCC_BDCR_LSEON
DECL|RCC_BDCR_LSERDY_Msk|macro|RCC_BDCR_LSERDY_Msk
DECL|RCC_BDCR_LSERDY_Pos|macro|RCC_BDCR_LSERDY_Pos
DECL|RCC_BDCR_LSERDY|macro|RCC_BDCR_LSERDY
DECL|RCC_BDCR_RTCEN_Msk|macro|RCC_BDCR_RTCEN_Msk
DECL|RCC_BDCR_RTCEN_Pos|macro|RCC_BDCR_RTCEN_Pos
DECL|RCC_BDCR_RTCEN|macro|RCC_BDCR_RTCEN
DECL|RCC_BDCR_RTCSEL_0|macro|RCC_BDCR_RTCSEL_0
DECL|RCC_BDCR_RTCSEL_1|macro|RCC_BDCR_RTCSEL_1
DECL|RCC_BDCR_RTCSEL_Msk|macro|RCC_BDCR_RTCSEL_Msk
DECL|RCC_BDCR_RTCSEL_Pos|macro|RCC_BDCR_RTCSEL_Pos
DECL|RCC_BDCR_RTCSEL|macro|RCC_BDCR_RTCSEL
DECL|RCC_CFGR_HPRE_0|macro|RCC_CFGR_HPRE_0
DECL|RCC_CFGR_HPRE_1|macro|RCC_CFGR_HPRE_1
DECL|RCC_CFGR_HPRE_2|macro|RCC_CFGR_HPRE_2
DECL|RCC_CFGR_HPRE_3|macro|RCC_CFGR_HPRE_3
DECL|RCC_CFGR_HPRE_DIV128|macro|RCC_CFGR_HPRE_DIV128
DECL|RCC_CFGR_HPRE_DIV16|macro|RCC_CFGR_HPRE_DIV16
DECL|RCC_CFGR_HPRE_DIV1|macro|RCC_CFGR_HPRE_DIV1
DECL|RCC_CFGR_HPRE_DIV256|macro|RCC_CFGR_HPRE_DIV256
DECL|RCC_CFGR_HPRE_DIV2|macro|RCC_CFGR_HPRE_DIV2
DECL|RCC_CFGR_HPRE_DIV4|macro|RCC_CFGR_HPRE_DIV4
DECL|RCC_CFGR_HPRE_DIV512|macro|RCC_CFGR_HPRE_DIV512
DECL|RCC_CFGR_HPRE_DIV64|macro|RCC_CFGR_HPRE_DIV64
DECL|RCC_CFGR_HPRE_DIV8|macro|RCC_CFGR_HPRE_DIV8
DECL|RCC_CFGR_HPRE_Msk|macro|RCC_CFGR_HPRE_Msk
DECL|RCC_CFGR_HPRE_Pos|macro|RCC_CFGR_HPRE_Pos
DECL|RCC_CFGR_HPRE|macro|RCC_CFGR_HPRE
DECL|RCC_CFGR_I2SSRC_Msk|macro|RCC_CFGR_I2SSRC_Msk
DECL|RCC_CFGR_I2SSRC_Pos|macro|RCC_CFGR_I2SSRC_Pos
DECL|RCC_CFGR_I2SSRC|macro|RCC_CFGR_I2SSRC
DECL|RCC_CFGR_MCO1PRE_0|macro|RCC_CFGR_MCO1PRE_0
DECL|RCC_CFGR_MCO1PRE_1|macro|RCC_CFGR_MCO1PRE_1
DECL|RCC_CFGR_MCO1PRE_2|macro|RCC_CFGR_MCO1PRE_2
DECL|RCC_CFGR_MCO1PRE_Msk|macro|RCC_CFGR_MCO1PRE_Msk
DECL|RCC_CFGR_MCO1PRE_Pos|macro|RCC_CFGR_MCO1PRE_Pos
DECL|RCC_CFGR_MCO1PRE|macro|RCC_CFGR_MCO1PRE
DECL|RCC_CFGR_MCO1_0|macro|RCC_CFGR_MCO1_0
DECL|RCC_CFGR_MCO1_1|macro|RCC_CFGR_MCO1_1
DECL|RCC_CFGR_MCO1_Msk|macro|RCC_CFGR_MCO1_Msk
DECL|RCC_CFGR_MCO1_Pos|macro|RCC_CFGR_MCO1_Pos
DECL|RCC_CFGR_MCO1|macro|RCC_CFGR_MCO1
DECL|RCC_CFGR_MCO2PRE_0|macro|RCC_CFGR_MCO2PRE_0
DECL|RCC_CFGR_MCO2PRE_1|macro|RCC_CFGR_MCO2PRE_1
DECL|RCC_CFGR_MCO2PRE_2|macro|RCC_CFGR_MCO2PRE_2
DECL|RCC_CFGR_MCO2PRE_Msk|macro|RCC_CFGR_MCO2PRE_Msk
DECL|RCC_CFGR_MCO2PRE_Pos|macro|RCC_CFGR_MCO2PRE_Pos
DECL|RCC_CFGR_MCO2PRE|macro|RCC_CFGR_MCO2PRE
DECL|RCC_CFGR_MCO2_0|macro|RCC_CFGR_MCO2_0
DECL|RCC_CFGR_MCO2_1|macro|RCC_CFGR_MCO2_1
DECL|RCC_CFGR_MCO2_Msk|macro|RCC_CFGR_MCO2_Msk
DECL|RCC_CFGR_MCO2_Pos|macro|RCC_CFGR_MCO2_Pos
DECL|RCC_CFGR_MCO2|macro|RCC_CFGR_MCO2
DECL|RCC_CFGR_PPRE1_0|macro|RCC_CFGR_PPRE1_0
DECL|RCC_CFGR_PPRE1_1|macro|RCC_CFGR_PPRE1_1
DECL|RCC_CFGR_PPRE1_2|macro|RCC_CFGR_PPRE1_2
DECL|RCC_CFGR_PPRE1_DIV16|macro|RCC_CFGR_PPRE1_DIV16
DECL|RCC_CFGR_PPRE1_DIV1|macro|RCC_CFGR_PPRE1_DIV1
DECL|RCC_CFGR_PPRE1_DIV2|macro|RCC_CFGR_PPRE1_DIV2
DECL|RCC_CFGR_PPRE1_DIV4|macro|RCC_CFGR_PPRE1_DIV4
DECL|RCC_CFGR_PPRE1_DIV8|macro|RCC_CFGR_PPRE1_DIV8
DECL|RCC_CFGR_PPRE1_Msk|macro|RCC_CFGR_PPRE1_Msk
DECL|RCC_CFGR_PPRE1_Pos|macro|RCC_CFGR_PPRE1_Pos
DECL|RCC_CFGR_PPRE1|macro|RCC_CFGR_PPRE1
DECL|RCC_CFGR_PPRE2_0|macro|RCC_CFGR_PPRE2_0
DECL|RCC_CFGR_PPRE2_1|macro|RCC_CFGR_PPRE2_1
DECL|RCC_CFGR_PPRE2_2|macro|RCC_CFGR_PPRE2_2
DECL|RCC_CFGR_PPRE2_DIV16|macro|RCC_CFGR_PPRE2_DIV16
DECL|RCC_CFGR_PPRE2_DIV1|macro|RCC_CFGR_PPRE2_DIV1
DECL|RCC_CFGR_PPRE2_DIV2|macro|RCC_CFGR_PPRE2_DIV2
DECL|RCC_CFGR_PPRE2_DIV4|macro|RCC_CFGR_PPRE2_DIV4
DECL|RCC_CFGR_PPRE2_DIV8|macro|RCC_CFGR_PPRE2_DIV8
DECL|RCC_CFGR_PPRE2_Msk|macro|RCC_CFGR_PPRE2_Msk
DECL|RCC_CFGR_PPRE2_Pos|macro|RCC_CFGR_PPRE2_Pos
DECL|RCC_CFGR_PPRE2|macro|RCC_CFGR_PPRE2
DECL|RCC_CFGR_RTCPRE_0|macro|RCC_CFGR_RTCPRE_0
DECL|RCC_CFGR_RTCPRE_1|macro|RCC_CFGR_RTCPRE_1
DECL|RCC_CFGR_RTCPRE_2|macro|RCC_CFGR_RTCPRE_2
DECL|RCC_CFGR_RTCPRE_3|macro|RCC_CFGR_RTCPRE_3
DECL|RCC_CFGR_RTCPRE_4|macro|RCC_CFGR_RTCPRE_4
DECL|RCC_CFGR_RTCPRE_Msk|macro|RCC_CFGR_RTCPRE_Msk
DECL|RCC_CFGR_RTCPRE_Pos|macro|RCC_CFGR_RTCPRE_Pos
DECL|RCC_CFGR_RTCPRE|macro|RCC_CFGR_RTCPRE
DECL|RCC_CFGR_SWS_0|macro|RCC_CFGR_SWS_0
DECL|RCC_CFGR_SWS_1|macro|RCC_CFGR_SWS_1
DECL|RCC_CFGR_SWS_HSE|macro|RCC_CFGR_SWS_HSE
DECL|RCC_CFGR_SWS_HSI|macro|RCC_CFGR_SWS_HSI
DECL|RCC_CFGR_SWS_Msk|macro|RCC_CFGR_SWS_Msk
DECL|RCC_CFGR_SWS_PLL|macro|RCC_CFGR_SWS_PLL
DECL|RCC_CFGR_SWS_Pos|macro|RCC_CFGR_SWS_Pos
DECL|RCC_CFGR_SWS|macro|RCC_CFGR_SWS
DECL|RCC_CFGR_SW_0|macro|RCC_CFGR_SW_0
DECL|RCC_CFGR_SW_1|macro|RCC_CFGR_SW_1
DECL|RCC_CFGR_SW_HSE|macro|RCC_CFGR_SW_HSE
DECL|RCC_CFGR_SW_HSI|macro|RCC_CFGR_SW_HSI
DECL|RCC_CFGR_SW_Msk|macro|RCC_CFGR_SW_Msk
DECL|RCC_CFGR_SW_PLL|macro|RCC_CFGR_SW_PLL
DECL|RCC_CFGR_SW_Pos|macro|RCC_CFGR_SW_Pos
DECL|RCC_CFGR_SW|macro|RCC_CFGR_SW
DECL|RCC_CIR_CSSC_Msk|macro|RCC_CIR_CSSC_Msk
DECL|RCC_CIR_CSSC_Pos|macro|RCC_CIR_CSSC_Pos
DECL|RCC_CIR_CSSC|macro|RCC_CIR_CSSC
DECL|RCC_CIR_CSSF_Msk|macro|RCC_CIR_CSSF_Msk
DECL|RCC_CIR_CSSF_Pos|macro|RCC_CIR_CSSF_Pos
DECL|RCC_CIR_CSSF|macro|RCC_CIR_CSSF
DECL|RCC_CIR_HSERDYC_Msk|macro|RCC_CIR_HSERDYC_Msk
DECL|RCC_CIR_HSERDYC_Pos|macro|RCC_CIR_HSERDYC_Pos
DECL|RCC_CIR_HSERDYC|macro|RCC_CIR_HSERDYC
DECL|RCC_CIR_HSERDYF_Msk|macro|RCC_CIR_HSERDYF_Msk
DECL|RCC_CIR_HSERDYF_Pos|macro|RCC_CIR_HSERDYF_Pos
DECL|RCC_CIR_HSERDYF|macro|RCC_CIR_HSERDYF
DECL|RCC_CIR_HSERDYIE_Msk|macro|RCC_CIR_HSERDYIE_Msk
DECL|RCC_CIR_HSERDYIE_Pos|macro|RCC_CIR_HSERDYIE_Pos
DECL|RCC_CIR_HSERDYIE|macro|RCC_CIR_HSERDYIE
DECL|RCC_CIR_HSIRDYC_Msk|macro|RCC_CIR_HSIRDYC_Msk
DECL|RCC_CIR_HSIRDYC_Pos|macro|RCC_CIR_HSIRDYC_Pos
DECL|RCC_CIR_HSIRDYC|macro|RCC_CIR_HSIRDYC
DECL|RCC_CIR_HSIRDYF_Msk|macro|RCC_CIR_HSIRDYF_Msk
DECL|RCC_CIR_HSIRDYF_Pos|macro|RCC_CIR_HSIRDYF_Pos
DECL|RCC_CIR_HSIRDYF|macro|RCC_CIR_HSIRDYF
DECL|RCC_CIR_HSIRDYIE_Msk|macro|RCC_CIR_HSIRDYIE_Msk
DECL|RCC_CIR_HSIRDYIE_Pos|macro|RCC_CIR_HSIRDYIE_Pos
DECL|RCC_CIR_HSIRDYIE|macro|RCC_CIR_HSIRDYIE
DECL|RCC_CIR_LSERDYC_Msk|macro|RCC_CIR_LSERDYC_Msk
DECL|RCC_CIR_LSERDYC_Pos|macro|RCC_CIR_LSERDYC_Pos
DECL|RCC_CIR_LSERDYC|macro|RCC_CIR_LSERDYC
DECL|RCC_CIR_LSERDYF_Msk|macro|RCC_CIR_LSERDYF_Msk
DECL|RCC_CIR_LSERDYF_Pos|macro|RCC_CIR_LSERDYF_Pos
DECL|RCC_CIR_LSERDYF|macro|RCC_CIR_LSERDYF
DECL|RCC_CIR_LSERDYIE_Msk|macro|RCC_CIR_LSERDYIE_Msk
DECL|RCC_CIR_LSERDYIE_Pos|macro|RCC_CIR_LSERDYIE_Pos
DECL|RCC_CIR_LSERDYIE|macro|RCC_CIR_LSERDYIE
DECL|RCC_CIR_LSIRDYC_Msk|macro|RCC_CIR_LSIRDYC_Msk
DECL|RCC_CIR_LSIRDYC_Pos|macro|RCC_CIR_LSIRDYC_Pos
DECL|RCC_CIR_LSIRDYC|macro|RCC_CIR_LSIRDYC
DECL|RCC_CIR_LSIRDYF_Msk|macro|RCC_CIR_LSIRDYF_Msk
DECL|RCC_CIR_LSIRDYF_Pos|macro|RCC_CIR_LSIRDYF_Pos
DECL|RCC_CIR_LSIRDYF|macro|RCC_CIR_LSIRDYF
DECL|RCC_CIR_LSIRDYIE_Msk|macro|RCC_CIR_LSIRDYIE_Msk
DECL|RCC_CIR_LSIRDYIE_Pos|macro|RCC_CIR_LSIRDYIE_Pos
DECL|RCC_CIR_LSIRDYIE|macro|RCC_CIR_LSIRDYIE
DECL|RCC_CIR_PLLI2SRDYC_Msk|macro|RCC_CIR_PLLI2SRDYC_Msk
DECL|RCC_CIR_PLLI2SRDYC_Pos|macro|RCC_CIR_PLLI2SRDYC_Pos
DECL|RCC_CIR_PLLI2SRDYC|macro|RCC_CIR_PLLI2SRDYC
DECL|RCC_CIR_PLLI2SRDYF_Msk|macro|RCC_CIR_PLLI2SRDYF_Msk
DECL|RCC_CIR_PLLI2SRDYF_Pos|macro|RCC_CIR_PLLI2SRDYF_Pos
DECL|RCC_CIR_PLLI2SRDYF|macro|RCC_CIR_PLLI2SRDYF
DECL|RCC_CIR_PLLI2SRDYIE_Msk|macro|RCC_CIR_PLLI2SRDYIE_Msk
DECL|RCC_CIR_PLLI2SRDYIE_Pos|macro|RCC_CIR_PLLI2SRDYIE_Pos
DECL|RCC_CIR_PLLI2SRDYIE|macro|RCC_CIR_PLLI2SRDYIE
DECL|RCC_CIR_PLLRDYC_Msk|macro|RCC_CIR_PLLRDYC_Msk
DECL|RCC_CIR_PLLRDYC_Pos|macro|RCC_CIR_PLLRDYC_Pos
DECL|RCC_CIR_PLLRDYC|macro|RCC_CIR_PLLRDYC
DECL|RCC_CIR_PLLRDYF_Msk|macro|RCC_CIR_PLLRDYF_Msk
DECL|RCC_CIR_PLLRDYF_Pos|macro|RCC_CIR_PLLRDYF_Pos
DECL|RCC_CIR_PLLRDYF|macro|RCC_CIR_PLLRDYF
DECL|RCC_CIR_PLLRDYIE_Msk|macro|RCC_CIR_PLLRDYIE_Msk
DECL|RCC_CIR_PLLRDYIE_Pos|macro|RCC_CIR_PLLRDYIE_Pos
DECL|RCC_CIR_PLLRDYIE|macro|RCC_CIR_PLLRDYIE
DECL|RCC_CIR_PLLSAIRDYC_Msk|macro|RCC_CIR_PLLSAIRDYC_Msk
DECL|RCC_CIR_PLLSAIRDYC_Pos|macro|RCC_CIR_PLLSAIRDYC_Pos
DECL|RCC_CIR_PLLSAIRDYC|macro|RCC_CIR_PLLSAIRDYC
DECL|RCC_CIR_PLLSAIRDYF_Msk|macro|RCC_CIR_PLLSAIRDYF_Msk
DECL|RCC_CIR_PLLSAIRDYF_Pos|macro|RCC_CIR_PLLSAIRDYF_Pos
DECL|RCC_CIR_PLLSAIRDYF|macro|RCC_CIR_PLLSAIRDYF
DECL|RCC_CIR_PLLSAIRDYIE_Msk|macro|RCC_CIR_PLLSAIRDYIE_Msk
DECL|RCC_CIR_PLLSAIRDYIE_Pos|macro|RCC_CIR_PLLSAIRDYIE_Pos
DECL|RCC_CIR_PLLSAIRDYIE|macro|RCC_CIR_PLLSAIRDYIE
DECL|RCC_CR_CSSON_Msk|macro|RCC_CR_CSSON_Msk
DECL|RCC_CR_CSSON_Pos|macro|RCC_CR_CSSON_Pos
DECL|RCC_CR_CSSON|macro|RCC_CR_CSSON
DECL|RCC_CR_HSEBYP_Msk|macro|RCC_CR_HSEBYP_Msk
DECL|RCC_CR_HSEBYP_Pos|macro|RCC_CR_HSEBYP_Pos
DECL|RCC_CR_HSEBYP|macro|RCC_CR_HSEBYP
DECL|RCC_CR_HSEON_Msk|macro|RCC_CR_HSEON_Msk
DECL|RCC_CR_HSEON_Pos|macro|RCC_CR_HSEON_Pos
DECL|RCC_CR_HSEON|macro|RCC_CR_HSEON
DECL|RCC_CR_HSERDY_Msk|macro|RCC_CR_HSERDY_Msk
DECL|RCC_CR_HSERDY_Pos|macro|RCC_CR_HSERDY_Pos
DECL|RCC_CR_HSERDY|macro|RCC_CR_HSERDY
DECL|RCC_CR_HSICAL_0|macro|RCC_CR_HSICAL_0
DECL|RCC_CR_HSICAL_1|macro|RCC_CR_HSICAL_1
DECL|RCC_CR_HSICAL_2|macro|RCC_CR_HSICAL_2
DECL|RCC_CR_HSICAL_3|macro|RCC_CR_HSICAL_3
DECL|RCC_CR_HSICAL_4|macro|RCC_CR_HSICAL_4
DECL|RCC_CR_HSICAL_5|macro|RCC_CR_HSICAL_5
DECL|RCC_CR_HSICAL_6|macro|RCC_CR_HSICAL_6
DECL|RCC_CR_HSICAL_7|macro|RCC_CR_HSICAL_7
DECL|RCC_CR_HSICAL_Msk|macro|RCC_CR_HSICAL_Msk
DECL|RCC_CR_HSICAL_Pos|macro|RCC_CR_HSICAL_Pos
DECL|RCC_CR_HSICAL|macro|RCC_CR_HSICAL
DECL|RCC_CR_HSION_Msk|macro|RCC_CR_HSION_Msk
DECL|RCC_CR_HSION_Pos|macro|RCC_CR_HSION_Pos
DECL|RCC_CR_HSION|macro|RCC_CR_HSION
DECL|RCC_CR_HSIRDY_Msk|macro|RCC_CR_HSIRDY_Msk
DECL|RCC_CR_HSIRDY_Pos|macro|RCC_CR_HSIRDY_Pos
DECL|RCC_CR_HSIRDY|macro|RCC_CR_HSIRDY
DECL|RCC_CR_HSITRIM_0|macro|RCC_CR_HSITRIM_0
DECL|RCC_CR_HSITRIM_1|macro|RCC_CR_HSITRIM_1
DECL|RCC_CR_HSITRIM_2|macro|RCC_CR_HSITRIM_2
DECL|RCC_CR_HSITRIM_3|macro|RCC_CR_HSITRIM_3
DECL|RCC_CR_HSITRIM_4|macro|RCC_CR_HSITRIM_4
DECL|RCC_CR_HSITRIM_Msk|macro|RCC_CR_HSITRIM_Msk
DECL|RCC_CR_HSITRIM_Pos|macro|RCC_CR_HSITRIM_Pos
DECL|RCC_CR_HSITRIM|macro|RCC_CR_HSITRIM
DECL|RCC_CR_PLLI2SON_Msk|macro|RCC_CR_PLLI2SON_Msk
DECL|RCC_CR_PLLI2SON_Pos|macro|RCC_CR_PLLI2SON_Pos
DECL|RCC_CR_PLLI2SON|macro|RCC_CR_PLLI2SON
DECL|RCC_CR_PLLI2SRDY_Msk|macro|RCC_CR_PLLI2SRDY_Msk
DECL|RCC_CR_PLLI2SRDY_Pos|macro|RCC_CR_PLLI2SRDY_Pos
DECL|RCC_CR_PLLI2SRDY|macro|RCC_CR_PLLI2SRDY
DECL|RCC_CR_PLLON_Msk|macro|RCC_CR_PLLON_Msk
DECL|RCC_CR_PLLON_Pos|macro|RCC_CR_PLLON_Pos
DECL|RCC_CR_PLLON|macro|RCC_CR_PLLON
DECL|RCC_CR_PLLRDY_Msk|macro|RCC_CR_PLLRDY_Msk
DECL|RCC_CR_PLLRDY_Pos|macro|RCC_CR_PLLRDY_Pos
DECL|RCC_CR_PLLRDY|macro|RCC_CR_PLLRDY
DECL|RCC_CR_PLLSAION_Msk|macro|RCC_CR_PLLSAION_Msk
DECL|RCC_CR_PLLSAION_Pos|macro|RCC_CR_PLLSAION_Pos
DECL|RCC_CR_PLLSAION|macro|RCC_CR_PLLSAION
DECL|RCC_CR_PLLSAIRDY_Msk|macro|RCC_CR_PLLSAIRDY_Msk
DECL|RCC_CR_PLLSAIRDY_Pos|macro|RCC_CR_PLLSAIRDY_Pos
DECL|RCC_CR_PLLSAIRDY|macro|RCC_CR_PLLSAIRDY
DECL|RCC_CSR_BORRSTF_Msk|macro|RCC_CSR_BORRSTF_Msk
DECL|RCC_CSR_BORRSTF_Pos|macro|RCC_CSR_BORRSTF_Pos
DECL|RCC_CSR_BORRSTF|macro|RCC_CSR_BORRSTF
DECL|RCC_CSR_IWDGRSTF_Msk|macro|RCC_CSR_IWDGRSTF_Msk
DECL|RCC_CSR_IWDGRSTF_Pos|macro|RCC_CSR_IWDGRSTF_Pos
DECL|RCC_CSR_IWDGRSTF|macro|RCC_CSR_IWDGRSTF
DECL|RCC_CSR_LPWRRSTF_Msk|macro|RCC_CSR_LPWRRSTF_Msk
DECL|RCC_CSR_LPWRRSTF_Pos|macro|RCC_CSR_LPWRRSTF_Pos
DECL|RCC_CSR_LPWRRSTF|macro|RCC_CSR_LPWRRSTF
DECL|RCC_CSR_LSION_Msk|macro|RCC_CSR_LSION_Msk
DECL|RCC_CSR_LSION_Pos|macro|RCC_CSR_LSION_Pos
DECL|RCC_CSR_LSION|macro|RCC_CSR_LSION
DECL|RCC_CSR_LSIRDY_Msk|macro|RCC_CSR_LSIRDY_Msk
DECL|RCC_CSR_LSIRDY_Pos|macro|RCC_CSR_LSIRDY_Pos
DECL|RCC_CSR_LSIRDY|macro|RCC_CSR_LSIRDY
DECL|RCC_CSR_PADRSTF|macro|RCC_CSR_PADRSTF
DECL|RCC_CSR_PINRSTF_Msk|macro|RCC_CSR_PINRSTF_Msk
DECL|RCC_CSR_PINRSTF_Pos|macro|RCC_CSR_PINRSTF_Pos
DECL|RCC_CSR_PINRSTF|macro|RCC_CSR_PINRSTF
DECL|RCC_CSR_PORRSTF_Msk|macro|RCC_CSR_PORRSTF_Msk
DECL|RCC_CSR_PORRSTF_Pos|macro|RCC_CSR_PORRSTF_Pos
DECL|RCC_CSR_PORRSTF|macro|RCC_CSR_PORRSTF
DECL|RCC_CSR_RMVF_Msk|macro|RCC_CSR_RMVF_Msk
DECL|RCC_CSR_RMVF_Pos|macro|RCC_CSR_RMVF_Pos
DECL|RCC_CSR_RMVF|macro|RCC_CSR_RMVF
DECL|RCC_CSR_SFTRSTF_Msk|macro|RCC_CSR_SFTRSTF_Msk
DECL|RCC_CSR_SFTRSTF_Pos|macro|RCC_CSR_SFTRSTF_Pos
DECL|RCC_CSR_SFTRSTF|macro|RCC_CSR_SFTRSTF
DECL|RCC_CSR_WDGRSTF|macro|RCC_CSR_WDGRSTF
DECL|RCC_CSR_WWDGRSTF_Msk|macro|RCC_CSR_WWDGRSTF_Msk
DECL|RCC_CSR_WWDGRSTF_Pos|macro|RCC_CSR_WWDGRSTF_Pos
DECL|RCC_CSR_WWDGRSTF|macro|RCC_CSR_WWDGRSTF
DECL|RCC_DCKCFGR_CK48MSEL_Msk|macro|RCC_DCKCFGR_CK48MSEL_Msk
DECL|RCC_DCKCFGR_CK48MSEL_Pos|macro|RCC_DCKCFGR_CK48MSEL_Pos
DECL|RCC_DCKCFGR_CK48MSEL|macro|RCC_DCKCFGR_CK48MSEL
DECL|RCC_DCKCFGR_DSISEL_Msk|macro|RCC_DCKCFGR_DSISEL_Msk
DECL|RCC_DCKCFGR_DSISEL_Pos|macro|RCC_DCKCFGR_DSISEL_Pos
DECL|RCC_DCKCFGR_DSISEL|macro|RCC_DCKCFGR_DSISEL
DECL|RCC_DCKCFGR_PLLI2SDIVQ_0|macro|RCC_DCKCFGR_PLLI2SDIVQ_0
DECL|RCC_DCKCFGR_PLLI2SDIVQ_1|macro|RCC_DCKCFGR_PLLI2SDIVQ_1
DECL|RCC_DCKCFGR_PLLI2SDIVQ_2|macro|RCC_DCKCFGR_PLLI2SDIVQ_2
DECL|RCC_DCKCFGR_PLLI2SDIVQ_3|macro|RCC_DCKCFGR_PLLI2SDIVQ_3
DECL|RCC_DCKCFGR_PLLI2SDIVQ_4|macro|RCC_DCKCFGR_PLLI2SDIVQ_4
DECL|RCC_DCKCFGR_PLLI2SDIVQ_Msk|macro|RCC_DCKCFGR_PLLI2SDIVQ_Msk
DECL|RCC_DCKCFGR_PLLI2SDIVQ_Pos|macro|RCC_DCKCFGR_PLLI2SDIVQ_Pos
DECL|RCC_DCKCFGR_PLLI2SDIVQ|macro|RCC_DCKCFGR_PLLI2SDIVQ
DECL|RCC_DCKCFGR_PLLSAIDIVQ_0|macro|RCC_DCKCFGR_PLLSAIDIVQ_0
DECL|RCC_DCKCFGR_PLLSAIDIVQ_1|macro|RCC_DCKCFGR_PLLSAIDIVQ_1
DECL|RCC_DCKCFGR_PLLSAIDIVQ_2|macro|RCC_DCKCFGR_PLLSAIDIVQ_2
DECL|RCC_DCKCFGR_PLLSAIDIVQ_3|macro|RCC_DCKCFGR_PLLSAIDIVQ_3
DECL|RCC_DCKCFGR_PLLSAIDIVQ_4|macro|RCC_DCKCFGR_PLLSAIDIVQ_4
DECL|RCC_DCKCFGR_PLLSAIDIVQ_Msk|macro|RCC_DCKCFGR_PLLSAIDIVQ_Msk
DECL|RCC_DCKCFGR_PLLSAIDIVQ_Pos|macro|RCC_DCKCFGR_PLLSAIDIVQ_Pos
DECL|RCC_DCKCFGR_PLLSAIDIVQ|macro|RCC_DCKCFGR_PLLSAIDIVQ
DECL|RCC_DCKCFGR_PLLSAIDIVR_0|macro|RCC_DCKCFGR_PLLSAIDIVR_0
DECL|RCC_DCKCFGR_PLLSAIDIVR_1|macro|RCC_DCKCFGR_PLLSAIDIVR_1
DECL|RCC_DCKCFGR_PLLSAIDIVR_Msk|macro|RCC_DCKCFGR_PLLSAIDIVR_Msk
DECL|RCC_DCKCFGR_PLLSAIDIVR_Pos|macro|RCC_DCKCFGR_PLLSAIDIVR_Pos
DECL|RCC_DCKCFGR_PLLSAIDIVR|macro|RCC_DCKCFGR_PLLSAIDIVR
DECL|RCC_DCKCFGR_SAI1ASRC_0|macro|RCC_DCKCFGR_SAI1ASRC_0
DECL|RCC_DCKCFGR_SAI1ASRC_1|macro|RCC_DCKCFGR_SAI1ASRC_1
DECL|RCC_DCKCFGR_SAI1ASRC_Msk|macro|RCC_DCKCFGR_SAI1ASRC_Msk
DECL|RCC_DCKCFGR_SAI1ASRC_Pos|macro|RCC_DCKCFGR_SAI1ASRC_Pos
DECL|RCC_DCKCFGR_SAI1ASRC|macro|RCC_DCKCFGR_SAI1ASRC
DECL|RCC_DCKCFGR_SAI1BSRC_0|macro|RCC_DCKCFGR_SAI1BSRC_0
DECL|RCC_DCKCFGR_SAI1BSRC_1|macro|RCC_DCKCFGR_SAI1BSRC_1
DECL|RCC_DCKCFGR_SAI1BSRC_Msk|macro|RCC_DCKCFGR_SAI1BSRC_Msk
DECL|RCC_DCKCFGR_SAI1BSRC_Pos|macro|RCC_DCKCFGR_SAI1BSRC_Pos
DECL|RCC_DCKCFGR_SAI1BSRC|macro|RCC_DCKCFGR_SAI1BSRC
DECL|RCC_DCKCFGR_SDIOSEL_Msk|macro|RCC_DCKCFGR_SDIOSEL_Msk
DECL|RCC_DCKCFGR_SDIOSEL_Pos|macro|RCC_DCKCFGR_SDIOSEL_Pos
DECL|RCC_DCKCFGR_SDIOSEL|macro|RCC_DCKCFGR_SDIOSEL
DECL|RCC_DCKCFGR_TIMPRE_Msk|macro|RCC_DCKCFGR_TIMPRE_Msk
DECL|RCC_DCKCFGR_TIMPRE_Pos|macro|RCC_DCKCFGR_TIMPRE_Pos
DECL|RCC_DCKCFGR_TIMPRE|macro|RCC_DCKCFGR_TIMPRE
DECL|RCC_IRQn|enumerator|RCC_IRQn = 5, /*!< RCC global Interrupt */
DECL|RCC_MAX_FREQUENCY_SCALE1|macro|RCC_MAX_FREQUENCY_SCALE1
DECL|RCC_MAX_FREQUENCY_SCALE2|macro|RCC_MAX_FREQUENCY_SCALE2
DECL|RCC_MAX_FREQUENCY_SCALE3|macro|RCC_MAX_FREQUENCY_SCALE3
DECL|RCC_MAX_FREQUENCY|macro|RCC_MAX_FREQUENCY
DECL|RCC_PLLCFGR_PLLM_0|macro|RCC_PLLCFGR_PLLM_0
DECL|RCC_PLLCFGR_PLLM_1|macro|RCC_PLLCFGR_PLLM_1
DECL|RCC_PLLCFGR_PLLM_2|macro|RCC_PLLCFGR_PLLM_2
DECL|RCC_PLLCFGR_PLLM_3|macro|RCC_PLLCFGR_PLLM_3
DECL|RCC_PLLCFGR_PLLM_4|macro|RCC_PLLCFGR_PLLM_4
DECL|RCC_PLLCFGR_PLLM_5|macro|RCC_PLLCFGR_PLLM_5
DECL|RCC_PLLCFGR_PLLM_Msk|macro|RCC_PLLCFGR_PLLM_Msk
DECL|RCC_PLLCFGR_PLLM_Pos|macro|RCC_PLLCFGR_PLLM_Pos
DECL|RCC_PLLCFGR_PLLM|macro|RCC_PLLCFGR_PLLM
DECL|RCC_PLLCFGR_PLLN_0|macro|RCC_PLLCFGR_PLLN_0
DECL|RCC_PLLCFGR_PLLN_1|macro|RCC_PLLCFGR_PLLN_1
DECL|RCC_PLLCFGR_PLLN_2|macro|RCC_PLLCFGR_PLLN_2
DECL|RCC_PLLCFGR_PLLN_3|macro|RCC_PLLCFGR_PLLN_3
DECL|RCC_PLLCFGR_PLLN_4|macro|RCC_PLLCFGR_PLLN_4
DECL|RCC_PLLCFGR_PLLN_5|macro|RCC_PLLCFGR_PLLN_5
DECL|RCC_PLLCFGR_PLLN_6|macro|RCC_PLLCFGR_PLLN_6
DECL|RCC_PLLCFGR_PLLN_7|macro|RCC_PLLCFGR_PLLN_7
DECL|RCC_PLLCFGR_PLLN_8|macro|RCC_PLLCFGR_PLLN_8
DECL|RCC_PLLCFGR_PLLN_Msk|macro|RCC_PLLCFGR_PLLN_Msk
DECL|RCC_PLLCFGR_PLLN_Pos|macro|RCC_PLLCFGR_PLLN_Pos
DECL|RCC_PLLCFGR_PLLN|macro|RCC_PLLCFGR_PLLN
DECL|RCC_PLLCFGR_PLLP_0|macro|RCC_PLLCFGR_PLLP_0
DECL|RCC_PLLCFGR_PLLP_1|macro|RCC_PLLCFGR_PLLP_1
DECL|RCC_PLLCFGR_PLLP_Msk|macro|RCC_PLLCFGR_PLLP_Msk
DECL|RCC_PLLCFGR_PLLP_Pos|macro|RCC_PLLCFGR_PLLP_Pos
DECL|RCC_PLLCFGR_PLLP|macro|RCC_PLLCFGR_PLLP
DECL|RCC_PLLCFGR_PLLQ_0|macro|RCC_PLLCFGR_PLLQ_0
DECL|RCC_PLLCFGR_PLLQ_1|macro|RCC_PLLCFGR_PLLQ_1
DECL|RCC_PLLCFGR_PLLQ_2|macro|RCC_PLLCFGR_PLLQ_2
DECL|RCC_PLLCFGR_PLLQ_3|macro|RCC_PLLCFGR_PLLQ_3
DECL|RCC_PLLCFGR_PLLQ_Msk|macro|RCC_PLLCFGR_PLLQ_Msk
DECL|RCC_PLLCFGR_PLLQ_Pos|macro|RCC_PLLCFGR_PLLQ_Pos
DECL|RCC_PLLCFGR_PLLQ|macro|RCC_PLLCFGR_PLLQ
DECL|RCC_PLLCFGR_PLLR_0|macro|RCC_PLLCFGR_PLLR_0
DECL|RCC_PLLCFGR_PLLR_1|macro|RCC_PLLCFGR_PLLR_1
DECL|RCC_PLLCFGR_PLLR_2|macro|RCC_PLLCFGR_PLLR_2
DECL|RCC_PLLCFGR_PLLR_Msk|macro|RCC_PLLCFGR_PLLR_Msk
DECL|RCC_PLLCFGR_PLLR_Pos|macro|RCC_PLLCFGR_PLLR_Pos
DECL|RCC_PLLCFGR_PLLR|macro|RCC_PLLCFGR_PLLR
DECL|RCC_PLLCFGR_PLLSRC_HSE_Msk|macro|RCC_PLLCFGR_PLLSRC_HSE_Msk
DECL|RCC_PLLCFGR_PLLSRC_HSE_Pos|macro|RCC_PLLCFGR_PLLSRC_HSE_Pos
DECL|RCC_PLLCFGR_PLLSRC_HSE|macro|RCC_PLLCFGR_PLLSRC_HSE
DECL|RCC_PLLCFGR_PLLSRC_HSI|macro|RCC_PLLCFGR_PLLSRC_HSI
DECL|RCC_PLLCFGR_PLLSRC_Msk|macro|RCC_PLLCFGR_PLLSRC_Msk
DECL|RCC_PLLCFGR_PLLSRC_Pos|macro|RCC_PLLCFGR_PLLSRC_Pos
DECL|RCC_PLLCFGR_PLLSRC|macro|RCC_PLLCFGR_PLLSRC
DECL|RCC_PLLCFGR_RST_VALUE|macro|RCC_PLLCFGR_RST_VALUE
DECL|RCC_PLLI2SCFGR_PLLI2SN_0|macro|RCC_PLLI2SCFGR_PLLI2SN_0
DECL|RCC_PLLI2SCFGR_PLLI2SN_1|macro|RCC_PLLI2SCFGR_PLLI2SN_1
DECL|RCC_PLLI2SCFGR_PLLI2SN_2|macro|RCC_PLLI2SCFGR_PLLI2SN_2
DECL|RCC_PLLI2SCFGR_PLLI2SN_3|macro|RCC_PLLI2SCFGR_PLLI2SN_3
DECL|RCC_PLLI2SCFGR_PLLI2SN_4|macro|RCC_PLLI2SCFGR_PLLI2SN_4
DECL|RCC_PLLI2SCFGR_PLLI2SN_5|macro|RCC_PLLI2SCFGR_PLLI2SN_5
DECL|RCC_PLLI2SCFGR_PLLI2SN_6|macro|RCC_PLLI2SCFGR_PLLI2SN_6
DECL|RCC_PLLI2SCFGR_PLLI2SN_7|macro|RCC_PLLI2SCFGR_PLLI2SN_7
DECL|RCC_PLLI2SCFGR_PLLI2SN_8|macro|RCC_PLLI2SCFGR_PLLI2SN_8
DECL|RCC_PLLI2SCFGR_PLLI2SN_Msk|macro|RCC_PLLI2SCFGR_PLLI2SN_Msk
DECL|RCC_PLLI2SCFGR_PLLI2SN_Pos|macro|RCC_PLLI2SCFGR_PLLI2SN_Pos
DECL|RCC_PLLI2SCFGR_PLLI2SN|macro|RCC_PLLI2SCFGR_PLLI2SN
DECL|RCC_PLLI2SCFGR_PLLI2SQ_0|macro|RCC_PLLI2SCFGR_PLLI2SQ_0
DECL|RCC_PLLI2SCFGR_PLLI2SQ_1|macro|RCC_PLLI2SCFGR_PLLI2SQ_1
DECL|RCC_PLLI2SCFGR_PLLI2SQ_2|macro|RCC_PLLI2SCFGR_PLLI2SQ_2
DECL|RCC_PLLI2SCFGR_PLLI2SQ_3|macro|RCC_PLLI2SCFGR_PLLI2SQ_3
DECL|RCC_PLLI2SCFGR_PLLI2SQ_Msk|macro|RCC_PLLI2SCFGR_PLLI2SQ_Msk
DECL|RCC_PLLI2SCFGR_PLLI2SQ_Pos|macro|RCC_PLLI2SCFGR_PLLI2SQ_Pos
DECL|RCC_PLLI2SCFGR_PLLI2SQ|macro|RCC_PLLI2SCFGR_PLLI2SQ
DECL|RCC_PLLI2SCFGR_PLLI2SR_0|macro|RCC_PLLI2SCFGR_PLLI2SR_0
DECL|RCC_PLLI2SCFGR_PLLI2SR_1|macro|RCC_PLLI2SCFGR_PLLI2SR_1
DECL|RCC_PLLI2SCFGR_PLLI2SR_2|macro|RCC_PLLI2SCFGR_PLLI2SR_2
DECL|RCC_PLLI2SCFGR_PLLI2SR_Msk|macro|RCC_PLLI2SCFGR_PLLI2SR_Msk
DECL|RCC_PLLI2SCFGR_PLLI2SR_Pos|macro|RCC_PLLI2SCFGR_PLLI2SR_Pos
DECL|RCC_PLLI2SCFGR_PLLI2SR|macro|RCC_PLLI2SCFGR_PLLI2SR
DECL|RCC_PLLI2SCFGR_RST_VALUE|macro|RCC_PLLI2SCFGR_RST_VALUE
DECL|RCC_PLLI2S_SUPPORT|macro|RCC_PLLI2S_SUPPORT
DECL|RCC_PLLN_MAX_VALUE|macro|RCC_PLLN_MAX_VALUE
DECL|RCC_PLLN_MIN_VALUE|macro|RCC_PLLN_MIN_VALUE
DECL|RCC_PLLSAICFGR_PLLSAIN_0|macro|RCC_PLLSAICFGR_PLLSAIN_0
DECL|RCC_PLLSAICFGR_PLLSAIN_1|macro|RCC_PLLSAICFGR_PLLSAIN_1
DECL|RCC_PLLSAICFGR_PLLSAIN_2|macro|RCC_PLLSAICFGR_PLLSAIN_2
DECL|RCC_PLLSAICFGR_PLLSAIN_3|macro|RCC_PLLSAICFGR_PLLSAIN_3
DECL|RCC_PLLSAICFGR_PLLSAIN_4|macro|RCC_PLLSAICFGR_PLLSAIN_4
DECL|RCC_PLLSAICFGR_PLLSAIN_5|macro|RCC_PLLSAICFGR_PLLSAIN_5
DECL|RCC_PLLSAICFGR_PLLSAIN_6|macro|RCC_PLLSAICFGR_PLLSAIN_6
DECL|RCC_PLLSAICFGR_PLLSAIN_7|macro|RCC_PLLSAICFGR_PLLSAIN_7
DECL|RCC_PLLSAICFGR_PLLSAIN_8|macro|RCC_PLLSAICFGR_PLLSAIN_8
DECL|RCC_PLLSAICFGR_PLLSAIN_Msk|macro|RCC_PLLSAICFGR_PLLSAIN_Msk
DECL|RCC_PLLSAICFGR_PLLSAIN_Pos|macro|RCC_PLLSAICFGR_PLLSAIN_Pos
DECL|RCC_PLLSAICFGR_PLLSAIN|macro|RCC_PLLSAICFGR_PLLSAIN
DECL|RCC_PLLSAICFGR_PLLSAIP_0|macro|RCC_PLLSAICFGR_PLLSAIP_0
DECL|RCC_PLLSAICFGR_PLLSAIP_1|macro|RCC_PLLSAICFGR_PLLSAIP_1
DECL|RCC_PLLSAICFGR_PLLSAIP_Msk|macro|RCC_PLLSAICFGR_PLLSAIP_Msk
DECL|RCC_PLLSAICFGR_PLLSAIP_Pos|macro|RCC_PLLSAICFGR_PLLSAIP_Pos
DECL|RCC_PLLSAICFGR_PLLSAIP|macro|RCC_PLLSAICFGR_PLLSAIP
DECL|RCC_PLLSAICFGR_PLLSAIQ_0|macro|RCC_PLLSAICFGR_PLLSAIQ_0
DECL|RCC_PLLSAICFGR_PLLSAIQ_1|macro|RCC_PLLSAICFGR_PLLSAIQ_1
DECL|RCC_PLLSAICFGR_PLLSAIQ_2|macro|RCC_PLLSAICFGR_PLLSAIQ_2
DECL|RCC_PLLSAICFGR_PLLSAIQ_3|macro|RCC_PLLSAICFGR_PLLSAIQ_3
DECL|RCC_PLLSAICFGR_PLLSAIQ_Msk|macro|RCC_PLLSAICFGR_PLLSAIQ_Msk
DECL|RCC_PLLSAICFGR_PLLSAIQ_Pos|macro|RCC_PLLSAICFGR_PLLSAIQ_Pos
DECL|RCC_PLLSAICFGR_PLLSAIQ|macro|RCC_PLLSAICFGR_PLLSAIQ
DECL|RCC_PLLSAICFGR_PLLSAIR_0|macro|RCC_PLLSAICFGR_PLLSAIR_0
DECL|RCC_PLLSAICFGR_PLLSAIR_1|macro|RCC_PLLSAICFGR_PLLSAIR_1
DECL|RCC_PLLSAICFGR_PLLSAIR_2|macro|RCC_PLLSAICFGR_PLLSAIR_2
DECL|RCC_PLLSAICFGR_PLLSAIR_Msk|macro|RCC_PLLSAICFGR_PLLSAIR_Msk
DECL|RCC_PLLSAICFGR_PLLSAIR_Pos|macro|RCC_PLLSAICFGR_PLLSAIR_Pos
DECL|RCC_PLLSAICFGR_PLLSAIR|macro|RCC_PLLSAICFGR_PLLSAIR
DECL|RCC_PLLSAICFGR_RST_VALUE|macro|RCC_PLLSAICFGR_RST_VALUE
DECL|RCC_PLLSAI_SUPPORT|macro|RCC_PLLSAI_SUPPORT
DECL|RCC_PLLVCO_INPUT_MAX|macro|RCC_PLLVCO_INPUT_MAX
DECL|RCC_PLLVCO_INPUT_MIN|macro|RCC_PLLVCO_INPUT_MIN
DECL|RCC_PLLVCO_OUTPUT_MAX|macro|RCC_PLLVCO_OUTPUT_MAX
DECL|RCC_PLLVCO_OUTPUT_MIN|macro|RCC_PLLVCO_OUTPUT_MIN
DECL|RCC_SSCGR_INCSTEP_Msk|macro|RCC_SSCGR_INCSTEP_Msk
DECL|RCC_SSCGR_INCSTEP_Pos|macro|RCC_SSCGR_INCSTEP_Pos
DECL|RCC_SSCGR_INCSTEP|macro|RCC_SSCGR_INCSTEP
DECL|RCC_SSCGR_MODPER_Msk|macro|RCC_SSCGR_MODPER_Msk
DECL|RCC_SSCGR_MODPER_Pos|macro|RCC_SSCGR_MODPER_Pos
DECL|RCC_SSCGR_MODPER|macro|RCC_SSCGR_MODPER
DECL|RCC_SSCGR_SPREADSEL_Msk|macro|RCC_SSCGR_SPREADSEL_Msk
DECL|RCC_SSCGR_SPREADSEL_Pos|macro|RCC_SSCGR_SPREADSEL_Pos
DECL|RCC_SSCGR_SPREADSEL|macro|RCC_SSCGR_SPREADSEL
DECL|RCC_SSCGR_SSCGEN_Msk|macro|RCC_SSCGR_SSCGEN_Msk
DECL|RCC_SSCGR_SSCGEN_Pos|macro|RCC_SSCGR_SSCGEN_Pos
DECL|RCC_SSCGR_SSCGEN|macro|RCC_SSCGR_SSCGEN
DECL|RCC_TypeDef|typedef|} RCC_TypeDef;
DECL|RCC|macro|RCC
DECL|RCR|member|__IO uint32_t RCR; /*!< TIM repetition counter register, Address offset: 0x30 */
DECL|RDHR|member|__IO uint32_t RDHR; /*!< CAN receive FIFO mailbox data high register */
DECL|RDLR|member|__IO uint32_t RDLR; /*!< CAN receive FIFO mailbox data low register */
DECL|RDTR|member|__IO uint32_t RDTR; /*!< CAN receive FIFO mailbox data length control and time stamp register */
DECL|RESERVED0|member|uint32_t RESERVED0; /*!< Reserved, 0x1C */
DECL|RESERVED0|member|uint32_t RESERVED0[2];
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /*!< Reserved */
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /*!< Reserved, 0x00-0x04 */
DECL|RESERVED0|member|uint32_t RESERVED0[2]; /*!< Reserved, 0x40-0x44 */
DECL|RESERVED0|member|uint32_t RESERVED0[4]; /*!< Reserved, 0x1C - 0x2B */
DECL|RESERVED0|member|uint32_t RESERVED0[88]; /*!< Reserved, 0x020 - 0x17F */
DECL|RESERVED0|member|uint8_t RESERVED0; /*!< Reserved, 0x05 */
DECL|RESERVED10|member|uint32_t RESERVED10; /*!< Reserved, 0x42C */
DECL|RESERVED10|member|uint32_t RESERVED10[8];
DECL|RESERVED1|member|uint16_t RESERVED1; /*!< Reserved, 0x06 */
DECL|RESERVED1|member|uint32_t RESERVED1;
DECL|RESERVED1|member|uint32_t RESERVED1[12]; /*!< Reserved, 0x1D0 - 0x1FF */
DECL|RESERVED1|member|uint32_t RESERVED1[13]; /*!< Reserved, 0x4C-0x7C */
DECL|RESERVED1|member|uint32_t RESERVED1[2]; /*!< Reserved, 0x1C-0x20 */
DECL|RESERVED1|member|uint32_t RESERVED1[2]; /*!< Reserved, 0x28-0x2C */
DECL|RESERVED1|member|uint32_t RESERVED1[2]; /*!< Reserved, 0xB4 - 0xBB */
DECL|RESERVED1|member|uint32_t RESERVED1[3]; /*!< Reserved */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x208 */
DECL|RESERVED2|member|uint32_t RESERVED2; /*!< Reserved, 0x3C */
DECL|RESERVED2|member|uint32_t RESERVED2[1]; /*!< Reserved, 0x28 */
DECL|RESERVED2|member|uint32_t RESERVED2[3]; /*!< Reserved, 0xD0 - 0xD7 */
DECL|RESERVED2|member|uint32_t RESERVED2[40];
DECL|RESERVED3|member|uint32_t RESERVED3; /*!< Reserved, 0x210 */
DECL|RESERVED3|member|uint32_t RESERVED3[14];
DECL|RESERVED3|member|uint32_t RESERVED3[1]; /*!< Reserved, 0x30 */
DECL|RESERVED3|member|uint32_t RESERVED3[2]; /*!< Reserved, 0x48-0x4C */
DECL|RESERVED3|member|uint32_t RESERVED3[8]; /*!< Reserved, 0xE0 - 0xFF */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, 0x218 */
DECL|RESERVED4|member|uint32_t RESERVED4; /*!< Reserved, 0x5C */
DECL|RESERVED4|member|uint32_t RESERVED4[2]; /*!< Reserved, 0x104 - 0x10B */
DECL|RESERVED4|member|uint32_t RESERVED4[5];
DECL|RESERVED5|member|uint32_t RESERVED5; /*!< Reserved, 0x114 */
DECL|RESERVED5|member|uint32_t RESERVED5[10];
DECL|RESERVED5|member|uint32_t RESERVED5[2]; /*!< Reserved, 0x68-0x6C */
DECL|RESERVED5|member|uint32_t RESERVED5[8]; /*!< Reserved, 0x220-0x23F */
DECL|RESERVED6|member|uint32_t RESERVED6[10];
DECL|RESERVED6|member|uint32_t RESERVED6[2]; /*!< Reserved, 0x78-0x7C */
DECL|RESERVED6|member|uint32_t RESERVED6[7]; /*!< Reserved, 0x11C - 0x137 */
DECL|RESERVED7|member|uint32_t RESERVED7; /*!< Reserved, 0x4C */
DECL|RESERVED7|member|uint32_t RESERVED7[11]; /*!< Reserved, 0x164 - 0x18F */
DECL|RESERVED7|member|uint32_t RESERVED7[334];
DECL|RESERVED8|member|__IO uint32_t RESERVED8;
DECL|RESERVED8|member|uint32_t RESERVED8[155]; /*!< Reserved, 0x194 - 0x3FF */
DECL|RESERVED9|member|uint32_t RESERVED9; /*!< Reserved, 0x414 */
DECL|RESERVED9|member|uint32_t RESERVED9[565];
DECL|RESERVED|member|uint32_t RESERVED; /*!< Reserved, 0x90 */
DECL|RESERVED|member|uint32_t RESERVED[236]; /*!< Reserved, 0x50-0x3FF */
DECL|RESERVED|member|uint32_t RESERVED[2]; /*!< Reserved, 0x18-0x1C */
DECL|RESERVED|member|uint32_t RESERVED[52]; /*!< Reserved, 0x28-0xF4 */
DECL|RESP1|member|__IO const uint32_t RESP1; /*!< SDIO response 1 register, Address offset: 0x14 */
DECL|RESP2|member|__IO const uint32_t RESP2; /*!< SDIO response 2 register, Address offset: 0x18 */
DECL|RESP3|member|__IO const uint32_t RESP3; /*!< SDIO response 3 register, Address offset: 0x1C */
DECL|RESP4|member|__IO const uint32_t RESP4; /*!< SDIO response 4 register, Address offset: 0x20 */
DECL|RESPCMD|member|__IO const uint32_t RESPCMD; /*!< SDIO command response register, Address offset: 0x10 */
DECL|RF0R|member|__IO uint32_t RF0R; /*!< CAN receive FIFO 0 register, Address offset: 0x0C */
DECL|RF1R|member|__IO uint32_t RF1R; /*!< CAN receive FIFO 1 register, Address offset: 0x10 */
DECL|RIR|member|__IO uint32_t RIR; /*!< CAN receive FIFO mailbox identifier register */
DECL|RISR|member|__IO uint32_t RISR; /*!< CRYP raw interrupt status register, Address offset: 0x18 */
DECL|RISR|member|__IO uint32_t RISR; /*!< DCMI raw interrupt status register, Address offset: 0x08 */
DECL|RLR|member|__IO uint32_t RLR; /*!< IWDG Reload register, Address offset: 0x08 */
DECL|RNG_BASE|macro|RNG_BASE
DECL|RNG_CR_IE_Msk|macro|RNG_CR_IE_Msk
DECL|RNG_CR_IE_Pos|macro|RNG_CR_IE_Pos
DECL|RNG_CR_IE|macro|RNG_CR_IE
DECL|RNG_CR_RNGEN_Msk|macro|RNG_CR_RNGEN_Msk
DECL|RNG_CR_RNGEN_Pos|macro|RNG_CR_RNGEN_Pos
DECL|RNG_CR_RNGEN|macro|RNG_CR_RNGEN
DECL|RNG_SR_CECS_Msk|macro|RNG_SR_CECS_Msk
DECL|RNG_SR_CECS_Pos|macro|RNG_SR_CECS_Pos
DECL|RNG_SR_CECS|macro|RNG_SR_CECS
DECL|RNG_SR_CEIS_Msk|macro|RNG_SR_CEIS_Msk
DECL|RNG_SR_CEIS_Pos|macro|RNG_SR_CEIS_Pos
DECL|RNG_SR_CEIS|macro|RNG_SR_CEIS
DECL|RNG_SR_DRDY_Msk|macro|RNG_SR_DRDY_Msk
DECL|RNG_SR_DRDY_Pos|macro|RNG_SR_DRDY_Pos
DECL|RNG_SR_DRDY|macro|RNG_SR_DRDY
DECL|RNG_SR_SECS_Msk|macro|RNG_SR_SECS_Msk
DECL|RNG_SR_SECS_Pos|macro|RNG_SR_SECS_Pos
DECL|RNG_SR_SECS|macro|RNG_SR_SECS
DECL|RNG_SR_SEIS_Msk|macro|RNG_SR_SEIS_Msk
DECL|RNG_SR_SEIS_Pos|macro|RNG_SR_SEIS_Pos
DECL|RNG_SR_SEIS|macro|RNG_SR_SEIS
DECL|RNG_TypeDef|typedef|} RNG_TypeDef;
DECL|RNG|macro|RNG
DECL|RTC_AF2_SUPPORT|macro|RTC_AF2_SUPPORT
DECL|RTC_ALRMAR_DT_0|macro|RTC_ALRMAR_DT_0
DECL|RTC_ALRMAR_DT_1|macro|RTC_ALRMAR_DT_1
DECL|RTC_ALRMAR_DT_Msk|macro|RTC_ALRMAR_DT_Msk
DECL|RTC_ALRMAR_DT_Pos|macro|RTC_ALRMAR_DT_Pos
DECL|RTC_ALRMAR_DT|macro|RTC_ALRMAR_DT
DECL|RTC_ALRMAR_DU_0|macro|RTC_ALRMAR_DU_0
DECL|RTC_ALRMAR_DU_1|macro|RTC_ALRMAR_DU_1
DECL|RTC_ALRMAR_DU_2|macro|RTC_ALRMAR_DU_2
DECL|RTC_ALRMAR_DU_3|macro|RTC_ALRMAR_DU_3
DECL|RTC_ALRMAR_DU_Msk|macro|RTC_ALRMAR_DU_Msk
DECL|RTC_ALRMAR_DU_Pos|macro|RTC_ALRMAR_DU_Pos
DECL|RTC_ALRMAR_DU|macro|RTC_ALRMAR_DU
DECL|RTC_ALRMAR_HT_0|macro|RTC_ALRMAR_HT_0
DECL|RTC_ALRMAR_HT_1|macro|RTC_ALRMAR_HT_1
DECL|RTC_ALRMAR_HT_Msk|macro|RTC_ALRMAR_HT_Msk
DECL|RTC_ALRMAR_HT_Pos|macro|RTC_ALRMAR_HT_Pos
DECL|RTC_ALRMAR_HT|macro|RTC_ALRMAR_HT
DECL|RTC_ALRMAR_HU_0|macro|RTC_ALRMAR_HU_0
DECL|RTC_ALRMAR_HU_1|macro|RTC_ALRMAR_HU_1
DECL|RTC_ALRMAR_HU_2|macro|RTC_ALRMAR_HU_2
DECL|RTC_ALRMAR_HU_3|macro|RTC_ALRMAR_HU_3
DECL|RTC_ALRMAR_HU_Msk|macro|RTC_ALRMAR_HU_Msk
DECL|RTC_ALRMAR_HU_Pos|macro|RTC_ALRMAR_HU_Pos
DECL|RTC_ALRMAR_HU|macro|RTC_ALRMAR_HU
DECL|RTC_ALRMAR_MNT_0|macro|RTC_ALRMAR_MNT_0
DECL|RTC_ALRMAR_MNT_1|macro|RTC_ALRMAR_MNT_1
DECL|RTC_ALRMAR_MNT_2|macro|RTC_ALRMAR_MNT_2
DECL|RTC_ALRMAR_MNT_Msk|macro|RTC_ALRMAR_MNT_Msk
DECL|RTC_ALRMAR_MNT_Pos|macro|RTC_ALRMAR_MNT_Pos
DECL|RTC_ALRMAR_MNT|macro|RTC_ALRMAR_MNT
DECL|RTC_ALRMAR_MNU_0|macro|RTC_ALRMAR_MNU_0
DECL|RTC_ALRMAR_MNU_1|macro|RTC_ALRMAR_MNU_1
DECL|RTC_ALRMAR_MNU_2|macro|RTC_ALRMAR_MNU_2
DECL|RTC_ALRMAR_MNU_3|macro|RTC_ALRMAR_MNU_3
DECL|RTC_ALRMAR_MNU_Msk|macro|RTC_ALRMAR_MNU_Msk
DECL|RTC_ALRMAR_MNU_Pos|macro|RTC_ALRMAR_MNU_Pos
DECL|RTC_ALRMAR_MNU|macro|RTC_ALRMAR_MNU
DECL|RTC_ALRMAR_MSK1_Msk|macro|RTC_ALRMAR_MSK1_Msk
DECL|RTC_ALRMAR_MSK1_Pos|macro|RTC_ALRMAR_MSK1_Pos
DECL|RTC_ALRMAR_MSK1|macro|RTC_ALRMAR_MSK1
DECL|RTC_ALRMAR_MSK2_Msk|macro|RTC_ALRMAR_MSK2_Msk
DECL|RTC_ALRMAR_MSK2_Pos|macro|RTC_ALRMAR_MSK2_Pos
DECL|RTC_ALRMAR_MSK2|macro|RTC_ALRMAR_MSK2
DECL|RTC_ALRMAR_MSK3_Msk|macro|RTC_ALRMAR_MSK3_Msk
DECL|RTC_ALRMAR_MSK3_Pos|macro|RTC_ALRMAR_MSK3_Pos
DECL|RTC_ALRMAR_MSK3|macro|RTC_ALRMAR_MSK3
DECL|RTC_ALRMAR_MSK4_Msk|macro|RTC_ALRMAR_MSK4_Msk
DECL|RTC_ALRMAR_MSK4_Pos|macro|RTC_ALRMAR_MSK4_Pos
DECL|RTC_ALRMAR_MSK4|macro|RTC_ALRMAR_MSK4
DECL|RTC_ALRMAR_PM_Msk|macro|RTC_ALRMAR_PM_Msk
DECL|RTC_ALRMAR_PM_Pos|macro|RTC_ALRMAR_PM_Pos
DECL|RTC_ALRMAR_PM|macro|RTC_ALRMAR_PM
DECL|RTC_ALRMAR_ST_0|macro|RTC_ALRMAR_ST_0
DECL|RTC_ALRMAR_ST_1|macro|RTC_ALRMAR_ST_1
DECL|RTC_ALRMAR_ST_2|macro|RTC_ALRMAR_ST_2
DECL|RTC_ALRMAR_ST_Msk|macro|RTC_ALRMAR_ST_Msk
DECL|RTC_ALRMAR_ST_Pos|macro|RTC_ALRMAR_ST_Pos
DECL|RTC_ALRMAR_ST|macro|RTC_ALRMAR_ST
DECL|RTC_ALRMAR_SU_0|macro|RTC_ALRMAR_SU_0
DECL|RTC_ALRMAR_SU_1|macro|RTC_ALRMAR_SU_1
DECL|RTC_ALRMAR_SU_2|macro|RTC_ALRMAR_SU_2
DECL|RTC_ALRMAR_SU_3|macro|RTC_ALRMAR_SU_3
DECL|RTC_ALRMAR_SU_Msk|macro|RTC_ALRMAR_SU_Msk
DECL|RTC_ALRMAR_SU_Pos|macro|RTC_ALRMAR_SU_Pos
DECL|RTC_ALRMAR_SU|macro|RTC_ALRMAR_SU
DECL|RTC_ALRMAR_WDSEL_Msk|macro|RTC_ALRMAR_WDSEL_Msk
DECL|RTC_ALRMAR_WDSEL_Pos|macro|RTC_ALRMAR_WDSEL_Pos
DECL|RTC_ALRMAR_WDSEL|macro|RTC_ALRMAR_WDSEL
DECL|RTC_ALRMASSR_MASKSS_0|macro|RTC_ALRMASSR_MASKSS_0
DECL|RTC_ALRMASSR_MASKSS_1|macro|RTC_ALRMASSR_MASKSS_1
DECL|RTC_ALRMASSR_MASKSS_2|macro|RTC_ALRMASSR_MASKSS_2
DECL|RTC_ALRMASSR_MASKSS_3|macro|RTC_ALRMASSR_MASKSS_3
DECL|RTC_ALRMASSR_MASKSS_Msk|macro|RTC_ALRMASSR_MASKSS_Msk
DECL|RTC_ALRMASSR_MASKSS_Pos|macro|RTC_ALRMASSR_MASKSS_Pos
DECL|RTC_ALRMASSR_MASKSS|macro|RTC_ALRMASSR_MASKSS
DECL|RTC_ALRMASSR_SS_Msk|macro|RTC_ALRMASSR_SS_Msk
DECL|RTC_ALRMASSR_SS_Pos|macro|RTC_ALRMASSR_SS_Pos
DECL|RTC_ALRMASSR_SS|macro|RTC_ALRMASSR_SS
DECL|RTC_ALRMBR_DT_0|macro|RTC_ALRMBR_DT_0
DECL|RTC_ALRMBR_DT_1|macro|RTC_ALRMBR_DT_1
DECL|RTC_ALRMBR_DT_Msk|macro|RTC_ALRMBR_DT_Msk
DECL|RTC_ALRMBR_DT_Pos|macro|RTC_ALRMBR_DT_Pos
DECL|RTC_ALRMBR_DT|macro|RTC_ALRMBR_DT
DECL|RTC_ALRMBR_DU_0|macro|RTC_ALRMBR_DU_0
DECL|RTC_ALRMBR_DU_1|macro|RTC_ALRMBR_DU_1
DECL|RTC_ALRMBR_DU_2|macro|RTC_ALRMBR_DU_2
DECL|RTC_ALRMBR_DU_3|macro|RTC_ALRMBR_DU_3
DECL|RTC_ALRMBR_DU_Msk|macro|RTC_ALRMBR_DU_Msk
DECL|RTC_ALRMBR_DU_Pos|macro|RTC_ALRMBR_DU_Pos
DECL|RTC_ALRMBR_DU|macro|RTC_ALRMBR_DU
DECL|RTC_ALRMBR_HT_0|macro|RTC_ALRMBR_HT_0
DECL|RTC_ALRMBR_HT_1|macro|RTC_ALRMBR_HT_1
DECL|RTC_ALRMBR_HT_Msk|macro|RTC_ALRMBR_HT_Msk
DECL|RTC_ALRMBR_HT_Pos|macro|RTC_ALRMBR_HT_Pos
DECL|RTC_ALRMBR_HT|macro|RTC_ALRMBR_HT
DECL|RTC_ALRMBR_HU_0|macro|RTC_ALRMBR_HU_0
DECL|RTC_ALRMBR_HU_1|macro|RTC_ALRMBR_HU_1
DECL|RTC_ALRMBR_HU_2|macro|RTC_ALRMBR_HU_2
DECL|RTC_ALRMBR_HU_3|macro|RTC_ALRMBR_HU_3
DECL|RTC_ALRMBR_HU_Msk|macro|RTC_ALRMBR_HU_Msk
DECL|RTC_ALRMBR_HU_Pos|macro|RTC_ALRMBR_HU_Pos
DECL|RTC_ALRMBR_HU|macro|RTC_ALRMBR_HU
DECL|RTC_ALRMBR_MNT_0|macro|RTC_ALRMBR_MNT_0
DECL|RTC_ALRMBR_MNT_1|macro|RTC_ALRMBR_MNT_1
DECL|RTC_ALRMBR_MNT_2|macro|RTC_ALRMBR_MNT_2
DECL|RTC_ALRMBR_MNT_Msk|macro|RTC_ALRMBR_MNT_Msk
DECL|RTC_ALRMBR_MNT_Pos|macro|RTC_ALRMBR_MNT_Pos
DECL|RTC_ALRMBR_MNT|macro|RTC_ALRMBR_MNT
DECL|RTC_ALRMBR_MNU_0|macro|RTC_ALRMBR_MNU_0
DECL|RTC_ALRMBR_MNU_1|macro|RTC_ALRMBR_MNU_1
DECL|RTC_ALRMBR_MNU_2|macro|RTC_ALRMBR_MNU_2
DECL|RTC_ALRMBR_MNU_3|macro|RTC_ALRMBR_MNU_3
DECL|RTC_ALRMBR_MNU_Msk|macro|RTC_ALRMBR_MNU_Msk
DECL|RTC_ALRMBR_MNU_Pos|macro|RTC_ALRMBR_MNU_Pos
DECL|RTC_ALRMBR_MNU|macro|RTC_ALRMBR_MNU
DECL|RTC_ALRMBR_MSK1_Msk|macro|RTC_ALRMBR_MSK1_Msk
DECL|RTC_ALRMBR_MSK1_Pos|macro|RTC_ALRMBR_MSK1_Pos
DECL|RTC_ALRMBR_MSK1|macro|RTC_ALRMBR_MSK1
DECL|RTC_ALRMBR_MSK2_Msk|macro|RTC_ALRMBR_MSK2_Msk
DECL|RTC_ALRMBR_MSK2_Pos|macro|RTC_ALRMBR_MSK2_Pos
DECL|RTC_ALRMBR_MSK2|macro|RTC_ALRMBR_MSK2
DECL|RTC_ALRMBR_MSK3_Msk|macro|RTC_ALRMBR_MSK3_Msk
DECL|RTC_ALRMBR_MSK3_Pos|macro|RTC_ALRMBR_MSK3_Pos
DECL|RTC_ALRMBR_MSK3|macro|RTC_ALRMBR_MSK3
DECL|RTC_ALRMBR_MSK4_Msk|macro|RTC_ALRMBR_MSK4_Msk
DECL|RTC_ALRMBR_MSK4_Pos|macro|RTC_ALRMBR_MSK4_Pos
DECL|RTC_ALRMBR_MSK4|macro|RTC_ALRMBR_MSK4
DECL|RTC_ALRMBR_PM_Msk|macro|RTC_ALRMBR_PM_Msk
DECL|RTC_ALRMBR_PM_Pos|macro|RTC_ALRMBR_PM_Pos
DECL|RTC_ALRMBR_PM|macro|RTC_ALRMBR_PM
DECL|RTC_ALRMBR_ST_0|macro|RTC_ALRMBR_ST_0
DECL|RTC_ALRMBR_ST_1|macro|RTC_ALRMBR_ST_1
DECL|RTC_ALRMBR_ST_2|macro|RTC_ALRMBR_ST_2
DECL|RTC_ALRMBR_ST_Msk|macro|RTC_ALRMBR_ST_Msk
DECL|RTC_ALRMBR_ST_Pos|macro|RTC_ALRMBR_ST_Pos
DECL|RTC_ALRMBR_ST|macro|RTC_ALRMBR_ST
DECL|RTC_ALRMBR_SU_0|macro|RTC_ALRMBR_SU_0
DECL|RTC_ALRMBR_SU_1|macro|RTC_ALRMBR_SU_1
DECL|RTC_ALRMBR_SU_2|macro|RTC_ALRMBR_SU_2
DECL|RTC_ALRMBR_SU_3|macro|RTC_ALRMBR_SU_3
DECL|RTC_ALRMBR_SU_Msk|macro|RTC_ALRMBR_SU_Msk
DECL|RTC_ALRMBR_SU_Pos|macro|RTC_ALRMBR_SU_Pos
DECL|RTC_ALRMBR_SU|macro|RTC_ALRMBR_SU
DECL|RTC_ALRMBR_WDSEL_Msk|macro|RTC_ALRMBR_WDSEL_Msk
DECL|RTC_ALRMBR_WDSEL_Pos|macro|RTC_ALRMBR_WDSEL_Pos
DECL|RTC_ALRMBR_WDSEL|macro|RTC_ALRMBR_WDSEL
DECL|RTC_ALRMBSSR_MASKSS_0|macro|RTC_ALRMBSSR_MASKSS_0
DECL|RTC_ALRMBSSR_MASKSS_1|macro|RTC_ALRMBSSR_MASKSS_1
DECL|RTC_ALRMBSSR_MASKSS_2|macro|RTC_ALRMBSSR_MASKSS_2
DECL|RTC_ALRMBSSR_MASKSS_3|macro|RTC_ALRMBSSR_MASKSS_3
DECL|RTC_ALRMBSSR_MASKSS_Msk|macro|RTC_ALRMBSSR_MASKSS_Msk
DECL|RTC_ALRMBSSR_MASKSS_Pos|macro|RTC_ALRMBSSR_MASKSS_Pos
DECL|RTC_ALRMBSSR_MASKSS|macro|RTC_ALRMBSSR_MASKSS
DECL|RTC_ALRMBSSR_SS_Msk|macro|RTC_ALRMBSSR_SS_Msk
DECL|RTC_ALRMBSSR_SS_Pos|macro|RTC_ALRMBSSR_SS_Pos
DECL|RTC_ALRMBSSR_SS|macro|RTC_ALRMBSSR_SS
DECL|RTC_Alarm_IRQn|enumerator|RTC_Alarm_IRQn = 41, /*!< RTC Alarm (A and B) through EXTI Line Interrupt */
DECL|RTC_BASE|macro|RTC_BASE
DECL|RTC_BKP0R_Msk|macro|RTC_BKP0R_Msk
DECL|RTC_BKP0R_Pos|macro|RTC_BKP0R_Pos
DECL|RTC_BKP0R|macro|RTC_BKP0R
DECL|RTC_BKP10R_Msk|macro|RTC_BKP10R_Msk
DECL|RTC_BKP10R_Pos|macro|RTC_BKP10R_Pos
DECL|RTC_BKP10R|macro|RTC_BKP10R
DECL|RTC_BKP11R_Msk|macro|RTC_BKP11R_Msk
DECL|RTC_BKP11R_Pos|macro|RTC_BKP11R_Pos
DECL|RTC_BKP11R|macro|RTC_BKP11R
DECL|RTC_BKP12R_Msk|macro|RTC_BKP12R_Msk
DECL|RTC_BKP12R_Pos|macro|RTC_BKP12R_Pos
DECL|RTC_BKP12R|macro|RTC_BKP12R
DECL|RTC_BKP13R_Msk|macro|RTC_BKP13R_Msk
DECL|RTC_BKP13R_Pos|macro|RTC_BKP13R_Pos
DECL|RTC_BKP13R|macro|RTC_BKP13R
DECL|RTC_BKP14R_Msk|macro|RTC_BKP14R_Msk
DECL|RTC_BKP14R_Pos|macro|RTC_BKP14R_Pos
DECL|RTC_BKP14R|macro|RTC_BKP14R
DECL|RTC_BKP15R_Msk|macro|RTC_BKP15R_Msk
DECL|RTC_BKP15R_Pos|macro|RTC_BKP15R_Pos
DECL|RTC_BKP15R|macro|RTC_BKP15R
DECL|RTC_BKP16R_Msk|macro|RTC_BKP16R_Msk
DECL|RTC_BKP16R_Pos|macro|RTC_BKP16R_Pos
DECL|RTC_BKP16R|macro|RTC_BKP16R
DECL|RTC_BKP17R_Msk|macro|RTC_BKP17R_Msk
DECL|RTC_BKP17R_Pos|macro|RTC_BKP17R_Pos
DECL|RTC_BKP17R|macro|RTC_BKP17R
DECL|RTC_BKP18R_Msk|macro|RTC_BKP18R_Msk
DECL|RTC_BKP18R_Pos|macro|RTC_BKP18R_Pos
DECL|RTC_BKP18R|macro|RTC_BKP18R
DECL|RTC_BKP19R_Msk|macro|RTC_BKP19R_Msk
DECL|RTC_BKP19R_Pos|macro|RTC_BKP19R_Pos
DECL|RTC_BKP19R|macro|RTC_BKP19R
DECL|RTC_BKP1R_Msk|macro|RTC_BKP1R_Msk
DECL|RTC_BKP1R_Pos|macro|RTC_BKP1R_Pos
DECL|RTC_BKP1R|macro|RTC_BKP1R
DECL|RTC_BKP2R_Msk|macro|RTC_BKP2R_Msk
DECL|RTC_BKP2R_Pos|macro|RTC_BKP2R_Pos
DECL|RTC_BKP2R|macro|RTC_BKP2R
DECL|RTC_BKP3R_Msk|macro|RTC_BKP3R_Msk
DECL|RTC_BKP3R_Pos|macro|RTC_BKP3R_Pos
DECL|RTC_BKP3R|macro|RTC_BKP3R
DECL|RTC_BKP4R_Msk|macro|RTC_BKP4R_Msk
DECL|RTC_BKP4R_Pos|macro|RTC_BKP4R_Pos
DECL|RTC_BKP4R|macro|RTC_BKP4R
DECL|RTC_BKP5R_Msk|macro|RTC_BKP5R_Msk
DECL|RTC_BKP5R_Pos|macro|RTC_BKP5R_Pos
DECL|RTC_BKP5R|macro|RTC_BKP5R
DECL|RTC_BKP6R_Msk|macro|RTC_BKP6R_Msk
DECL|RTC_BKP6R_Pos|macro|RTC_BKP6R_Pos
DECL|RTC_BKP6R|macro|RTC_BKP6R
DECL|RTC_BKP7R_Msk|macro|RTC_BKP7R_Msk
DECL|RTC_BKP7R_Pos|macro|RTC_BKP7R_Pos
DECL|RTC_BKP7R|macro|RTC_BKP7R
DECL|RTC_BKP8R_Msk|macro|RTC_BKP8R_Msk
DECL|RTC_BKP8R_Pos|macro|RTC_BKP8R_Pos
DECL|RTC_BKP8R|macro|RTC_BKP8R
DECL|RTC_BKP9R_Msk|macro|RTC_BKP9R_Msk
DECL|RTC_BKP9R_Pos|macro|RTC_BKP9R_Pos
DECL|RTC_BKP9R|macro|RTC_BKP9R
DECL|RTC_BKP_NUMBER|macro|RTC_BKP_NUMBER
DECL|RTC_CALIBR_DCS_Msk|macro|RTC_CALIBR_DCS_Msk
DECL|RTC_CALIBR_DCS_Pos|macro|RTC_CALIBR_DCS_Pos
DECL|RTC_CALIBR_DCS|macro|RTC_CALIBR_DCS
DECL|RTC_CALIBR_DC_Msk|macro|RTC_CALIBR_DC_Msk
DECL|RTC_CALIBR_DC_Pos|macro|RTC_CALIBR_DC_Pos
DECL|RTC_CALIBR_DC|macro|RTC_CALIBR_DC
DECL|RTC_CALR_CALM_0|macro|RTC_CALR_CALM_0
DECL|RTC_CALR_CALM_1|macro|RTC_CALR_CALM_1
DECL|RTC_CALR_CALM_2|macro|RTC_CALR_CALM_2
DECL|RTC_CALR_CALM_3|macro|RTC_CALR_CALM_3
DECL|RTC_CALR_CALM_4|macro|RTC_CALR_CALM_4
DECL|RTC_CALR_CALM_5|macro|RTC_CALR_CALM_5
DECL|RTC_CALR_CALM_6|macro|RTC_CALR_CALM_6
DECL|RTC_CALR_CALM_7|macro|RTC_CALR_CALM_7
DECL|RTC_CALR_CALM_8|macro|RTC_CALR_CALM_8
DECL|RTC_CALR_CALM_Msk|macro|RTC_CALR_CALM_Msk
DECL|RTC_CALR_CALM_Pos|macro|RTC_CALR_CALM_Pos
DECL|RTC_CALR_CALM|macro|RTC_CALR_CALM
DECL|RTC_CALR_CALP_Msk|macro|RTC_CALR_CALP_Msk
DECL|RTC_CALR_CALP_Pos|macro|RTC_CALR_CALP_Pos
DECL|RTC_CALR_CALP|macro|RTC_CALR_CALP
DECL|RTC_CALR_CALW16_Msk|macro|RTC_CALR_CALW16_Msk
DECL|RTC_CALR_CALW16_Pos|macro|RTC_CALR_CALW16_Pos
DECL|RTC_CALR_CALW16|macro|RTC_CALR_CALW16
DECL|RTC_CALR_CALW8_Msk|macro|RTC_CALR_CALW8_Msk
DECL|RTC_CALR_CALW8_Pos|macro|RTC_CALR_CALW8_Pos
DECL|RTC_CALR_CALW8|macro|RTC_CALR_CALW8
DECL|RTC_CR_ADD1H_Msk|macro|RTC_CR_ADD1H_Msk
DECL|RTC_CR_ADD1H_Pos|macro|RTC_CR_ADD1H_Pos
DECL|RTC_CR_ADD1H|macro|RTC_CR_ADD1H
DECL|RTC_CR_ALRAE_Msk|macro|RTC_CR_ALRAE_Msk
DECL|RTC_CR_ALRAE_Pos|macro|RTC_CR_ALRAE_Pos
DECL|RTC_CR_ALRAE|macro|RTC_CR_ALRAE
DECL|RTC_CR_ALRAIE_Msk|macro|RTC_CR_ALRAIE_Msk
DECL|RTC_CR_ALRAIE_Pos|macro|RTC_CR_ALRAIE_Pos
DECL|RTC_CR_ALRAIE|macro|RTC_CR_ALRAIE
DECL|RTC_CR_ALRBE_Msk|macro|RTC_CR_ALRBE_Msk
DECL|RTC_CR_ALRBE_Pos|macro|RTC_CR_ALRBE_Pos
DECL|RTC_CR_ALRBE|macro|RTC_CR_ALRBE
DECL|RTC_CR_ALRBIE_Msk|macro|RTC_CR_ALRBIE_Msk
DECL|RTC_CR_ALRBIE_Pos|macro|RTC_CR_ALRBIE_Pos
DECL|RTC_CR_ALRBIE|macro|RTC_CR_ALRBIE
DECL|RTC_CR_BCK|macro|RTC_CR_BCK
DECL|RTC_CR_BKP_Msk|macro|RTC_CR_BKP_Msk
DECL|RTC_CR_BKP_Pos|macro|RTC_CR_BKP_Pos
DECL|RTC_CR_BKP|macro|RTC_CR_BKP
DECL|RTC_CR_BYPSHAD_Msk|macro|RTC_CR_BYPSHAD_Msk
DECL|RTC_CR_BYPSHAD_Pos|macro|RTC_CR_BYPSHAD_Pos
DECL|RTC_CR_BYPSHAD|macro|RTC_CR_BYPSHAD
DECL|RTC_CR_COE_Msk|macro|RTC_CR_COE_Msk
DECL|RTC_CR_COE_Pos|macro|RTC_CR_COE_Pos
DECL|RTC_CR_COE|macro|RTC_CR_COE
DECL|RTC_CR_COSEL_Msk|macro|RTC_CR_COSEL_Msk
DECL|RTC_CR_COSEL_Pos|macro|RTC_CR_COSEL_Pos
DECL|RTC_CR_COSEL|macro|RTC_CR_COSEL
DECL|RTC_CR_DCE_Msk|macro|RTC_CR_DCE_Msk
DECL|RTC_CR_DCE_Pos|macro|RTC_CR_DCE_Pos
DECL|RTC_CR_DCE|macro|RTC_CR_DCE
DECL|RTC_CR_FMT_Msk|macro|RTC_CR_FMT_Msk
DECL|RTC_CR_FMT_Pos|macro|RTC_CR_FMT_Pos
DECL|RTC_CR_FMT|macro|RTC_CR_FMT
DECL|RTC_CR_OSEL_0|macro|RTC_CR_OSEL_0
DECL|RTC_CR_OSEL_1|macro|RTC_CR_OSEL_1
DECL|RTC_CR_OSEL_Msk|macro|RTC_CR_OSEL_Msk
DECL|RTC_CR_OSEL_Pos|macro|RTC_CR_OSEL_Pos
DECL|RTC_CR_OSEL|macro|RTC_CR_OSEL
DECL|RTC_CR_POL_Msk|macro|RTC_CR_POL_Msk
DECL|RTC_CR_POL_Pos|macro|RTC_CR_POL_Pos
DECL|RTC_CR_POL|macro|RTC_CR_POL
DECL|RTC_CR_REFCKON_Msk|macro|RTC_CR_REFCKON_Msk
DECL|RTC_CR_REFCKON_Pos|macro|RTC_CR_REFCKON_Pos
DECL|RTC_CR_REFCKON|macro|RTC_CR_REFCKON
DECL|RTC_CR_SUB1H_Msk|macro|RTC_CR_SUB1H_Msk
DECL|RTC_CR_SUB1H_Pos|macro|RTC_CR_SUB1H_Pos
DECL|RTC_CR_SUB1H|macro|RTC_CR_SUB1H
DECL|RTC_CR_TSEDGE_Msk|macro|RTC_CR_TSEDGE_Msk
DECL|RTC_CR_TSEDGE_Pos|macro|RTC_CR_TSEDGE_Pos
DECL|RTC_CR_TSEDGE|macro|RTC_CR_TSEDGE
DECL|RTC_CR_TSE_Msk|macro|RTC_CR_TSE_Msk
DECL|RTC_CR_TSE_Pos|macro|RTC_CR_TSE_Pos
DECL|RTC_CR_TSE|macro|RTC_CR_TSE
DECL|RTC_CR_TSIE_Msk|macro|RTC_CR_TSIE_Msk
DECL|RTC_CR_TSIE_Pos|macro|RTC_CR_TSIE_Pos
DECL|RTC_CR_TSIE|macro|RTC_CR_TSIE
DECL|RTC_CR_WUCKSEL_0|macro|RTC_CR_WUCKSEL_0
DECL|RTC_CR_WUCKSEL_1|macro|RTC_CR_WUCKSEL_1
DECL|RTC_CR_WUCKSEL_2|macro|RTC_CR_WUCKSEL_2
DECL|RTC_CR_WUCKSEL_Msk|macro|RTC_CR_WUCKSEL_Msk
DECL|RTC_CR_WUCKSEL_Pos|macro|RTC_CR_WUCKSEL_Pos
DECL|RTC_CR_WUCKSEL|macro|RTC_CR_WUCKSEL
DECL|RTC_CR_WUTE_Msk|macro|RTC_CR_WUTE_Msk
DECL|RTC_CR_WUTE_Pos|macro|RTC_CR_WUTE_Pos
DECL|RTC_CR_WUTE|macro|RTC_CR_WUTE
DECL|RTC_CR_WUTIE_Msk|macro|RTC_CR_WUTIE_Msk
DECL|RTC_CR_WUTIE_Pos|macro|RTC_CR_WUTIE_Pos
DECL|RTC_CR_WUTIE|macro|RTC_CR_WUTIE
DECL|RTC_DR_DT_0|macro|RTC_DR_DT_0
DECL|RTC_DR_DT_1|macro|RTC_DR_DT_1
DECL|RTC_DR_DT_Msk|macro|RTC_DR_DT_Msk
DECL|RTC_DR_DT_Pos|macro|RTC_DR_DT_Pos
DECL|RTC_DR_DT|macro|RTC_DR_DT
DECL|RTC_DR_DU_0|macro|RTC_DR_DU_0
DECL|RTC_DR_DU_1|macro|RTC_DR_DU_1
DECL|RTC_DR_DU_2|macro|RTC_DR_DU_2
DECL|RTC_DR_DU_3|macro|RTC_DR_DU_3
DECL|RTC_DR_DU_Msk|macro|RTC_DR_DU_Msk
DECL|RTC_DR_DU_Pos|macro|RTC_DR_DU_Pos
DECL|RTC_DR_DU|macro|RTC_DR_DU
DECL|RTC_DR_MT_Msk|macro|RTC_DR_MT_Msk
DECL|RTC_DR_MT_Pos|macro|RTC_DR_MT_Pos
DECL|RTC_DR_MT|macro|RTC_DR_MT
DECL|RTC_DR_MU_0|macro|RTC_DR_MU_0
DECL|RTC_DR_MU_1|macro|RTC_DR_MU_1
DECL|RTC_DR_MU_2|macro|RTC_DR_MU_2
DECL|RTC_DR_MU_3|macro|RTC_DR_MU_3
DECL|RTC_DR_MU_Msk|macro|RTC_DR_MU_Msk
DECL|RTC_DR_MU_Pos|macro|RTC_DR_MU_Pos
DECL|RTC_DR_MU|macro|RTC_DR_MU
DECL|RTC_DR_WDU_0|macro|RTC_DR_WDU_0
DECL|RTC_DR_WDU_1|macro|RTC_DR_WDU_1
DECL|RTC_DR_WDU_2|macro|RTC_DR_WDU_2
DECL|RTC_DR_WDU_Msk|macro|RTC_DR_WDU_Msk
DECL|RTC_DR_WDU_Pos|macro|RTC_DR_WDU_Pos
DECL|RTC_DR_WDU|macro|RTC_DR_WDU
DECL|RTC_DR_YT_0|macro|RTC_DR_YT_0
DECL|RTC_DR_YT_1|macro|RTC_DR_YT_1
DECL|RTC_DR_YT_2|macro|RTC_DR_YT_2
DECL|RTC_DR_YT_3|macro|RTC_DR_YT_3
DECL|RTC_DR_YT_Msk|macro|RTC_DR_YT_Msk
DECL|RTC_DR_YT_Pos|macro|RTC_DR_YT_Pos
DECL|RTC_DR_YT|macro|RTC_DR_YT
DECL|RTC_DR_YU_0|macro|RTC_DR_YU_0
DECL|RTC_DR_YU_1|macro|RTC_DR_YU_1
DECL|RTC_DR_YU_2|macro|RTC_DR_YU_2
DECL|RTC_DR_YU_3|macro|RTC_DR_YU_3
DECL|RTC_DR_YU_Msk|macro|RTC_DR_YU_Msk
DECL|RTC_DR_YU_Pos|macro|RTC_DR_YU_Pos
DECL|RTC_DR_YU|macro|RTC_DR_YU
DECL|RTC_ISR_ALRAF_Msk|macro|RTC_ISR_ALRAF_Msk
DECL|RTC_ISR_ALRAF_Pos|macro|RTC_ISR_ALRAF_Pos
DECL|RTC_ISR_ALRAF|macro|RTC_ISR_ALRAF
DECL|RTC_ISR_ALRAWF_Msk|macro|RTC_ISR_ALRAWF_Msk
DECL|RTC_ISR_ALRAWF_Pos|macro|RTC_ISR_ALRAWF_Pos
DECL|RTC_ISR_ALRAWF|macro|RTC_ISR_ALRAWF
DECL|RTC_ISR_ALRBF_Msk|macro|RTC_ISR_ALRBF_Msk
DECL|RTC_ISR_ALRBF_Pos|macro|RTC_ISR_ALRBF_Pos
DECL|RTC_ISR_ALRBF|macro|RTC_ISR_ALRBF
DECL|RTC_ISR_ALRBWF_Msk|macro|RTC_ISR_ALRBWF_Msk
DECL|RTC_ISR_ALRBWF_Pos|macro|RTC_ISR_ALRBWF_Pos
DECL|RTC_ISR_ALRBWF|macro|RTC_ISR_ALRBWF
DECL|RTC_ISR_INITF_Msk|macro|RTC_ISR_INITF_Msk
DECL|RTC_ISR_INITF_Pos|macro|RTC_ISR_INITF_Pos
DECL|RTC_ISR_INITF|macro|RTC_ISR_INITF
DECL|RTC_ISR_INITS_Msk|macro|RTC_ISR_INITS_Msk
DECL|RTC_ISR_INITS_Pos|macro|RTC_ISR_INITS_Pos
DECL|RTC_ISR_INITS|macro|RTC_ISR_INITS
DECL|RTC_ISR_INIT_Msk|macro|RTC_ISR_INIT_Msk
DECL|RTC_ISR_INIT_Pos|macro|RTC_ISR_INIT_Pos
DECL|RTC_ISR_INIT|macro|RTC_ISR_INIT
DECL|RTC_ISR_RECALPF_Msk|macro|RTC_ISR_RECALPF_Msk
DECL|RTC_ISR_RECALPF_Pos|macro|RTC_ISR_RECALPF_Pos
DECL|RTC_ISR_RECALPF|macro|RTC_ISR_RECALPF
DECL|RTC_ISR_RSF_Msk|macro|RTC_ISR_RSF_Msk
DECL|RTC_ISR_RSF_Pos|macro|RTC_ISR_RSF_Pos
DECL|RTC_ISR_RSF|macro|RTC_ISR_RSF
DECL|RTC_ISR_SHPF_Msk|macro|RTC_ISR_SHPF_Msk
DECL|RTC_ISR_SHPF_Pos|macro|RTC_ISR_SHPF_Pos
DECL|RTC_ISR_SHPF|macro|RTC_ISR_SHPF
DECL|RTC_ISR_TAMP1F_Msk|macro|RTC_ISR_TAMP1F_Msk
DECL|RTC_ISR_TAMP1F_Pos|macro|RTC_ISR_TAMP1F_Pos
DECL|RTC_ISR_TAMP1F|macro|RTC_ISR_TAMP1F
DECL|RTC_ISR_TAMP2F_Msk|macro|RTC_ISR_TAMP2F_Msk
DECL|RTC_ISR_TAMP2F_Pos|macro|RTC_ISR_TAMP2F_Pos
DECL|RTC_ISR_TAMP2F|macro|RTC_ISR_TAMP2F
DECL|RTC_ISR_TSF_Msk|macro|RTC_ISR_TSF_Msk
DECL|RTC_ISR_TSF_Pos|macro|RTC_ISR_TSF_Pos
DECL|RTC_ISR_TSF|macro|RTC_ISR_TSF
DECL|RTC_ISR_TSOVF_Msk|macro|RTC_ISR_TSOVF_Msk
DECL|RTC_ISR_TSOVF_Pos|macro|RTC_ISR_TSOVF_Pos
DECL|RTC_ISR_TSOVF|macro|RTC_ISR_TSOVF
DECL|RTC_ISR_WUTF_Msk|macro|RTC_ISR_WUTF_Msk
DECL|RTC_ISR_WUTF_Pos|macro|RTC_ISR_WUTF_Pos
DECL|RTC_ISR_WUTF|macro|RTC_ISR_WUTF
DECL|RTC_ISR_WUTWF_Msk|macro|RTC_ISR_WUTWF_Msk
DECL|RTC_ISR_WUTWF_Pos|macro|RTC_ISR_WUTWF_Pos
DECL|RTC_ISR_WUTWF|macro|RTC_ISR_WUTWF
DECL|RTC_PRER_PREDIV_A_Msk|macro|RTC_PRER_PREDIV_A_Msk
DECL|RTC_PRER_PREDIV_A_Pos|macro|RTC_PRER_PREDIV_A_Pos
DECL|RTC_PRER_PREDIV_A|macro|RTC_PRER_PREDIV_A
DECL|RTC_PRER_PREDIV_S_Msk|macro|RTC_PRER_PREDIV_S_Msk
DECL|RTC_PRER_PREDIV_S_Pos|macro|RTC_PRER_PREDIV_S_Pos
DECL|RTC_PRER_PREDIV_S|macro|RTC_PRER_PREDIV_S
DECL|RTC_SHIFTR_ADD1S_Msk|macro|RTC_SHIFTR_ADD1S_Msk
DECL|RTC_SHIFTR_ADD1S_Pos|macro|RTC_SHIFTR_ADD1S_Pos
DECL|RTC_SHIFTR_ADD1S|macro|RTC_SHIFTR_ADD1S
DECL|RTC_SHIFTR_SUBFS_Msk|macro|RTC_SHIFTR_SUBFS_Msk
DECL|RTC_SHIFTR_SUBFS_Pos|macro|RTC_SHIFTR_SUBFS_Pos
DECL|RTC_SHIFTR_SUBFS|macro|RTC_SHIFTR_SUBFS
DECL|RTC_SSR_SS_Msk|macro|RTC_SSR_SS_Msk
DECL|RTC_SSR_SS_Pos|macro|RTC_SSR_SS_Pos
DECL|RTC_SSR_SS|macro|RTC_SSR_SS
DECL|RTC_TAFCR_ALARMOUTTYPE_Msk|macro|RTC_TAFCR_ALARMOUTTYPE_Msk
DECL|RTC_TAFCR_ALARMOUTTYPE_Pos|macro|RTC_TAFCR_ALARMOUTTYPE_Pos
DECL|RTC_TAFCR_ALARMOUTTYPE|macro|RTC_TAFCR_ALARMOUTTYPE
DECL|RTC_TAFCR_TAMP1E_Msk|macro|RTC_TAFCR_TAMP1E_Msk
DECL|RTC_TAFCR_TAMP1E_Pos|macro|RTC_TAFCR_TAMP1E_Pos
DECL|RTC_TAFCR_TAMP1E|macro|RTC_TAFCR_TAMP1E
DECL|RTC_TAFCR_TAMP1INSEL_Msk|macro|RTC_TAFCR_TAMP1INSEL_Msk
DECL|RTC_TAFCR_TAMP1INSEL_Pos|macro|RTC_TAFCR_TAMP1INSEL_Pos
DECL|RTC_TAFCR_TAMP1INSEL|macro|RTC_TAFCR_TAMP1INSEL
DECL|RTC_TAFCR_TAMP1TRG_Msk|macro|RTC_TAFCR_TAMP1TRG_Msk
DECL|RTC_TAFCR_TAMP1TRG_Pos|macro|RTC_TAFCR_TAMP1TRG_Pos
DECL|RTC_TAFCR_TAMP1TRG|macro|RTC_TAFCR_TAMP1TRG
DECL|RTC_TAFCR_TAMP2E_Msk|macro|RTC_TAFCR_TAMP2E_Msk
DECL|RTC_TAFCR_TAMP2E_Pos|macro|RTC_TAFCR_TAMP2E_Pos
DECL|RTC_TAFCR_TAMP2E|macro|RTC_TAFCR_TAMP2E
DECL|RTC_TAFCR_TAMP2TRG_Msk|macro|RTC_TAFCR_TAMP2TRG_Msk
DECL|RTC_TAFCR_TAMP2TRG_Pos|macro|RTC_TAFCR_TAMP2TRG_Pos
DECL|RTC_TAFCR_TAMP2TRG|macro|RTC_TAFCR_TAMP2TRG
DECL|RTC_TAFCR_TAMPFLT_0|macro|RTC_TAFCR_TAMPFLT_0
DECL|RTC_TAFCR_TAMPFLT_1|macro|RTC_TAFCR_TAMPFLT_1
DECL|RTC_TAFCR_TAMPFLT_Msk|macro|RTC_TAFCR_TAMPFLT_Msk
DECL|RTC_TAFCR_TAMPFLT_Pos|macro|RTC_TAFCR_TAMPFLT_Pos
DECL|RTC_TAFCR_TAMPFLT|macro|RTC_TAFCR_TAMPFLT
DECL|RTC_TAFCR_TAMPFREQ_0|macro|RTC_TAFCR_TAMPFREQ_0
DECL|RTC_TAFCR_TAMPFREQ_1|macro|RTC_TAFCR_TAMPFREQ_1
DECL|RTC_TAFCR_TAMPFREQ_2|macro|RTC_TAFCR_TAMPFREQ_2
DECL|RTC_TAFCR_TAMPFREQ_Msk|macro|RTC_TAFCR_TAMPFREQ_Msk
DECL|RTC_TAFCR_TAMPFREQ_Pos|macro|RTC_TAFCR_TAMPFREQ_Pos
DECL|RTC_TAFCR_TAMPFREQ|macro|RTC_TAFCR_TAMPFREQ
DECL|RTC_TAFCR_TAMPIE_Msk|macro|RTC_TAFCR_TAMPIE_Msk
DECL|RTC_TAFCR_TAMPIE_Pos|macro|RTC_TAFCR_TAMPIE_Pos
DECL|RTC_TAFCR_TAMPIE|macro|RTC_TAFCR_TAMPIE
DECL|RTC_TAFCR_TAMPINSEL|macro|RTC_TAFCR_TAMPINSEL
DECL|RTC_TAFCR_TAMPPRCH_0|macro|RTC_TAFCR_TAMPPRCH_0
DECL|RTC_TAFCR_TAMPPRCH_1|macro|RTC_TAFCR_TAMPPRCH_1
DECL|RTC_TAFCR_TAMPPRCH_Msk|macro|RTC_TAFCR_TAMPPRCH_Msk
DECL|RTC_TAFCR_TAMPPRCH_Pos|macro|RTC_TAFCR_TAMPPRCH_Pos
DECL|RTC_TAFCR_TAMPPRCH|macro|RTC_TAFCR_TAMPPRCH
DECL|RTC_TAFCR_TAMPPUDIS_Msk|macro|RTC_TAFCR_TAMPPUDIS_Msk
DECL|RTC_TAFCR_TAMPPUDIS_Pos|macro|RTC_TAFCR_TAMPPUDIS_Pos
DECL|RTC_TAFCR_TAMPPUDIS|macro|RTC_TAFCR_TAMPPUDIS
DECL|RTC_TAFCR_TAMPTS_Msk|macro|RTC_TAFCR_TAMPTS_Msk
DECL|RTC_TAFCR_TAMPTS_Pos|macro|RTC_TAFCR_TAMPTS_Pos
DECL|RTC_TAFCR_TAMPTS|macro|RTC_TAFCR_TAMPTS
DECL|RTC_TAFCR_TSINSEL_Msk|macro|RTC_TAFCR_TSINSEL_Msk
DECL|RTC_TAFCR_TSINSEL_Pos|macro|RTC_TAFCR_TSINSEL_Pos
DECL|RTC_TAFCR_TSINSEL|macro|RTC_TAFCR_TSINSEL
DECL|RTC_TAMPER2_SUPPORT|macro|RTC_TAMPER2_SUPPORT
DECL|RTC_TR_HT_0|macro|RTC_TR_HT_0
DECL|RTC_TR_HT_1|macro|RTC_TR_HT_1
DECL|RTC_TR_HT_Msk|macro|RTC_TR_HT_Msk
DECL|RTC_TR_HT_Pos|macro|RTC_TR_HT_Pos
DECL|RTC_TR_HT|macro|RTC_TR_HT
DECL|RTC_TR_HU_0|macro|RTC_TR_HU_0
DECL|RTC_TR_HU_1|macro|RTC_TR_HU_1
DECL|RTC_TR_HU_2|macro|RTC_TR_HU_2
DECL|RTC_TR_HU_3|macro|RTC_TR_HU_3
DECL|RTC_TR_HU_Msk|macro|RTC_TR_HU_Msk
DECL|RTC_TR_HU_Pos|macro|RTC_TR_HU_Pos
DECL|RTC_TR_HU|macro|RTC_TR_HU
DECL|RTC_TR_MNT_0|macro|RTC_TR_MNT_0
DECL|RTC_TR_MNT_1|macro|RTC_TR_MNT_1
DECL|RTC_TR_MNT_2|macro|RTC_TR_MNT_2
DECL|RTC_TR_MNT_Msk|macro|RTC_TR_MNT_Msk
DECL|RTC_TR_MNT_Pos|macro|RTC_TR_MNT_Pos
DECL|RTC_TR_MNT|macro|RTC_TR_MNT
DECL|RTC_TR_MNU_0|macro|RTC_TR_MNU_0
DECL|RTC_TR_MNU_1|macro|RTC_TR_MNU_1
DECL|RTC_TR_MNU_2|macro|RTC_TR_MNU_2
DECL|RTC_TR_MNU_3|macro|RTC_TR_MNU_3
DECL|RTC_TR_MNU_Msk|macro|RTC_TR_MNU_Msk
DECL|RTC_TR_MNU_Pos|macro|RTC_TR_MNU_Pos
DECL|RTC_TR_MNU|macro|RTC_TR_MNU
DECL|RTC_TR_PM_Msk|macro|RTC_TR_PM_Msk
DECL|RTC_TR_PM_Pos|macro|RTC_TR_PM_Pos
DECL|RTC_TR_PM|macro|RTC_TR_PM
DECL|RTC_TR_ST_0|macro|RTC_TR_ST_0
DECL|RTC_TR_ST_1|macro|RTC_TR_ST_1
DECL|RTC_TR_ST_2|macro|RTC_TR_ST_2
DECL|RTC_TR_ST_Msk|macro|RTC_TR_ST_Msk
DECL|RTC_TR_ST_Pos|macro|RTC_TR_ST_Pos
DECL|RTC_TR_ST|macro|RTC_TR_ST
DECL|RTC_TR_SU_0|macro|RTC_TR_SU_0
DECL|RTC_TR_SU_1|macro|RTC_TR_SU_1
DECL|RTC_TR_SU_2|macro|RTC_TR_SU_2
DECL|RTC_TR_SU_3|macro|RTC_TR_SU_3
DECL|RTC_TR_SU_Msk|macro|RTC_TR_SU_Msk
DECL|RTC_TR_SU_Pos|macro|RTC_TR_SU_Pos
DECL|RTC_TR_SU|macro|RTC_TR_SU
DECL|RTC_TSDR_DT_0|macro|RTC_TSDR_DT_0
DECL|RTC_TSDR_DT_1|macro|RTC_TSDR_DT_1
DECL|RTC_TSDR_DT_Msk|macro|RTC_TSDR_DT_Msk
DECL|RTC_TSDR_DT_Pos|macro|RTC_TSDR_DT_Pos
DECL|RTC_TSDR_DT|macro|RTC_TSDR_DT
DECL|RTC_TSDR_DU_0|macro|RTC_TSDR_DU_0
DECL|RTC_TSDR_DU_1|macro|RTC_TSDR_DU_1
DECL|RTC_TSDR_DU_2|macro|RTC_TSDR_DU_2
DECL|RTC_TSDR_DU_3|macro|RTC_TSDR_DU_3
DECL|RTC_TSDR_DU_Msk|macro|RTC_TSDR_DU_Msk
DECL|RTC_TSDR_DU_Pos|macro|RTC_TSDR_DU_Pos
DECL|RTC_TSDR_DU|macro|RTC_TSDR_DU
DECL|RTC_TSDR_MT_Msk|macro|RTC_TSDR_MT_Msk
DECL|RTC_TSDR_MT_Pos|macro|RTC_TSDR_MT_Pos
DECL|RTC_TSDR_MT|macro|RTC_TSDR_MT
DECL|RTC_TSDR_MU_0|macro|RTC_TSDR_MU_0
DECL|RTC_TSDR_MU_1|macro|RTC_TSDR_MU_1
DECL|RTC_TSDR_MU_2|macro|RTC_TSDR_MU_2
DECL|RTC_TSDR_MU_3|macro|RTC_TSDR_MU_3
DECL|RTC_TSDR_MU_Msk|macro|RTC_TSDR_MU_Msk
DECL|RTC_TSDR_MU_Pos|macro|RTC_TSDR_MU_Pos
DECL|RTC_TSDR_MU|macro|RTC_TSDR_MU
DECL|RTC_TSDR_WDU_0|macro|RTC_TSDR_WDU_0
DECL|RTC_TSDR_WDU_1|macro|RTC_TSDR_WDU_1
DECL|RTC_TSDR_WDU_2|macro|RTC_TSDR_WDU_2
DECL|RTC_TSDR_WDU_Msk|macro|RTC_TSDR_WDU_Msk
DECL|RTC_TSDR_WDU_Pos|macro|RTC_TSDR_WDU_Pos
DECL|RTC_TSDR_WDU|macro|RTC_TSDR_WDU
DECL|RTC_TSSSR_SS_Msk|macro|RTC_TSSSR_SS_Msk
DECL|RTC_TSSSR_SS_Pos|macro|RTC_TSSSR_SS_Pos
DECL|RTC_TSSSR_SS|macro|RTC_TSSSR_SS
DECL|RTC_TSTR_HT_0|macro|RTC_TSTR_HT_0
DECL|RTC_TSTR_HT_1|macro|RTC_TSTR_HT_1
DECL|RTC_TSTR_HT_Msk|macro|RTC_TSTR_HT_Msk
DECL|RTC_TSTR_HT_Pos|macro|RTC_TSTR_HT_Pos
DECL|RTC_TSTR_HT|macro|RTC_TSTR_HT
DECL|RTC_TSTR_HU_0|macro|RTC_TSTR_HU_0
DECL|RTC_TSTR_HU_1|macro|RTC_TSTR_HU_1
DECL|RTC_TSTR_HU_2|macro|RTC_TSTR_HU_2
DECL|RTC_TSTR_HU_3|macro|RTC_TSTR_HU_3
DECL|RTC_TSTR_HU_Msk|macro|RTC_TSTR_HU_Msk
DECL|RTC_TSTR_HU_Pos|macro|RTC_TSTR_HU_Pos
DECL|RTC_TSTR_HU|macro|RTC_TSTR_HU
DECL|RTC_TSTR_MNT_0|macro|RTC_TSTR_MNT_0
DECL|RTC_TSTR_MNT_1|macro|RTC_TSTR_MNT_1
DECL|RTC_TSTR_MNT_2|macro|RTC_TSTR_MNT_2
DECL|RTC_TSTR_MNT_Msk|macro|RTC_TSTR_MNT_Msk
DECL|RTC_TSTR_MNT_Pos|macro|RTC_TSTR_MNT_Pos
DECL|RTC_TSTR_MNT|macro|RTC_TSTR_MNT
DECL|RTC_TSTR_MNU_0|macro|RTC_TSTR_MNU_0
DECL|RTC_TSTR_MNU_1|macro|RTC_TSTR_MNU_1
DECL|RTC_TSTR_MNU_2|macro|RTC_TSTR_MNU_2
DECL|RTC_TSTR_MNU_3|macro|RTC_TSTR_MNU_3
DECL|RTC_TSTR_MNU_Msk|macro|RTC_TSTR_MNU_Msk
DECL|RTC_TSTR_MNU_Pos|macro|RTC_TSTR_MNU_Pos
DECL|RTC_TSTR_MNU|macro|RTC_TSTR_MNU
DECL|RTC_TSTR_PM_Msk|macro|RTC_TSTR_PM_Msk
DECL|RTC_TSTR_PM_Pos|macro|RTC_TSTR_PM_Pos
DECL|RTC_TSTR_PM|macro|RTC_TSTR_PM
DECL|RTC_TSTR_ST_0|macro|RTC_TSTR_ST_0
DECL|RTC_TSTR_ST_1|macro|RTC_TSTR_ST_1
DECL|RTC_TSTR_ST_2|macro|RTC_TSTR_ST_2
DECL|RTC_TSTR_ST_Msk|macro|RTC_TSTR_ST_Msk
DECL|RTC_TSTR_ST_Pos|macro|RTC_TSTR_ST_Pos
DECL|RTC_TSTR_ST|macro|RTC_TSTR_ST
DECL|RTC_TSTR_SU_0|macro|RTC_TSTR_SU_0
DECL|RTC_TSTR_SU_1|macro|RTC_TSTR_SU_1
DECL|RTC_TSTR_SU_2|macro|RTC_TSTR_SU_2
DECL|RTC_TSTR_SU_3|macro|RTC_TSTR_SU_3
DECL|RTC_TSTR_SU_Msk|macro|RTC_TSTR_SU_Msk
DECL|RTC_TSTR_SU_Pos|macro|RTC_TSTR_SU_Pos
DECL|RTC_TSTR_SU|macro|RTC_TSTR_SU
DECL|RTC_TypeDef|typedef|} RTC_TypeDef;
DECL|RTC_WKUP_IRQn|enumerator|RTC_WKUP_IRQn = 3, /*!< RTC Wakeup interrupt through the EXTI line */
DECL|RTC_WPR_KEY_Msk|macro|RTC_WPR_KEY_Msk
DECL|RTC_WPR_KEY_Pos|macro|RTC_WPR_KEY_Pos
DECL|RTC_WPR_KEY|macro|RTC_WPR_KEY
DECL|RTC_WUTR_WUT_Msk|macro|RTC_WUTR_WUT_Msk
DECL|RTC_WUTR_WUT_Pos|macro|RTC_WUTR_WUT_Pos
DECL|RTC_WUTR_WUT|macro|RTC_WUTR_WUT
DECL|RTC|macro|RTC
DECL|RTSR|member|__IO uint32_t RTSR; /*!< EXTI Rising trigger selection register, Address offset: 0x08 */
DECL|RXCRCR|member|__IO uint32_t RXCRCR; /*!< SPI RX CRC register (not used in I2S mode), Address offset: 0x14 */
DECL|Reserved04|member|uint32_t Reserved04; /*!< Reserved 900h + (ep_num * 20h) + 04h */
DECL|Reserved04|member|uint32_t Reserved04; /*!< Reserved B00h + (ep_num * 20h) + 04h */
DECL|Reserved0C|member|uint32_t Reserved0C; /*!< Reserved 80Ch */
DECL|Reserved0C|member|uint32_t Reserved0C; /*!< Reserved 900h + (ep_num * 20h) + 0Ch */
DECL|Reserved0C|member|uint32_t Reserved0C; /*!< Reserved B00h + (ep_num * 20h) + 0Ch */
DECL|Reserved18|member|uint32_t Reserved18; /*!< Reserved 900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
DECL|Reserved18|member|uint32_t Reserved18[2]; /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
DECL|Reserved20|member|uint32_t Reserved20; /*!< Reserved 820h */
DECL|Reserved30|member|uint32_t Reserved30[2]; /*!< Reserved 030h */
DECL|Reserved40C|member|uint32_t Reserved40C; /*!< Reserved 40Ch */
DECL|Reserved40|member|uint32_t Reserved40; /*!< dedicated EP mask 840h */
DECL|Reserved43|member|uint32_t Reserved43[40]; /*!< Reserved 058h-0FFh */
DECL|Reserved44|member|uint32_t Reserved44[15]; /*!< Reserved 844-87Ch */
DECL|Reserved5|member|uint32_t Reserved5[3]; /*!< Reserved 040h-048h */
DECL|Reserved6|member|uint32_t Reserved6; /*!< Reserved 050h */
DECL|Reserved9|member|uint32_t Reserved9; /*!< Reserved 824h */
DECL|Reserved|member|uint32_t Reserved; /*!< Reserved 058h */
DECL|Reserved|member|uint32_t Reserved[2]; /*!< Reserved */
DECL|SAI1_BASE|macro|SAI1_BASE
DECL|SAI1_Block_A_BASE|macro|SAI1_Block_A_BASE
DECL|SAI1_Block_A|macro|SAI1_Block_A
DECL|SAI1_Block_B_BASE|macro|SAI1_Block_B_BASE
DECL|SAI1_Block_B|macro|SAI1_Block_B
DECL|SAI1_IRQn|enumerator|SAI1_IRQn = 87, /*!< SAI1 global Interrupt */
DECL|SAI1|macro|SAI1
DECL|SAI_Block_TypeDef|typedef|} SAI_Block_TypeDef;
DECL|SAI_GCR_SYNCIN_0|macro|SAI_GCR_SYNCIN_0
DECL|SAI_GCR_SYNCIN_1|macro|SAI_GCR_SYNCIN_1
DECL|SAI_GCR_SYNCIN_Msk|macro|SAI_GCR_SYNCIN_Msk
DECL|SAI_GCR_SYNCIN_Pos|macro|SAI_GCR_SYNCIN_Pos
DECL|SAI_GCR_SYNCIN|macro|SAI_GCR_SYNCIN
DECL|SAI_GCR_SYNCOUT_0|macro|SAI_GCR_SYNCOUT_0
DECL|SAI_GCR_SYNCOUT_1|macro|SAI_GCR_SYNCOUT_1
DECL|SAI_GCR_SYNCOUT_Msk|macro|SAI_GCR_SYNCOUT_Msk
DECL|SAI_GCR_SYNCOUT_Pos|macro|SAI_GCR_SYNCOUT_Pos
DECL|SAI_GCR_SYNCOUT|macro|SAI_GCR_SYNCOUT
DECL|SAI_TypeDef|typedef|} SAI_TypeDef;
DECL|SAI_xCLRFR_CAFSDET_Msk|macro|SAI_xCLRFR_CAFSDET_Msk
DECL|SAI_xCLRFR_CAFSDET_Pos|macro|SAI_xCLRFR_CAFSDET_Pos
DECL|SAI_xCLRFR_CAFSDET|macro|SAI_xCLRFR_CAFSDET
DECL|SAI_xCLRFR_CCNRDY_Msk|macro|SAI_xCLRFR_CCNRDY_Msk
DECL|SAI_xCLRFR_CCNRDY_Pos|macro|SAI_xCLRFR_CCNRDY_Pos
DECL|SAI_xCLRFR_CCNRDY|macro|SAI_xCLRFR_CCNRDY
DECL|SAI_xCLRFR_CFREQ_Msk|macro|SAI_xCLRFR_CFREQ_Msk
DECL|SAI_xCLRFR_CFREQ_Pos|macro|SAI_xCLRFR_CFREQ_Pos
DECL|SAI_xCLRFR_CFREQ|macro|SAI_xCLRFR_CFREQ
DECL|SAI_xCLRFR_CLFSDET_Msk|macro|SAI_xCLRFR_CLFSDET_Msk
DECL|SAI_xCLRFR_CLFSDET_Pos|macro|SAI_xCLRFR_CLFSDET_Pos
DECL|SAI_xCLRFR_CLFSDET|macro|SAI_xCLRFR_CLFSDET
DECL|SAI_xCLRFR_CMUTEDET_Msk|macro|SAI_xCLRFR_CMUTEDET_Msk
DECL|SAI_xCLRFR_CMUTEDET_Pos|macro|SAI_xCLRFR_CMUTEDET_Pos
DECL|SAI_xCLRFR_CMUTEDET|macro|SAI_xCLRFR_CMUTEDET
DECL|SAI_xCLRFR_COVRUDR_Msk|macro|SAI_xCLRFR_COVRUDR_Msk
DECL|SAI_xCLRFR_COVRUDR_Pos|macro|SAI_xCLRFR_COVRUDR_Pos
DECL|SAI_xCLRFR_COVRUDR|macro|SAI_xCLRFR_COVRUDR
DECL|SAI_xCLRFR_CWCKCFG_Msk|macro|SAI_xCLRFR_CWCKCFG_Msk
DECL|SAI_xCLRFR_CWCKCFG_Pos|macro|SAI_xCLRFR_CWCKCFG_Pos
DECL|SAI_xCLRFR_CWCKCFG|macro|SAI_xCLRFR_CWCKCFG
DECL|SAI_xCR1_CKSTR_Msk|macro|SAI_xCR1_CKSTR_Msk
DECL|SAI_xCR1_CKSTR_Pos|macro|SAI_xCR1_CKSTR_Pos
DECL|SAI_xCR1_CKSTR|macro|SAI_xCR1_CKSTR
DECL|SAI_xCR1_DMAEN_Msk|macro|SAI_xCR1_DMAEN_Msk
DECL|SAI_xCR1_DMAEN_Pos|macro|SAI_xCR1_DMAEN_Pos
DECL|SAI_xCR1_DMAEN|macro|SAI_xCR1_DMAEN
DECL|SAI_xCR1_DS_0|macro|SAI_xCR1_DS_0
DECL|SAI_xCR1_DS_1|macro|SAI_xCR1_DS_1
DECL|SAI_xCR1_DS_2|macro|SAI_xCR1_DS_2
DECL|SAI_xCR1_DS_Msk|macro|SAI_xCR1_DS_Msk
DECL|SAI_xCR1_DS_Pos|macro|SAI_xCR1_DS_Pos
DECL|SAI_xCR1_DS|macro|SAI_xCR1_DS
DECL|SAI_xCR1_LSBFIRST_Msk|macro|SAI_xCR1_LSBFIRST_Msk
DECL|SAI_xCR1_LSBFIRST_Pos|macro|SAI_xCR1_LSBFIRST_Pos
DECL|SAI_xCR1_LSBFIRST|macro|SAI_xCR1_LSBFIRST
DECL|SAI_xCR1_MCKDIV_0|macro|SAI_xCR1_MCKDIV_0
DECL|SAI_xCR1_MCKDIV_1|macro|SAI_xCR1_MCKDIV_1
DECL|SAI_xCR1_MCKDIV_2|macro|SAI_xCR1_MCKDIV_2
DECL|SAI_xCR1_MCKDIV_3|macro|SAI_xCR1_MCKDIV_3
DECL|SAI_xCR1_MCKDIV_Msk|macro|SAI_xCR1_MCKDIV_Msk
DECL|SAI_xCR1_MCKDIV_Pos|macro|SAI_xCR1_MCKDIV_Pos
DECL|SAI_xCR1_MCKDIV|macro|SAI_xCR1_MCKDIV
DECL|SAI_xCR1_MODE_0|macro|SAI_xCR1_MODE_0
DECL|SAI_xCR1_MODE_1|macro|SAI_xCR1_MODE_1
DECL|SAI_xCR1_MODE_Msk|macro|SAI_xCR1_MODE_Msk
DECL|SAI_xCR1_MODE_Pos|macro|SAI_xCR1_MODE_Pos
DECL|SAI_xCR1_MODE|macro|SAI_xCR1_MODE
DECL|SAI_xCR1_MONO_Msk|macro|SAI_xCR1_MONO_Msk
DECL|SAI_xCR1_MONO_Pos|macro|SAI_xCR1_MONO_Pos
DECL|SAI_xCR1_MONO|macro|SAI_xCR1_MONO
DECL|SAI_xCR1_NODIV_Msk|macro|SAI_xCR1_NODIV_Msk
DECL|SAI_xCR1_NODIV_Pos|macro|SAI_xCR1_NODIV_Pos
DECL|SAI_xCR1_NODIV|macro|SAI_xCR1_NODIV
DECL|SAI_xCR1_OUTDRIV_Msk|macro|SAI_xCR1_OUTDRIV_Msk
DECL|SAI_xCR1_OUTDRIV_Pos|macro|SAI_xCR1_OUTDRIV_Pos
DECL|SAI_xCR1_OUTDRIV|macro|SAI_xCR1_OUTDRIV
DECL|SAI_xCR1_PRTCFG_0|macro|SAI_xCR1_PRTCFG_0
DECL|SAI_xCR1_PRTCFG_1|macro|SAI_xCR1_PRTCFG_1
DECL|SAI_xCR1_PRTCFG_Msk|macro|SAI_xCR1_PRTCFG_Msk
DECL|SAI_xCR1_PRTCFG_Pos|macro|SAI_xCR1_PRTCFG_Pos
DECL|SAI_xCR1_PRTCFG|macro|SAI_xCR1_PRTCFG
DECL|SAI_xCR1_SAIEN_Msk|macro|SAI_xCR1_SAIEN_Msk
DECL|SAI_xCR1_SAIEN_Pos|macro|SAI_xCR1_SAIEN_Pos
DECL|SAI_xCR1_SAIEN|macro|SAI_xCR1_SAIEN
DECL|SAI_xCR1_SYNCEN_0|macro|SAI_xCR1_SYNCEN_0
DECL|SAI_xCR1_SYNCEN_1|macro|SAI_xCR1_SYNCEN_1
DECL|SAI_xCR1_SYNCEN_Msk|macro|SAI_xCR1_SYNCEN_Msk
DECL|SAI_xCR1_SYNCEN_Pos|macro|SAI_xCR1_SYNCEN_Pos
DECL|SAI_xCR1_SYNCEN|macro|SAI_xCR1_SYNCEN
DECL|SAI_xCR2_COMP_0|macro|SAI_xCR2_COMP_0
DECL|SAI_xCR2_COMP_1|macro|SAI_xCR2_COMP_1
DECL|SAI_xCR2_COMP_Msk|macro|SAI_xCR2_COMP_Msk
DECL|SAI_xCR2_COMP_Pos|macro|SAI_xCR2_COMP_Pos
DECL|SAI_xCR2_COMP|macro|SAI_xCR2_COMP
DECL|SAI_xCR2_CPL_Msk|macro|SAI_xCR2_CPL_Msk
DECL|SAI_xCR2_CPL_Pos|macro|SAI_xCR2_CPL_Pos
DECL|SAI_xCR2_CPL|macro|SAI_xCR2_CPL
DECL|SAI_xCR2_FFLUSH_Msk|macro|SAI_xCR2_FFLUSH_Msk
DECL|SAI_xCR2_FFLUSH_Pos|macro|SAI_xCR2_FFLUSH_Pos
DECL|SAI_xCR2_FFLUSH|macro|SAI_xCR2_FFLUSH
DECL|SAI_xCR2_FTH_0|macro|SAI_xCR2_FTH_0
DECL|SAI_xCR2_FTH_1|macro|SAI_xCR2_FTH_1
DECL|SAI_xCR2_FTH_2|macro|SAI_xCR2_FTH_2
DECL|SAI_xCR2_FTH_Msk|macro|SAI_xCR2_FTH_Msk
DECL|SAI_xCR2_FTH_Pos|macro|SAI_xCR2_FTH_Pos
DECL|SAI_xCR2_FTH|macro|SAI_xCR2_FTH
DECL|SAI_xCR2_MUTECNT_0|macro|SAI_xCR2_MUTECNT_0
DECL|SAI_xCR2_MUTECNT_1|macro|SAI_xCR2_MUTECNT_1
DECL|SAI_xCR2_MUTECNT_2|macro|SAI_xCR2_MUTECNT_2
DECL|SAI_xCR2_MUTECNT_3|macro|SAI_xCR2_MUTECNT_3
DECL|SAI_xCR2_MUTECNT_4|macro|SAI_xCR2_MUTECNT_4
DECL|SAI_xCR2_MUTECNT_5|macro|SAI_xCR2_MUTECNT_5
DECL|SAI_xCR2_MUTECNT_Msk|macro|SAI_xCR2_MUTECNT_Msk
DECL|SAI_xCR2_MUTECNT_Pos|macro|SAI_xCR2_MUTECNT_Pos
DECL|SAI_xCR2_MUTECNT|macro|SAI_xCR2_MUTECNT
DECL|SAI_xCR2_MUTEVAL_Msk|macro|SAI_xCR2_MUTEVAL_Msk
DECL|SAI_xCR2_MUTEVAL_Pos|macro|SAI_xCR2_MUTEVAL_Pos
DECL|SAI_xCR2_MUTEVAL|macro|SAI_xCR2_MUTEVAL
DECL|SAI_xCR2_MUTE_Msk|macro|SAI_xCR2_MUTE_Msk
DECL|SAI_xCR2_MUTE_Pos|macro|SAI_xCR2_MUTE_Pos
DECL|SAI_xCR2_MUTE|macro|SAI_xCR2_MUTE
DECL|SAI_xCR2_TRIS_Msk|macro|SAI_xCR2_TRIS_Msk
DECL|SAI_xCR2_TRIS_Pos|macro|SAI_xCR2_TRIS_Pos
DECL|SAI_xCR2_TRIS|macro|SAI_xCR2_TRIS
DECL|SAI_xDR_DATA_Msk|macro|SAI_xDR_DATA_Msk
DECL|SAI_xDR_DATA_Pos|macro|SAI_xDR_DATA_Pos
DECL|SAI_xDR_DATA|macro|SAI_xDR_DATA
DECL|SAI_xFRCR_FRL_0|macro|SAI_xFRCR_FRL_0
DECL|SAI_xFRCR_FRL_1|macro|SAI_xFRCR_FRL_1
DECL|SAI_xFRCR_FRL_2|macro|SAI_xFRCR_FRL_2
DECL|SAI_xFRCR_FRL_3|macro|SAI_xFRCR_FRL_3
DECL|SAI_xFRCR_FRL_4|macro|SAI_xFRCR_FRL_4
DECL|SAI_xFRCR_FRL_5|macro|SAI_xFRCR_FRL_5
DECL|SAI_xFRCR_FRL_6|macro|SAI_xFRCR_FRL_6
DECL|SAI_xFRCR_FRL_7|macro|SAI_xFRCR_FRL_7
DECL|SAI_xFRCR_FRL_Msk|macro|SAI_xFRCR_FRL_Msk
DECL|SAI_xFRCR_FRL_Pos|macro|SAI_xFRCR_FRL_Pos
DECL|SAI_xFRCR_FRL|macro|SAI_xFRCR_FRL
DECL|SAI_xFRCR_FSALL_0|macro|SAI_xFRCR_FSALL_0
DECL|SAI_xFRCR_FSALL_1|macro|SAI_xFRCR_FSALL_1
DECL|SAI_xFRCR_FSALL_2|macro|SAI_xFRCR_FSALL_2
DECL|SAI_xFRCR_FSALL_3|macro|SAI_xFRCR_FSALL_3
DECL|SAI_xFRCR_FSALL_4|macro|SAI_xFRCR_FSALL_4
DECL|SAI_xFRCR_FSALL_5|macro|SAI_xFRCR_FSALL_5
DECL|SAI_xFRCR_FSALL_6|macro|SAI_xFRCR_FSALL_6
DECL|SAI_xFRCR_FSALL_Msk|macro|SAI_xFRCR_FSALL_Msk
DECL|SAI_xFRCR_FSALL_Pos|macro|SAI_xFRCR_FSALL_Pos
DECL|SAI_xFRCR_FSALL|macro|SAI_xFRCR_FSALL
DECL|SAI_xFRCR_FSDEF_Msk|macro|SAI_xFRCR_FSDEF_Msk
DECL|SAI_xFRCR_FSDEF_Pos|macro|SAI_xFRCR_FSDEF_Pos
DECL|SAI_xFRCR_FSDEF|macro|SAI_xFRCR_FSDEF
DECL|SAI_xFRCR_FSOFF_Msk|macro|SAI_xFRCR_FSOFF_Msk
DECL|SAI_xFRCR_FSOFF_Pos|macro|SAI_xFRCR_FSOFF_Pos
DECL|SAI_xFRCR_FSOFF|macro|SAI_xFRCR_FSOFF
DECL|SAI_xFRCR_FSPOL_Msk|macro|SAI_xFRCR_FSPOL_Msk
DECL|SAI_xFRCR_FSPOL_Pos|macro|SAI_xFRCR_FSPOL_Pos
DECL|SAI_xFRCR_FSPOL|macro|SAI_xFRCR_FSPOL
DECL|SAI_xFRCR_FSPO|macro|SAI_xFRCR_FSPO
DECL|SAI_xIMR_AFSDETIE_Msk|macro|SAI_xIMR_AFSDETIE_Msk
DECL|SAI_xIMR_AFSDETIE_Pos|macro|SAI_xIMR_AFSDETIE_Pos
DECL|SAI_xIMR_AFSDETIE|macro|SAI_xIMR_AFSDETIE
DECL|SAI_xIMR_CNRDYIE_Msk|macro|SAI_xIMR_CNRDYIE_Msk
DECL|SAI_xIMR_CNRDYIE_Pos|macro|SAI_xIMR_CNRDYIE_Pos
DECL|SAI_xIMR_CNRDYIE|macro|SAI_xIMR_CNRDYIE
DECL|SAI_xIMR_FREQIE_Msk|macro|SAI_xIMR_FREQIE_Msk
DECL|SAI_xIMR_FREQIE_Pos|macro|SAI_xIMR_FREQIE_Pos
DECL|SAI_xIMR_FREQIE|macro|SAI_xIMR_FREQIE
DECL|SAI_xIMR_LFSDETIE_Msk|macro|SAI_xIMR_LFSDETIE_Msk
DECL|SAI_xIMR_LFSDETIE_Pos|macro|SAI_xIMR_LFSDETIE_Pos
DECL|SAI_xIMR_LFSDETIE|macro|SAI_xIMR_LFSDETIE
DECL|SAI_xIMR_MUTEDETIE_Msk|macro|SAI_xIMR_MUTEDETIE_Msk
DECL|SAI_xIMR_MUTEDETIE_Pos|macro|SAI_xIMR_MUTEDETIE_Pos
DECL|SAI_xIMR_MUTEDETIE|macro|SAI_xIMR_MUTEDETIE
DECL|SAI_xIMR_OVRUDRIE_Msk|macro|SAI_xIMR_OVRUDRIE_Msk
DECL|SAI_xIMR_OVRUDRIE_Pos|macro|SAI_xIMR_OVRUDRIE_Pos
DECL|SAI_xIMR_OVRUDRIE|macro|SAI_xIMR_OVRUDRIE
DECL|SAI_xIMR_WCKCFGIE_Msk|macro|SAI_xIMR_WCKCFGIE_Msk
DECL|SAI_xIMR_WCKCFGIE_Pos|macro|SAI_xIMR_WCKCFGIE_Pos
DECL|SAI_xIMR_WCKCFGIE|macro|SAI_xIMR_WCKCFGIE
DECL|SAI_xSLOTR_FBOFF_0|macro|SAI_xSLOTR_FBOFF_0
DECL|SAI_xSLOTR_FBOFF_1|macro|SAI_xSLOTR_FBOFF_1
DECL|SAI_xSLOTR_FBOFF_2|macro|SAI_xSLOTR_FBOFF_2
DECL|SAI_xSLOTR_FBOFF_3|macro|SAI_xSLOTR_FBOFF_3
DECL|SAI_xSLOTR_FBOFF_4|macro|SAI_xSLOTR_FBOFF_4
DECL|SAI_xSLOTR_FBOFF_Msk|macro|SAI_xSLOTR_FBOFF_Msk
DECL|SAI_xSLOTR_FBOFF_Pos|macro|SAI_xSLOTR_FBOFF_Pos
DECL|SAI_xSLOTR_FBOFF|macro|SAI_xSLOTR_FBOFF
DECL|SAI_xSLOTR_NBSLOT_0|macro|SAI_xSLOTR_NBSLOT_0
DECL|SAI_xSLOTR_NBSLOT_1|macro|SAI_xSLOTR_NBSLOT_1
DECL|SAI_xSLOTR_NBSLOT_2|macro|SAI_xSLOTR_NBSLOT_2
DECL|SAI_xSLOTR_NBSLOT_3|macro|SAI_xSLOTR_NBSLOT_3
DECL|SAI_xSLOTR_NBSLOT_Msk|macro|SAI_xSLOTR_NBSLOT_Msk
DECL|SAI_xSLOTR_NBSLOT_Pos|macro|SAI_xSLOTR_NBSLOT_Pos
DECL|SAI_xSLOTR_NBSLOT|macro|SAI_xSLOTR_NBSLOT
DECL|SAI_xSLOTR_SLOTEN_Msk|macro|SAI_xSLOTR_SLOTEN_Msk
DECL|SAI_xSLOTR_SLOTEN_Pos|macro|SAI_xSLOTR_SLOTEN_Pos
DECL|SAI_xSLOTR_SLOTEN|macro|SAI_xSLOTR_SLOTEN
DECL|SAI_xSLOTR_SLOTSZ_0|macro|SAI_xSLOTR_SLOTSZ_0
DECL|SAI_xSLOTR_SLOTSZ_1|macro|SAI_xSLOTR_SLOTSZ_1
DECL|SAI_xSLOTR_SLOTSZ_Msk|macro|SAI_xSLOTR_SLOTSZ_Msk
DECL|SAI_xSLOTR_SLOTSZ_Pos|macro|SAI_xSLOTR_SLOTSZ_Pos
DECL|SAI_xSLOTR_SLOTSZ|macro|SAI_xSLOTR_SLOTSZ
DECL|SAI_xSR_AFSDET_Msk|macro|SAI_xSR_AFSDET_Msk
DECL|SAI_xSR_AFSDET_Pos|macro|SAI_xSR_AFSDET_Pos
DECL|SAI_xSR_AFSDET|macro|SAI_xSR_AFSDET
DECL|SAI_xSR_CNRDY_Msk|macro|SAI_xSR_CNRDY_Msk
DECL|SAI_xSR_CNRDY_Pos|macro|SAI_xSR_CNRDY_Pos
DECL|SAI_xSR_CNRDY|macro|SAI_xSR_CNRDY
DECL|SAI_xSR_FLVL_0|macro|SAI_xSR_FLVL_0
DECL|SAI_xSR_FLVL_1|macro|SAI_xSR_FLVL_1
DECL|SAI_xSR_FLVL_2|macro|SAI_xSR_FLVL_2
DECL|SAI_xSR_FLVL_Msk|macro|SAI_xSR_FLVL_Msk
DECL|SAI_xSR_FLVL_Pos|macro|SAI_xSR_FLVL_Pos
DECL|SAI_xSR_FLVL|macro|SAI_xSR_FLVL
DECL|SAI_xSR_FREQ_Msk|macro|SAI_xSR_FREQ_Msk
DECL|SAI_xSR_FREQ_Pos|macro|SAI_xSR_FREQ_Pos
DECL|SAI_xSR_FREQ|macro|SAI_xSR_FREQ
DECL|SAI_xSR_LFSDET_Msk|macro|SAI_xSR_LFSDET_Msk
DECL|SAI_xSR_LFSDET_Pos|macro|SAI_xSR_LFSDET_Pos
DECL|SAI_xSR_LFSDET|macro|SAI_xSR_LFSDET
DECL|SAI_xSR_MUTEDET_Msk|macro|SAI_xSR_MUTEDET_Msk
DECL|SAI_xSR_MUTEDET_Pos|macro|SAI_xSR_MUTEDET_Pos
DECL|SAI_xSR_MUTEDET|macro|SAI_xSR_MUTEDET
DECL|SAI_xSR_OVRUDR_Msk|macro|SAI_xSR_OVRUDR_Msk
DECL|SAI_xSR_OVRUDR_Pos|macro|SAI_xSR_OVRUDR_Pos
DECL|SAI_xSR_OVRUDR|macro|SAI_xSR_OVRUDR
DECL|SAI_xSR_WCKCFG_Msk|macro|SAI_xSR_WCKCFG_Msk
DECL|SAI_xSR_WCKCFG_Pos|macro|SAI_xSR_WCKCFG_Pos
DECL|SAI_xSR_WCKCFG|macro|SAI_xSR_WCKCFG
DECL|SDCMR|member|__IO uint32_t SDCMR; /*!< SDRAM Command Mode register, Address offset: 0x150 */
DECL|SDCR|member|__IO uint32_t SDCR[2]; /*!< SDRAM Control registers , Address offset: 0x140-0x144 */
DECL|SDIO_ARG_CMDARG_Msk|macro|SDIO_ARG_CMDARG_Msk
DECL|SDIO_ARG_CMDARG_Pos|macro|SDIO_ARG_CMDARG_Pos
DECL|SDIO_ARG_CMDARG|macro|SDIO_ARG_CMDARG
DECL|SDIO_BASE|macro|SDIO_BASE
DECL|SDIO_CLKCR_BYPASS_Msk|macro|SDIO_CLKCR_BYPASS_Msk
DECL|SDIO_CLKCR_BYPASS_Pos|macro|SDIO_CLKCR_BYPASS_Pos
DECL|SDIO_CLKCR_BYPASS|macro|SDIO_CLKCR_BYPASS
DECL|SDIO_CLKCR_CLKDIV_Msk|macro|SDIO_CLKCR_CLKDIV_Msk
DECL|SDIO_CLKCR_CLKDIV_Pos|macro|SDIO_CLKCR_CLKDIV_Pos
DECL|SDIO_CLKCR_CLKDIV|macro|SDIO_CLKCR_CLKDIV
DECL|SDIO_CLKCR_CLKEN_Msk|macro|SDIO_CLKCR_CLKEN_Msk
DECL|SDIO_CLKCR_CLKEN_Pos|macro|SDIO_CLKCR_CLKEN_Pos
DECL|SDIO_CLKCR_CLKEN|macro|SDIO_CLKCR_CLKEN
DECL|SDIO_CLKCR_HWFC_EN_Msk|macro|SDIO_CLKCR_HWFC_EN_Msk
DECL|SDIO_CLKCR_HWFC_EN_Pos|macro|SDIO_CLKCR_HWFC_EN_Pos
DECL|SDIO_CLKCR_HWFC_EN|macro|SDIO_CLKCR_HWFC_EN
DECL|SDIO_CLKCR_NEGEDGE_Msk|macro|SDIO_CLKCR_NEGEDGE_Msk
DECL|SDIO_CLKCR_NEGEDGE_Pos|macro|SDIO_CLKCR_NEGEDGE_Pos
DECL|SDIO_CLKCR_NEGEDGE|macro|SDIO_CLKCR_NEGEDGE
DECL|SDIO_CLKCR_PWRSAV_Msk|macro|SDIO_CLKCR_PWRSAV_Msk
DECL|SDIO_CLKCR_PWRSAV_Pos|macro|SDIO_CLKCR_PWRSAV_Pos
DECL|SDIO_CLKCR_PWRSAV|macro|SDIO_CLKCR_PWRSAV
DECL|SDIO_CLKCR_WIDBUS_0|macro|SDIO_CLKCR_WIDBUS_0
DECL|SDIO_CLKCR_WIDBUS_1|macro|SDIO_CLKCR_WIDBUS_1
DECL|SDIO_CLKCR_WIDBUS_Msk|macro|SDIO_CLKCR_WIDBUS_Msk
DECL|SDIO_CLKCR_WIDBUS_Pos|macro|SDIO_CLKCR_WIDBUS_Pos
DECL|SDIO_CLKCR_WIDBUS|macro|SDIO_CLKCR_WIDBUS
DECL|SDIO_CMD_CMDINDEX_Msk|macro|SDIO_CMD_CMDINDEX_Msk
DECL|SDIO_CMD_CMDINDEX_Pos|macro|SDIO_CMD_CMDINDEX_Pos
DECL|SDIO_CMD_CMDINDEX|macro|SDIO_CMD_CMDINDEX
DECL|SDIO_CMD_CPSMEN_Msk|macro|SDIO_CMD_CPSMEN_Msk
DECL|SDIO_CMD_CPSMEN_Pos|macro|SDIO_CMD_CPSMEN_Pos
DECL|SDIO_CMD_CPSMEN|macro|SDIO_CMD_CPSMEN
DECL|SDIO_CMD_SDIOSUSPEND_Msk|macro|SDIO_CMD_SDIOSUSPEND_Msk
DECL|SDIO_CMD_SDIOSUSPEND_Pos|macro|SDIO_CMD_SDIOSUSPEND_Pos
DECL|SDIO_CMD_SDIOSUSPEND|macro|SDIO_CMD_SDIOSUSPEND
DECL|SDIO_CMD_WAITINT_Msk|macro|SDIO_CMD_WAITINT_Msk
DECL|SDIO_CMD_WAITINT_Pos|macro|SDIO_CMD_WAITINT_Pos
DECL|SDIO_CMD_WAITINT|macro|SDIO_CMD_WAITINT
DECL|SDIO_CMD_WAITPEND_Msk|macro|SDIO_CMD_WAITPEND_Msk
DECL|SDIO_CMD_WAITPEND_Pos|macro|SDIO_CMD_WAITPEND_Pos
DECL|SDIO_CMD_WAITPEND|macro|SDIO_CMD_WAITPEND
DECL|SDIO_CMD_WAITRESP_0|macro|SDIO_CMD_WAITRESP_0
DECL|SDIO_CMD_WAITRESP_1|macro|SDIO_CMD_WAITRESP_1
DECL|SDIO_CMD_WAITRESP_Msk|macro|SDIO_CMD_WAITRESP_Msk
DECL|SDIO_CMD_WAITRESP_Pos|macro|SDIO_CMD_WAITRESP_Pos
DECL|SDIO_CMD_WAITRESP|macro|SDIO_CMD_WAITRESP
DECL|SDIO_DCOUNT_DATACOUNT_Msk|macro|SDIO_DCOUNT_DATACOUNT_Msk
DECL|SDIO_DCOUNT_DATACOUNT_Pos|macro|SDIO_DCOUNT_DATACOUNT_Pos
DECL|SDIO_DCOUNT_DATACOUNT|macro|SDIO_DCOUNT_DATACOUNT
DECL|SDIO_DCTRL_DBLOCKSIZE_0|macro|SDIO_DCTRL_DBLOCKSIZE_0
DECL|SDIO_DCTRL_DBLOCKSIZE_1|macro|SDIO_DCTRL_DBLOCKSIZE_1
DECL|SDIO_DCTRL_DBLOCKSIZE_2|macro|SDIO_DCTRL_DBLOCKSIZE_2
DECL|SDIO_DCTRL_DBLOCKSIZE_3|macro|SDIO_DCTRL_DBLOCKSIZE_3
DECL|SDIO_DCTRL_DBLOCKSIZE_Msk|macro|SDIO_DCTRL_DBLOCKSIZE_Msk
DECL|SDIO_DCTRL_DBLOCKSIZE_Pos|macro|SDIO_DCTRL_DBLOCKSIZE_Pos
DECL|SDIO_DCTRL_DBLOCKSIZE|macro|SDIO_DCTRL_DBLOCKSIZE
DECL|SDIO_DCTRL_DMAEN_Msk|macro|SDIO_DCTRL_DMAEN_Msk
DECL|SDIO_DCTRL_DMAEN_Pos|macro|SDIO_DCTRL_DMAEN_Pos
DECL|SDIO_DCTRL_DMAEN|macro|SDIO_DCTRL_DMAEN
DECL|SDIO_DCTRL_DTDIR_Msk|macro|SDIO_DCTRL_DTDIR_Msk
DECL|SDIO_DCTRL_DTDIR_Pos|macro|SDIO_DCTRL_DTDIR_Pos
DECL|SDIO_DCTRL_DTDIR|macro|SDIO_DCTRL_DTDIR
DECL|SDIO_DCTRL_DTEN_Msk|macro|SDIO_DCTRL_DTEN_Msk
DECL|SDIO_DCTRL_DTEN_Pos|macro|SDIO_DCTRL_DTEN_Pos
DECL|SDIO_DCTRL_DTEN|macro|SDIO_DCTRL_DTEN
DECL|SDIO_DCTRL_DTMODE_Msk|macro|SDIO_DCTRL_DTMODE_Msk
DECL|SDIO_DCTRL_DTMODE_Pos|macro|SDIO_DCTRL_DTMODE_Pos
DECL|SDIO_DCTRL_DTMODE|macro|SDIO_DCTRL_DTMODE
DECL|SDIO_DCTRL_RWMOD_Msk|macro|SDIO_DCTRL_RWMOD_Msk
DECL|SDIO_DCTRL_RWMOD_Pos|macro|SDIO_DCTRL_RWMOD_Pos
DECL|SDIO_DCTRL_RWMOD|macro|SDIO_DCTRL_RWMOD
DECL|SDIO_DCTRL_RWSTART_Msk|macro|SDIO_DCTRL_RWSTART_Msk
DECL|SDIO_DCTRL_RWSTART_Pos|macro|SDIO_DCTRL_RWSTART_Pos
DECL|SDIO_DCTRL_RWSTART|macro|SDIO_DCTRL_RWSTART
DECL|SDIO_DCTRL_RWSTOP_Msk|macro|SDIO_DCTRL_RWSTOP_Msk
DECL|SDIO_DCTRL_RWSTOP_Pos|macro|SDIO_DCTRL_RWSTOP_Pos
DECL|SDIO_DCTRL_RWSTOP|macro|SDIO_DCTRL_RWSTOP
DECL|SDIO_DCTRL_SDIOEN_Msk|macro|SDIO_DCTRL_SDIOEN_Msk
DECL|SDIO_DCTRL_SDIOEN_Pos|macro|SDIO_DCTRL_SDIOEN_Pos
DECL|SDIO_DCTRL_SDIOEN|macro|SDIO_DCTRL_SDIOEN
DECL|SDIO_DLEN_DATALENGTH_Msk|macro|SDIO_DLEN_DATALENGTH_Msk
DECL|SDIO_DLEN_DATALENGTH_Pos|macro|SDIO_DLEN_DATALENGTH_Pos
DECL|SDIO_DLEN_DATALENGTH|macro|SDIO_DLEN_DATALENGTH
DECL|SDIO_DTIMER_DATATIME_Msk|macro|SDIO_DTIMER_DATATIME_Msk
DECL|SDIO_DTIMER_DATATIME_Pos|macro|SDIO_DTIMER_DATATIME_Pos
DECL|SDIO_DTIMER_DATATIME|macro|SDIO_DTIMER_DATATIME
DECL|SDIO_FIFOCNT_FIFOCOUNT_Msk|macro|SDIO_FIFOCNT_FIFOCOUNT_Msk
DECL|SDIO_FIFOCNT_FIFOCOUNT_Pos|macro|SDIO_FIFOCNT_FIFOCOUNT_Pos
DECL|SDIO_FIFOCNT_FIFOCOUNT|macro|SDIO_FIFOCNT_FIFOCOUNT
DECL|SDIO_FIFO_FIFODATA_Msk|macro|SDIO_FIFO_FIFODATA_Msk
DECL|SDIO_FIFO_FIFODATA_Pos|macro|SDIO_FIFO_FIFODATA_Pos
DECL|SDIO_FIFO_FIFODATA|macro|SDIO_FIFO_FIFODATA
DECL|SDIO_ICR_CCRCFAILC_Msk|macro|SDIO_ICR_CCRCFAILC_Msk
DECL|SDIO_ICR_CCRCFAILC_Pos|macro|SDIO_ICR_CCRCFAILC_Pos
DECL|SDIO_ICR_CCRCFAILC|macro|SDIO_ICR_CCRCFAILC
DECL|SDIO_ICR_CMDRENDC_Msk|macro|SDIO_ICR_CMDRENDC_Msk
DECL|SDIO_ICR_CMDRENDC_Pos|macro|SDIO_ICR_CMDRENDC_Pos
DECL|SDIO_ICR_CMDRENDC|macro|SDIO_ICR_CMDRENDC
DECL|SDIO_ICR_CMDSENTC_Msk|macro|SDIO_ICR_CMDSENTC_Msk
DECL|SDIO_ICR_CMDSENTC_Pos|macro|SDIO_ICR_CMDSENTC_Pos
DECL|SDIO_ICR_CMDSENTC|macro|SDIO_ICR_CMDSENTC
DECL|SDIO_ICR_CTIMEOUTC_Msk|macro|SDIO_ICR_CTIMEOUTC_Msk
DECL|SDIO_ICR_CTIMEOUTC_Pos|macro|SDIO_ICR_CTIMEOUTC_Pos
DECL|SDIO_ICR_CTIMEOUTC|macro|SDIO_ICR_CTIMEOUTC
DECL|SDIO_ICR_DATAENDC_Msk|macro|SDIO_ICR_DATAENDC_Msk
DECL|SDIO_ICR_DATAENDC_Pos|macro|SDIO_ICR_DATAENDC_Pos
DECL|SDIO_ICR_DATAENDC|macro|SDIO_ICR_DATAENDC
DECL|SDIO_ICR_DBCKENDC_Msk|macro|SDIO_ICR_DBCKENDC_Msk
DECL|SDIO_ICR_DBCKENDC_Pos|macro|SDIO_ICR_DBCKENDC_Pos
DECL|SDIO_ICR_DBCKENDC|macro|SDIO_ICR_DBCKENDC
DECL|SDIO_ICR_DCRCFAILC_Msk|macro|SDIO_ICR_DCRCFAILC_Msk
DECL|SDIO_ICR_DCRCFAILC_Pos|macro|SDIO_ICR_DCRCFAILC_Pos
DECL|SDIO_ICR_DCRCFAILC|macro|SDIO_ICR_DCRCFAILC
DECL|SDIO_ICR_DTIMEOUTC_Msk|macro|SDIO_ICR_DTIMEOUTC_Msk
DECL|SDIO_ICR_DTIMEOUTC_Pos|macro|SDIO_ICR_DTIMEOUTC_Pos
DECL|SDIO_ICR_DTIMEOUTC|macro|SDIO_ICR_DTIMEOUTC
DECL|SDIO_ICR_RXOVERRC_Msk|macro|SDIO_ICR_RXOVERRC_Msk
DECL|SDIO_ICR_RXOVERRC_Pos|macro|SDIO_ICR_RXOVERRC_Pos
DECL|SDIO_ICR_RXOVERRC|macro|SDIO_ICR_RXOVERRC
DECL|SDIO_ICR_SDIOITC_Msk|macro|SDIO_ICR_SDIOITC_Msk
DECL|SDIO_ICR_SDIOITC_Pos|macro|SDIO_ICR_SDIOITC_Pos
DECL|SDIO_ICR_SDIOITC|macro|SDIO_ICR_SDIOITC
DECL|SDIO_ICR_TXUNDERRC_Msk|macro|SDIO_ICR_TXUNDERRC_Msk
DECL|SDIO_ICR_TXUNDERRC_Pos|macro|SDIO_ICR_TXUNDERRC_Pos
DECL|SDIO_ICR_TXUNDERRC|macro|SDIO_ICR_TXUNDERRC
DECL|SDIO_IRQn|enumerator|SDIO_IRQn = 49, /*!< SDIO global Interrupt */
DECL|SDIO_MASK_CCRCFAILIE_Msk|macro|SDIO_MASK_CCRCFAILIE_Msk
DECL|SDIO_MASK_CCRCFAILIE_Pos|macro|SDIO_MASK_CCRCFAILIE_Pos
DECL|SDIO_MASK_CCRCFAILIE|macro|SDIO_MASK_CCRCFAILIE
DECL|SDIO_MASK_CMDACTIE_Msk|macro|SDIO_MASK_CMDACTIE_Msk
DECL|SDIO_MASK_CMDACTIE_Pos|macro|SDIO_MASK_CMDACTIE_Pos
DECL|SDIO_MASK_CMDACTIE|macro|SDIO_MASK_CMDACTIE
DECL|SDIO_MASK_CMDRENDIE_Msk|macro|SDIO_MASK_CMDRENDIE_Msk
DECL|SDIO_MASK_CMDRENDIE_Pos|macro|SDIO_MASK_CMDRENDIE_Pos
DECL|SDIO_MASK_CMDRENDIE|macro|SDIO_MASK_CMDRENDIE
DECL|SDIO_MASK_CMDSENTIE_Msk|macro|SDIO_MASK_CMDSENTIE_Msk
DECL|SDIO_MASK_CMDSENTIE_Pos|macro|SDIO_MASK_CMDSENTIE_Pos
DECL|SDIO_MASK_CMDSENTIE|macro|SDIO_MASK_CMDSENTIE
DECL|SDIO_MASK_CTIMEOUTIE_Msk|macro|SDIO_MASK_CTIMEOUTIE_Msk
DECL|SDIO_MASK_CTIMEOUTIE_Pos|macro|SDIO_MASK_CTIMEOUTIE_Pos
DECL|SDIO_MASK_CTIMEOUTIE|macro|SDIO_MASK_CTIMEOUTIE
DECL|SDIO_MASK_DATAENDIE_Msk|macro|SDIO_MASK_DATAENDIE_Msk
DECL|SDIO_MASK_DATAENDIE_Pos|macro|SDIO_MASK_DATAENDIE_Pos
DECL|SDIO_MASK_DATAENDIE|macro|SDIO_MASK_DATAENDIE
DECL|SDIO_MASK_DBCKENDIE_Msk|macro|SDIO_MASK_DBCKENDIE_Msk
DECL|SDIO_MASK_DBCKENDIE_Pos|macro|SDIO_MASK_DBCKENDIE_Pos
DECL|SDIO_MASK_DBCKENDIE|macro|SDIO_MASK_DBCKENDIE
DECL|SDIO_MASK_DCRCFAILIE_Msk|macro|SDIO_MASK_DCRCFAILIE_Msk
DECL|SDIO_MASK_DCRCFAILIE_Pos|macro|SDIO_MASK_DCRCFAILIE_Pos
DECL|SDIO_MASK_DCRCFAILIE|macro|SDIO_MASK_DCRCFAILIE
DECL|SDIO_MASK_DTIMEOUTIE_Msk|macro|SDIO_MASK_DTIMEOUTIE_Msk
DECL|SDIO_MASK_DTIMEOUTIE_Pos|macro|SDIO_MASK_DTIMEOUTIE_Pos
DECL|SDIO_MASK_DTIMEOUTIE|macro|SDIO_MASK_DTIMEOUTIE
DECL|SDIO_MASK_RXACTIE_Msk|macro|SDIO_MASK_RXACTIE_Msk
DECL|SDIO_MASK_RXACTIE_Pos|macro|SDIO_MASK_RXACTIE_Pos
DECL|SDIO_MASK_RXACTIE|macro|SDIO_MASK_RXACTIE
DECL|SDIO_MASK_RXDAVLIE_Msk|macro|SDIO_MASK_RXDAVLIE_Msk
DECL|SDIO_MASK_RXDAVLIE_Pos|macro|SDIO_MASK_RXDAVLIE_Pos
DECL|SDIO_MASK_RXDAVLIE|macro|SDIO_MASK_RXDAVLIE
DECL|SDIO_MASK_RXFIFOEIE_Msk|macro|SDIO_MASK_RXFIFOEIE_Msk
DECL|SDIO_MASK_RXFIFOEIE_Pos|macro|SDIO_MASK_RXFIFOEIE_Pos
DECL|SDIO_MASK_RXFIFOEIE|macro|SDIO_MASK_RXFIFOEIE
DECL|SDIO_MASK_RXFIFOFIE_Msk|macro|SDIO_MASK_RXFIFOFIE_Msk
DECL|SDIO_MASK_RXFIFOFIE_Pos|macro|SDIO_MASK_RXFIFOFIE_Pos
DECL|SDIO_MASK_RXFIFOFIE|macro|SDIO_MASK_RXFIFOFIE
DECL|SDIO_MASK_RXFIFOHFIE_Msk|macro|SDIO_MASK_RXFIFOHFIE_Msk
DECL|SDIO_MASK_RXFIFOHFIE_Pos|macro|SDIO_MASK_RXFIFOHFIE_Pos
DECL|SDIO_MASK_RXFIFOHFIE|macro|SDIO_MASK_RXFIFOHFIE
DECL|SDIO_MASK_RXOVERRIE_Msk|macro|SDIO_MASK_RXOVERRIE_Msk
DECL|SDIO_MASK_RXOVERRIE_Pos|macro|SDIO_MASK_RXOVERRIE_Pos
DECL|SDIO_MASK_RXOVERRIE|macro|SDIO_MASK_RXOVERRIE
DECL|SDIO_MASK_SDIOITIE_Msk|macro|SDIO_MASK_SDIOITIE_Msk
DECL|SDIO_MASK_SDIOITIE_Pos|macro|SDIO_MASK_SDIOITIE_Pos
DECL|SDIO_MASK_SDIOITIE|macro|SDIO_MASK_SDIOITIE
DECL|SDIO_MASK_TXACTIE_Msk|macro|SDIO_MASK_TXACTIE_Msk
DECL|SDIO_MASK_TXACTIE_Pos|macro|SDIO_MASK_TXACTIE_Pos
DECL|SDIO_MASK_TXACTIE|macro|SDIO_MASK_TXACTIE
DECL|SDIO_MASK_TXDAVLIE_Msk|macro|SDIO_MASK_TXDAVLIE_Msk
DECL|SDIO_MASK_TXDAVLIE_Pos|macro|SDIO_MASK_TXDAVLIE_Pos
DECL|SDIO_MASK_TXDAVLIE|macro|SDIO_MASK_TXDAVLIE
DECL|SDIO_MASK_TXFIFOEIE_Msk|macro|SDIO_MASK_TXFIFOEIE_Msk
DECL|SDIO_MASK_TXFIFOEIE_Pos|macro|SDIO_MASK_TXFIFOEIE_Pos
DECL|SDIO_MASK_TXFIFOEIE|macro|SDIO_MASK_TXFIFOEIE
DECL|SDIO_MASK_TXFIFOFIE_Msk|macro|SDIO_MASK_TXFIFOFIE_Msk
DECL|SDIO_MASK_TXFIFOFIE_Pos|macro|SDIO_MASK_TXFIFOFIE_Pos
DECL|SDIO_MASK_TXFIFOFIE|macro|SDIO_MASK_TXFIFOFIE
DECL|SDIO_MASK_TXFIFOHEIE_Msk|macro|SDIO_MASK_TXFIFOHEIE_Msk
DECL|SDIO_MASK_TXFIFOHEIE_Pos|macro|SDIO_MASK_TXFIFOHEIE_Pos
DECL|SDIO_MASK_TXFIFOHEIE|macro|SDIO_MASK_TXFIFOHEIE
DECL|SDIO_MASK_TXUNDERRIE_Msk|macro|SDIO_MASK_TXUNDERRIE_Msk
DECL|SDIO_MASK_TXUNDERRIE_Pos|macro|SDIO_MASK_TXUNDERRIE_Pos
DECL|SDIO_MASK_TXUNDERRIE|macro|SDIO_MASK_TXUNDERRIE
DECL|SDIO_POWER_PWRCTRL_0|macro|SDIO_POWER_PWRCTRL_0
DECL|SDIO_POWER_PWRCTRL_1|macro|SDIO_POWER_PWRCTRL_1
DECL|SDIO_POWER_PWRCTRL_Msk|macro|SDIO_POWER_PWRCTRL_Msk
DECL|SDIO_POWER_PWRCTRL_Pos|macro|SDIO_POWER_PWRCTRL_Pos
DECL|SDIO_POWER_PWRCTRL|macro|SDIO_POWER_PWRCTRL
DECL|SDIO_RESP0_CARDSTATUS0_Msk|macro|SDIO_RESP0_CARDSTATUS0_Msk
DECL|SDIO_RESP0_CARDSTATUS0_Pos|macro|SDIO_RESP0_CARDSTATUS0_Pos
DECL|SDIO_RESP0_CARDSTATUS0|macro|SDIO_RESP0_CARDSTATUS0
DECL|SDIO_RESP1_CARDSTATUS1_Msk|macro|SDIO_RESP1_CARDSTATUS1_Msk
DECL|SDIO_RESP1_CARDSTATUS1_Pos|macro|SDIO_RESP1_CARDSTATUS1_Pos
DECL|SDIO_RESP1_CARDSTATUS1|macro|SDIO_RESP1_CARDSTATUS1
DECL|SDIO_RESP2_CARDSTATUS2_Msk|macro|SDIO_RESP2_CARDSTATUS2_Msk
DECL|SDIO_RESP2_CARDSTATUS2_Pos|macro|SDIO_RESP2_CARDSTATUS2_Pos
DECL|SDIO_RESP2_CARDSTATUS2|macro|SDIO_RESP2_CARDSTATUS2
DECL|SDIO_RESP3_CARDSTATUS3_Msk|macro|SDIO_RESP3_CARDSTATUS3_Msk
DECL|SDIO_RESP3_CARDSTATUS3_Pos|macro|SDIO_RESP3_CARDSTATUS3_Pos
DECL|SDIO_RESP3_CARDSTATUS3|macro|SDIO_RESP3_CARDSTATUS3
DECL|SDIO_RESP4_CARDSTATUS4_Msk|macro|SDIO_RESP4_CARDSTATUS4_Msk
DECL|SDIO_RESP4_CARDSTATUS4_Pos|macro|SDIO_RESP4_CARDSTATUS4_Pos
DECL|SDIO_RESP4_CARDSTATUS4|macro|SDIO_RESP4_CARDSTATUS4
DECL|SDIO_RESPCMD_RESPCMD_Msk|macro|SDIO_RESPCMD_RESPCMD_Msk
DECL|SDIO_RESPCMD_RESPCMD_Pos|macro|SDIO_RESPCMD_RESPCMD_Pos
DECL|SDIO_RESPCMD_RESPCMD|macro|SDIO_RESPCMD_RESPCMD
DECL|SDIO_STA_CCRCFAIL_Msk|macro|SDIO_STA_CCRCFAIL_Msk
DECL|SDIO_STA_CCRCFAIL_Pos|macro|SDIO_STA_CCRCFAIL_Pos
DECL|SDIO_STA_CCRCFAIL|macro|SDIO_STA_CCRCFAIL
DECL|SDIO_STA_CMDACT_Msk|macro|SDIO_STA_CMDACT_Msk
DECL|SDIO_STA_CMDACT_Pos|macro|SDIO_STA_CMDACT_Pos
DECL|SDIO_STA_CMDACT|macro|SDIO_STA_CMDACT
DECL|SDIO_STA_CMDREND_Msk|macro|SDIO_STA_CMDREND_Msk
DECL|SDIO_STA_CMDREND_Pos|macro|SDIO_STA_CMDREND_Pos
DECL|SDIO_STA_CMDREND|macro|SDIO_STA_CMDREND
DECL|SDIO_STA_CMDSENT_Msk|macro|SDIO_STA_CMDSENT_Msk
DECL|SDIO_STA_CMDSENT_Pos|macro|SDIO_STA_CMDSENT_Pos
DECL|SDIO_STA_CMDSENT|macro|SDIO_STA_CMDSENT
DECL|SDIO_STA_CTIMEOUT_Msk|macro|SDIO_STA_CTIMEOUT_Msk
DECL|SDIO_STA_CTIMEOUT_Pos|macro|SDIO_STA_CTIMEOUT_Pos
DECL|SDIO_STA_CTIMEOUT|macro|SDIO_STA_CTIMEOUT
DECL|SDIO_STA_DATAEND_Msk|macro|SDIO_STA_DATAEND_Msk
DECL|SDIO_STA_DATAEND_Pos|macro|SDIO_STA_DATAEND_Pos
DECL|SDIO_STA_DATAEND|macro|SDIO_STA_DATAEND
DECL|SDIO_STA_DBCKEND_Msk|macro|SDIO_STA_DBCKEND_Msk
DECL|SDIO_STA_DBCKEND_Pos|macro|SDIO_STA_DBCKEND_Pos
DECL|SDIO_STA_DBCKEND|macro|SDIO_STA_DBCKEND
DECL|SDIO_STA_DCRCFAIL_Msk|macro|SDIO_STA_DCRCFAIL_Msk
DECL|SDIO_STA_DCRCFAIL_Pos|macro|SDIO_STA_DCRCFAIL_Pos
DECL|SDIO_STA_DCRCFAIL|macro|SDIO_STA_DCRCFAIL
DECL|SDIO_STA_DTIMEOUT_Msk|macro|SDIO_STA_DTIMEOUT_Msk
DECL|SDIO_STA_DTIMEOUT_Pos|macro|SDIO_STA_DTIMEOUT_Pos
DECL|SDIO_STA_DTIMEOUT|macro|SDIO_STA_DTIMEOUT
DECL|SDIO_STA_RXACT_Msk|macro|SDIO_STA_RXACT_Msk
DECL|SDIO_STA_RXACT_Pos|macro|SDIO_STA_RXACT_Pos
DECL|SDIO_STA_RXACT|macro|SDIO_STA_RXACT
DECL|SDIO_STA_RXDAVL_Msk|macro|SDIO_STA_RXDAVL_Msk
DECL|SDIO_STA_RXDAVL_Pos|macro|SDIO_STA_RXDAVL_Pos
DECL|SDIO_STA_RXDAVL|macro|SDIO_STA_RXDAVL
DECL|SDIO_STA_RXFIFOE_Msk|macro|SDIO_STA_RXFIFOE_Msk
DECL|SDIO_STA_RXFIFOE_Pos|macro|SDIO_STA_RXFIFOE_Pos
DECL|SDIO_STA_RXFIFOE|macro|SDIO_STA_RXFIFOE
DECL|SDIO_STA_RXFIFOF_Msk|macro|SDIO_STA_RXFIFOF_Msk
DECL|SDIO_STA_RXFIFOF_Pos|macro|SDIO_STA_RXFIFOF_Pos
DECL|SDIO_STA_RXFIFOF|macro|SDIO_STA_RXFIFOF
DECL|SDIO_STA_RXFIFOHF_Msk|macro|SDIO_STA_RXFIFOHF_Msk
DECL|SDIO_STA_RXFIFOHF_Pos|macro|SDIO_STA_RXFIFOHF_Pos
DECL|SDIO_STA_RXFIFOHF|macro|SDIO_STA_RXFIFOHF
DECL|SDIO_STA_RXOVERR_Msk|macro|SDIO_STA_RXOVERR_Msk
DECL|SDIO_STA_RXOVERR_Pos|macro|SDIO_STA_RXOVERR_Pos
DECL|SDIO_STA_RXOVERR|macro|SDIO_STA_RXOVERR
DECL|SDIO_STA_SDIOIT_Msk|macro|SDIO_STA_SDIOIT_Msk
DECL|SDIO_STA_SDIOIT_Pos|macro|SDIO_STA_SDIOIT_Pos
DECL|SDIO_STA_SDIOIT|macro|SDIO_STA_SDIOIT
DECL|SDIO_STA_TXACT_Msk|macro|SDIO_STA_TXACT_Msk
DECL|SDIO_STA_TXACT_Pos|macro|SDIO_STA_TXACT_Pos
DECL|SDIO_STA_TXACT|macro|SDIO_STA_TXACT
DECL|SDIO_STA_TXDAVL_Msk|macro|SDIO_STA_TXDAVL_Msk
DECL|SDIO_STA_TXDAVL_Pos|macro|SDIO_STA_TXDAVL_Pos
DECL|SDIO_STA_TXDAVL|macro|SDIO_STA_TXDAVL
DECL|SDIO_STA_TXFIFOE_Msk|macro|SDIO_STA_TXFIFOE_Msk
DECL|SDIO_STA_TXFIFOE_Pos|macro|SDIO_STA_TXFIFOE_Pos
DECL|SDIO_STA_TXFIFOE|macro|SDIO_STA_TXFIFOE
DECL|SDIO_STA_TXFIFOF_Msk|macro|SDIO_STA_TXFIFOF_Msk
DECL|SDIO_STA_TXFIFOF_Pos|macro|SDIO_STA_TXFIFOF_Pos
DECL|SDIO_STA_TXFIFOF|macro|SDIO_STA_TXFIFOF
DECL|SDIO_STA_TXFIFOHE_Msk|macro|SDIO_STA_TXFIFOHE_Msk
DECL|SDIO_STA_TXFIFOHE_Pos|macro|SDIO_STA_TXFIFOHE_Pos
DECL|SDIO_STA_TXFIFOHE|macro|SDIO_STA_TXFIFOHE
DECL|SDIO_STA_TXUNDERR_Msk|macro|SDIO_STA_TXUNDERR_Msk
DECL|SDIO_STA_TXUNDERR_Pos|macro|SDIO_STA_TXUNDERR_Pos
DECL|SDIO_STA_TXUNDERR|macro|SDIO_STA_TXUNDERR
DECL|SDIO_TypeDef|typedef|} SDIO_TypeDef;
DECL|SDIO|macro|SDIO
DECL|SDRTR|member|__IO uint32_t SDRTR; /*!< SDRAM Refresh Timer register, Address offset: 0x154 */
DECL|SDSR|member|__IO uint32_t SDSR; /*!< SDRAM Status register, Address offset: 0x158 */
DECL|SDTR|member|__IO uint32_t SDTR[2]; /*!< SDRAM Timing registers , Address offset: 0x148-0x14C */
DECL|SHIFTR|member|__IO uint32_t SHIFTR; /*!< RTC shift control register, Address offset: 0x2C */
DECL|SLOTR|member|__IO uint32_t SLOTR; /*!< SAI block x slot register, Address offset: 0x10 */
DECL|SMCR|member|__IO uint32_t SMCR; /*!< TIM slave mode control register, Address offset: 0x08 */
DECL|SMPR1|member|__IO uint32_t SMPR1; /*!< ADC sample time register 1, Address offset: 0x0C */
DECL|SMPR2|member|__IO uint32_t SMPR2; /*!< ADC sample time register 2, Address offset: 0x10 */
DECL|SPI1_BASE|macro|SPI1_BASE
DECL|SPI1_IRQn|enumerator|SPI1_IRQn = 35, /*!< SPI1 global Interrupt */
DECL|SPI1|macro|SPI1
DECL|SPI2_BASE|macro|SPI2_BASE
DECL|SPI2_IRQn|enumerator|SPI2_IRQn = 36, /*!< SPI2 global Interrupt */
DECL|SPI2|macro|SPI2
DECL|SPI3_BASE|macro|SPI3_BASE
DECL|SPI3_IRQn|enumerator|SPI3_IRQn = 51, /*!< SPI3 global Interrupt */
DECL|SPI3|macro|SPI3
DECL|SPI4_BASE|macro|SPI4_BASE
DECL|SPI4_IRQn|enumerator|SPI4_IRQn = 84, /*!< SPI4 global Interrupt */
DECL|SPI4|macro|SPI4
DECL|SPI5_BASE|macro|SPI5_BASE
DECL|SPI5_IRQn|enumerator|SPI5_IRQn = 85, /*!< SPI5 global Interrupt */
DECL|SPI5|macro|SPI5
DECL|SPI6_BASE|macro|SPI6_BASE
DECL|SPI6_IRQn|enumerator|SPI6_IRQn = 86, /*!< SPI6 global Interrupt */
DECL|SPI6|macro|SPI6
DECL|SPI_CR1_BIDIMODE_Msk|macro|SPI_CR1_BIDIMODE_Msk
DECL|SPI_CR1_BIDIMODE_Pos|macro|SPI_CR1_BIDIMODE_Pos
DECL|SPI_CR1_BIDIMODE|macro|SPI_CR1_BIDIMODE
DECL|SPI_CR1_BIDIOE_Msk|macro|SPI_CR1_BIDIOE_Msk
DECL|SPI_CR1_BIDIOE_Pos|macro|SPI_CR1_BIDIOE_Pos
DECL|SPI_CR1_BIDIOE|macro|SPI_CR1_BIDIOE
DECL|SPI_CR1_BR_0|macro|SPI_CR1_BR_0
DECL|SPI_CR1_BR_1|macro|SPI_CR1_BR_1
DECL|SPI_CR1_BR_2|macro|SPI_CR1_BR_2
DECL|SPI_CR1_BR_Msk|macro|SPI_CR1_BR_Msk
DECL|SPI_CR1_BR_Pos|macro|SPI_CR1_BR_Pos
DECL|SPI_CR1_BR|macro|SPI_CR1_BR
DECL|SPI_CR1_CPHA_Msk|macro|SPI_CR1_CPHA_Msk
DECL|SPI_CR1_CPHA_Pos|macro|SPI_CR1_CPHA_Pos
DECL|SPI_CR1_CPHA|macro|SPI_CR1_CPHA
DECL|SPI_CR1_CPOL_Msk|macro|SPI_CR1_CPOL_Msk
DECL|SPI_CR1_CPOL_Pos|macro|SPI_CR1_CPOL_Pos
DECL|SPI_CR1_CPOL|macro|SPI_CR1_CPOL
DECL|SPI_CR1_CRCEN_Msk|macro|SPI_CR1_CRCEN_Msk
DECL|SPI_CR1_CRCEN_Pos|macro|SPI_CR1_CRCEN_Pos
DECL|SPI_CR1_CRCEN|macro|SPI_CR1_CRCEN
DECL|SPI_CR1_CRCNEXT_Msk|macro|SPI_CR1_CRCNEXT_Msk
DECL|SPI_CR1_CRCNEXT_Pos|macro|SPI_CR1_CRCNEXT_Pos
DECL|SPI_CR1_CRCNEXT|macro|SPI_CR1_CRCNEXT
DECL|SPI_CR1_DFF_Msk|macro|SPI_CR1_DFF_Msk
DECL|SPI_CR1_DFF_Pos|macro|SPI_CR1_DFF_Pos
DECL|SPI_CR1_DFF|macro|SPI_CR1_DFF
DECL|SPI_CR1_LSBFIRST_Msk|macro|SPI_CR1_LSBFIRST_Msk
DECL|SPI_CR1_LSBFIRST_Pos|macro|SPI_CR1_LSBFIRST_Pos
DECL|SPI_CR1_LSBFIRST|macro|SPI_CR1_LSBFIRST
DECL|SPI_CR1_MSTR_Msk|macro|SPI_CR1_MSTR_Msk
DECL|SPI_CR1_MSTR_Pos|macro|SPI_CR1_MSTR_Pos
DECL|SPI_CR1_MSTR|macro|SPI_CR1_MSTR
DECL|SPI_CR1_RXONLY_Msk|macro|SPI_CR1_RXONLY_Msk
DECL|SPI_CR1_RXONLY_Pos|macro|SPI_CR1_RXONLY_Pos
DECL|SPI_CR1_RXONLY|macro|SPI_CR1_RXONLY
DECL|SPI_CR1_SPE_Msk|macro|SPI_CR1_SPE_Msk
DECL|SPI_CR1_SPE_Pos|macro|SPI_CR1_SPE_Pos
DECL|SPI_CR1_SPE|macro|SPI_CR1_SPE
DECL|SPI_CR1_SSI_Msk|macro|SPI_CR1_SSI_Msk
DECL|SPI_CR1_SSI_Pos|macro|SPI_CR1_SSI_Pos
DECL|SPI_CR1_SSI|macro|SPI_CR1_SSI
DECL|SPI_CR1_SSM_Msk|macro|SPI_CR1_SSM_Msk
DECL|SPI_CR1_SSM_Pos|macro|SPI_CR1_SSM_Pos
DECL|SPI_CR1_SSM|macro|SPI_CR1_SSM
DECL|SPI_CR2_ERRIE_Msk|macro|SPI_CR2_ERRIE_Msk
DECL|SPI_CR2_ERRIE_Pos|macro|SPI_CR2_ERRIE_Pos
DECL|SPI_CR2_ERRIE|macro|SPI_CR2_ERRIE
DECL|SPI_CR2_FRF_Msk|macro|SPI_CR2_FRF_Msk
DECL|SPI_CR2_FRF_Pos|macro|SPI_CR2_FRF_Pos
DECL|SPI_CR2_FRF|macro|SPI_CR2_FRF
DECL|SPI_CR2_RXDMAEN_Msk|macro|SPI_CR2_RXDMAEN_Msk
DECL|SPI_CR2_RXDMAEN_Pos|macro|SPI_CR2_RXDMAEN_Pos
DECL|SPI_CR2_RXDMAEN|macro|SPI_CR2_RXDMAEN
DECL|SPI_CR2_RXNEIE_Msk|macro|SPI_CR2_RXNEIE_Msk
DECL|SPI_CR2_RXNEIE_Pos|macro|SPI_CR2_RXNEIE_Pos
DECL|SPI_CR2_RXNEIE|macro|SPI_CR2_RXNEIE
DECL|SPI_CR2_SSOE_Msk|macro|SPI_CR2_SSOE_Msk
DECL|SPI_CR2_SSOE_Pos|macro|SPI_CR2_SSOE_Pos
DECL|SPI_CR2_SSOE|macro|SPI_CR2_SSOE
DECL|SPI_CR2_TXDMAEN_Msk|macro|SPI_CR2_TXDMAEN_Msk
DECL|SPI_CR2_TXDMAEN_Pos|macro|SPI_CR2_TXDMAEN_Pos
DECL|SPI_CR2_TXDMAEN|macro|SPI_CR2_TXDMAEN
DECL|SPI_CR2_TXEIE_Msk|macro|SPI_CR2_TXEIE_Msk
DECL|SPI_CR2_TXEIE_Pos|macro|SPI_CR2_TXEIE_Pos
DECL|SPI_CR2_TXEIE|macro|SPI_CR2_TXEIE
DECL|SPI_CRCPR_CRCPOLY_Msk|macro|SPI_CRCPR_CRCPOLY_Msk
DECL|SPI_CRCPR_CRCPOLY_Pos|macro|SPI_CRCPR_CRCPOLY_Pos
DECL|SPI_CRCPR_CRCPOLY|macro|SPI_CRCPR_CRCPOLY
DECL|SPI_DR_DR_Msk|macro|SPI_DR_DR_Msk
DECL|SPI_DR_DR_Pos|macro|SPI_DR_DR_Pos
DECL|SPI_DR_DR|macro|SPI_DR_DR
DECL|SPI_I2SCFGR_ASTRTEN_Msk|macro|SPI_I2SCFGR_ASTRTEN_Msk
DECL|SPI_I2SCFGR_ASTRTEN_Pos|macro|SPI_I2SCFGR_ASTRTEN_Pos
DECL|SPI_I2SCFGR_ASTRTEN|macro|SPI_I2SCFGR_ASTRTEN
DECL|SPI_I2SCFGR_CHLEN_Msk|macro|SPI_I2SCFGR_CHLEN_Msk
DECL|SPI_I2SCFGR_CHLEN_Pos|macro|SPI_I2SCFGR_CHLEN_Pos
DECL|SPI_I2SCFGR_CHLEN|macro|SPI_I2SCFGR_CHLEN
DECL|SPI_I2SCFGR_CKPOL_Msk|macro|SPI_I2SCFGR_CKPOL_Msk
DECL|SPI_I2SCFGR_CKPOL_Pos|macro|SPI_I2SCFGR_CKPOL_Pos
DECL|SPI_I2SCFGR_CKPOL|macro|SPI_I2SCFGR_CKPOL
DECL|SPI_I2SCFGR_DATLEN_0|macro|SPI_I2SCFGR_DATLEN_0
DECL|SPI_I2SCFGR_DATLEN_1|macro|SPI_I2SCFGR_DATLEN_1
DECL|SPI_I2SCFGR_DATLEN_Msk|macro|SPI_I2SCFGR_DATLEN_Msk
DECL|SPI_I2SCFGR_DATLEN_Pos|macro|SPI_I2SCFGR_DATLEN_Pos
DECL|SPI_I2SCFGR_DATLEN|macro|SPI_I2SCFGR_DATLEN
DECL|SPI_I2SCFGR_I2SCFG_0|macro|SPI_I2SCFGR_I2SCFG_0
DECL|SPI_I2SCFGR_I2SCFG_1|macro|SPI_I2SCFGR_I2SCFG_1
DECL|SPI_I2SCFGR_I2SCFG_Msk|macro|SPI_I2SCFGR_I2SCFG_Msk
DECL|SPI_I2SCFGR_I2SCFG_Pos|macro|SPI_I2SCFGR_I2SCFG_Pos
DECL|SPI_I2SCFGR_I2SCFG|macro|SPI_I2SCFGR_I2SCFG
DECL|SPI_I2SCFGR_I2SE_Msk|macro|SPI_I2SCFGR_I2SE_Msk
DECL|SPI_I2SCFGR_I2SE_Pos|macro|SPI_I2SCFGR_I2SE_Pos
DECL|SPI_I2SCFGR_I2SE|macro|SPI_I2SCFGR_I2SE
DECL|SPI_I2SCFGR_I2SMOD_Msk|macro|SPI_I2SCFGR_I2SMOD_Msk
DECL|SPI_I2SCFGR_I2SMOD_Pos|macro|SPI_I2SCFGR_I2SMOD_Pos
DECL|SPI_I2SCFGR_I2SMOD|macro|SPI_I2SCFGR_I2SMOD
DECL|SPI_I2SCFGR_I2SSTD_0|macro|SPI_I2SCFGR_I2SSTD_0
DECL|SPI_I2SCFGR_I2SSTD_1|macro|SPI_I2SCFGR_I2SSTD_1
DECL|SPI_I2SCFGR_I2SSTD_Msk|macro|SPI_I2SCFGR_I2SSTD_Msk
DECL|SPI_I2SCFGR_I2SSTD_Pos|macro|SPI_I2SCFGR_I2SSTD_Pos
DECL|SPI_I2SCFGR_I2SSTD|macro|SPI_I2SCFGR_I2SSTD
DECL|SPI_I2SCFGR_PCMSYNC_Msk|macro|SPI_I2SCFGR_PCMSYNC_Msk
DECL|SPI_I2SCFGR_PCMSYNC_Pos|macro|SPI_I2SCFGR_PCMSYNC_Pos
DECL|SPI_I2SCFGR_PCMSYNC|macro|SPI_I2SCFGR_PCMSYNC
DECL|SPI_I2SPR_I2SDIV_Msk|macro|SPI_I2SPR_I2SDIV_Msk
DECL|SPI_I2SPR_I2SDIV_Pos|macro|SPI_I2SPR_I2SDIV_Pos
DECL|SPI_I2SPR_I2SDIV|macro|SPI_I2SPR_I2SDIV
DECL|SPI_I2SPR_MCKOE_Msk|macro|SPI_I2SPR_MCKOE_Msk
DECL|SPI_I2SPR_MCKOE_Pos|macro|SPI_I2SPR_MCKOE_Pos
DECL|SPI_I2SPR_MCKOE|macro|SPI_I2SPR_MCKOE
DECL|SPI_I2SPR_ODD_Msk|macro|SPI_I2SPR_ODD_Msk
DECL|SPI_I2SPR_ODD_Pos|macro|SPI_I2SPR_ODD_Pos
DECL|SPI_I2SPR_ODD|macro|SPI_I2SPR_ODD
DECL|SPI_I2S_FULLDUPLEX_SUPPORT|macro|SPI_I2S_FULLDUPLEX_SUPPORT
DECL|SPI_RXCRCR_RXCRC_Msk|macro|SPI_RXCRCR_RXCRC_Msk
DECL|SPI_RXCRCR_RXCRC_Pos|macro|SPI_RXCRCR_RXCRC_Pos
DECL|SPI_RXCRCR_RXCRC|macro|SPI_RXCRCR_RXCRC
DECL|SPI_SR_BSY_Msk|macro|SPI_SR_BSY_Msk
DECL|SPI_SR_BSY_Pos|macro|SPI_SR_BSY_Pos
DECL|SPI_SR_BSY|macro|SPI_SR_BSY
DECL|SPI_SR_CHSIDE_Msk|macro|SPI_SR_CHSIDE_Msk
DECL|SPI_SR_CHSIDE_Pos|macro|SPI_SR_CHSIDE_Pos
DECL|SPI_SR_CHSIDE|macro|SPI_SR_CHSIDE
DECL|SPI_SR_CRCERR_Msk|macro|SPI_SR_CRCERR_Msk
DECL|SPI_SR_CRCERR_Pos|macro|SPI_SR_CRCERR_Pos
DECL|SPI_SR_CRCERR|macro|SPI_SR_CRCERR
DECL|SPI_SR_FRE_Msk|macro|SPI_SR_FRE_Msk
DECL|SPI_SR_FRE_Pos|macro|SPI_SR_FRE_Pos
DECL|SPI_SR_FRE|macro|SPI_SR_FRE
DECL|SPI_SR_MODF_Msk|macro|SPI_SR_MODF_Msk
DECL|SPI_SR_MODF_Pos|macro|SPI_SR_MODF_Pos
DECL|SPI_SR_MODF|macro|SPI_SR_MODF
DECL|SPI_SR_OVR_Msk|macro|SPI_SR_OVR_Msk
DECL|SPI_SR_OVR_Pos|macro|SPI_SR_OVR_Pos
DECL|SPI_SR_OVR|macro|SPI_SR_OVR
DECL|SPI_SR_RXNE_Msk|macro|SPI_SR_RXNE_Msk
DECL|SPI_SR_RXNE_Pos|macro|SPI_SR_RXNE_Pos
DECL|SPI_SR_RXNE|macro|SPI_SR_RXNE
DECL|SPI_SR_TXE_Msk|macro|SPI_SR_TXE_Msk
DECL|SPI_SR_TXE_Pos|macro|SPI_SR_TXE_Pos
DECL|SPI_SR_TXE|macro|SPI_SR_TXE
DECL|SPI_SR_UDR_Msk|macro|SPI_SR_UDR_Msk
DECL|SPI_SR_UDR_Pos|macro|SPI_SR_UDR_Pos
DECL|SPI_SR_UDR|macro|SPI_SR_UDR
DECL|SPI_TXCRCR_TXCRC_Msk|macro|SPI_TXCRCR_TXCRC_Msk
DECL|SPI_TXCRCR_TXCRC_Pos|macro|SPI_TXCRCR_TXCRC_Pos
DECL|SPI_TXCRCR_TXCRC|macro|SPI_TXCRCR_TXCRC
DECL|SPI_TypeDef|typedef|} SPI_TypeDef;
DECL|SQR1|member|__IO uint32_t SQR1; /*!< ADC regular sequence register 1, Address offset: 0x2C */
DECL|SQR2|member|__IO uint32_t SQR2; /*!< ADC regular sequence register 2, Address offset: 0x30 */
DECL|SQR3|member|__IO uint32_t SQR3; /*!< ADC regular sequence register 3, Address offset: 0x34 */
DECL|SR1|member|__IO uint32_t SR1; /*!< I2C Status register 1, Address offset: 0x14 */
DECL|SR2|member|__IO uint32_t SR2; /*!< I2C Status register 2, Address offset: 0x18 */
DECL|SRAM1_BASE|macro|SRAM1_BASE
DECL|SRAM1_BB_BASE|macro|SRAM1_BB_BASE
DECL|SRAM2_BASE|macro|SRAM2_BASE
DECL|SRAM2_BB_BASE|macro|SRAM2_BB_BASE
DECL|SRAM3_BASE|macro|SRAM3_BASE
DECL|SRAM3_BB_BASE|macro|SRAM3_BB_BASE
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_BB_BASE|macro|SRAM_BB_BASE
DECL|SRCR|member|__IO uint32_t SRCR; /*!< LTDC Shadow Reload Configuration Register, Address offset: 0x24 */
DECL|SR|member|__IO uint32_t SR; /*!< ADC status register, Address offset: 0x00 */
DECL|SR|member|__IO uint32_t SR; /*!< CRYP status register, Address offset: 0x04 */
DECL|SR|member|__IO uint32_t SR; /*!< DAC status register, Address offset: 0x34 */
DECL|SR|member|__IO uint32_t SR; /*!< DCMI status register, Address offset: 0x04 */
DECL|SR|member|__IO uint32_t SR; /*!< FLASH status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< HASH status register, Address offset: 0x24 */
DECL|SR|member|__IO uint32_t SR; /*!< IWDG Status register, Address offset: 0x0C */
DECL|SR|member|__IO uint32_t SR; /*!< NAND Flash FIFO status and interrupt register, Address offset: 0x84 */
DECL|SR|member|__IO uint32_t SR; /*!< QUADSPI Status register, Address offset: 0x08 */
DECL|SR|member|__IO uint32_t SR; /*!< RNG status register, Address offset: 0x04 */
DECL|SR|member|__IO uint32_t SR; /*!< SAI block x status register, Address offset: 0x18 */
DECL|SR|member|__IO uint32_t SR; /*!< SPI status register, Address offset: 0x08 */
DECL|SR|member|__IO uint32_t SR; /*!< TIM status register, Address offset: 0x10 */
DECL|SR|member|__IO uint32_t SR; /*!< USART Status register, Address offset: 0x00 */
DECL|SR|member|__IO uint32_t SR; /*!< WWDG Status register, Address offset: 0x08 */
DECL|SSCGR|member|__IO uint32_t SSCGR; /*!< RCC spread spectrum clock generation register, Address offset: 0x80 */
DECL|SSCR|member|__IO uint32_t SSCR; /*!< LTDC Synchronization Size Configuration Register, Address offset: 0x08 */
DECL|SSR|member|__IO uint32_t SSR; /*!< RTC sub second register, Address offset: 0x28 */
DECL|STA|member|__IO const uint32_t STA; /*!< SDIO status register, Address offset: 0x34 */
DECL|STR|member|__IO uint32_t STR; /*!< HASH start register, Address offset: 0x08 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /*!< 11 Cortex-M4 SV Call Interrupt */
DECL|SWIER|member|__IO uint32_t SWIER; /*!< EXTI Software interrupt event register, Address offset: 0x10 */
DECL|SWTRIGR|member|__IO uint32_t SWTRIGR; /*!< DAC software trigger register, Address offset: 0x04 */
DECL|SYSCFG_BASE|macro|SYSCFG_BASE
DECL|SYSCFG_CMPCR_CMP_PD_Msk|macro|SYSCFG_CMPCR_CMP_PD_Msk
DECL|SYSCFG_CMPCR_CMP_PD_Pos|macro|SYSCFG_CMPCR_CMP_PD_Pos
DECL|SYSCFG_CMPCR_CMP_PD|macro|SYSCFG_CMPCR_CMP_PD
DECL|SYSCFG_CMPCR_READY_Msk|macro|SYSCFG_CMPCR_READY_Msk
DECL|SYSCFG_CMPCR_READY_Pos|macro|SYSCFG_CMPCR_READY_Pos
DECL|SYSCFG_CMPCR_READY|macro|SYSCFG_CMPCR_READY
DECL|SYSCFG_EXTICR1_EXTI0_Msk|macro|SYSCFG_EXTICR1_EXTI0_Msk
DECL|SYSCFG_EXTICR1_EXTI0_PA|macro|SYSCFG_EXTICR1_EXTI0_PA
DECL|SYSCFG_EXTICR1_EXTI0_PB|macro|SYSCFG_EXTICR1_EXTI0_PB
DECL|SYSCFG_EXTICR1_EXTI0_PC|macro|SYSCFG_EXTICR1_EXTI0_PC
DECL|SYSCFG_EXTICR1_EXTI0_PD|macro|SYSCFG_EXTICR1_EXTI0_PD
DECL|SYSCFG_EXTICR1_EXTI0_PE|macro|SYSCFG_EXTICR1_EXTI0_PE
DECL|SYSCFG_EXTICR1_EXTI0_PF|macro|SYSCFG_EXTICR1_EXTI0_PF
DECL|SYSCFG_EXTICR1_EXTI0_PG|macro|SYSCFG_EXTICR1_EXTI0_PG
DECL|SYSCFG_EXTICR1_EXTI0_PH|macro|SYSCFG_EXTICR1_EXTI0_PH
DECL|SYSCFG_EXTICR1_EXTI0_PI|macro|SYSCFG_EXTICR1_EXTI0_PI
DECL|SYSCFG_EXTICR1_EXTI0_PJ|macro|SYSCFG_EXTICR1_EXTI0_PJ
DECL|SYSCFG_EXTICR1_EXTI0_PK|macro|SYSCFG_EXTICR1_EXTI0_PK
DECL|SYSCFG_EXTICR1_EXTI0_Pos|macro|SYSCFG_EXTICR1_EXTI0_Pos
DECL|SYSCFG_EXTICR1_EXTI0|macro|SYSCFG_EXTICR1_EXTI0
DECL|SYSCFG_EXTICR1_EXTI1_Msk|macro|SYSCFG_EXTICR1_EXTI1_Msk
DECL|SYSCFG_EXTICR1_EXTI1_PA|macro|SYSCFG_EXTICR1_EXTI1_PA
DECL|SYSCFG_EXTICR1_EXTI1_PB|macro|SYSCFG_EXTICR1_EXTI1_PB
DECL|SYSCFG_EXTICR1_EXTI1_PC|macro|SYSCFG_EXTICR1_EXTI1_PC
DECL|SYSCFG_EXTICR1_EXTI1_PD|macro|SYSCFG_EXTICR1_EXTI1_PD
DECL|SYSCFG_EXTICR1_EXTI1_PE|macro|SYSCFG_EXTICR1_EXTI1_PE
DECL|SYSCFG_EXTICR1_EXTI1_PF|macro|SYSCFG_EXTICR1_EXTI1_PF
DECL|SYSCFG_EXTICR1_EXTI1_PG|macro|SYSCFG_EXTICR1_EXTI1_PG
DECL|SYSCFG_EXTICR1_EXTI1_PH|macro|SYSCFG_EXTICR1_EXTI1_PH
DECL|SYSCFG_EXTICR1_EXTI1_PI|macro|SYSCFG_EXTICR1_EXTI1_PI
DECL|SYSCFG_EXTICR1_EXTI1_PJ|macro|SYSCFG_EXTICR1_EXTI1_PJ
DECL|SYSCFG_EXTICR1_EXTI1_PK|macro|SYSCFG_EXTICR1_EXTI1_PK
DECL|SYSCFG_EXTICR1_EXTI1_Pos|macro|SYSCFG_EXTICR1_EXTI1_Pos
DECL|SYSCFG_EXTICR1_EXTI1|macro|SYSCFG_EXTICR1_EXTI1
DECL|SYSCFG_EXTICR1_EXTI2_Msk|macro|SYSCFG_EXTICR1_EXTI2_Msk
DECL|SYSCFG_EXTICR1_EXTI2_PA|macro|SYSCFG_EXTICR1_EXTI2_PA
DECL|SYSCFG_EXTICR1_EXTI2_PB|macro|SYSCFG_EXTICR1_EXTI2_PB
DECL|SYSCFG_EXTICR1_EXTI2_PC|macro|SYSCFG_EXTICR1_EXTI2_PC
DECL|SYSCFG_EXTICR1_EXTI2_PD|macro|SYSCFG_EXTICR1_EXTI2_PD
DECL|SYSCFG_EXTICR1_EXTI2_PE|macro|SYSCFG_EXTICR1_EXTI2_PE
DECL|SYSCFG_EXTICR1_EXTI2_PF|macro|SYSCFG_EXTICR1_EXTI2_PF
DECL|SYSCFG_EXTICR1_EXTI2_PG|macro|SYSCFG_EXTICR1_EXTI2_PG
DECL|SYSCFG_EXTICR1_EXTI2_PH|macro|SYSCFG_EXTICR1_EXTI2_PH
DECL|SYSCFG_EXTICR1_EXTI2_PI|macro|SYSCFG_EXTICR1_EXTI2_PI
DECL|SYSCFG_EXTICR1_EXTI2_PJ|macro|SYSCFG_EXTICR1_EXTI2_PJ
DECL|SYSCFG_EXTICR1_EXTI2_PK|macro|SYSCFG_EXTICR1_EXTI2_PK
DECL|SYSCFG_EXTICR1_EXTI2_Pos|macro|SYSCFG_EXTICR1_EXTI2_Pos
DECL|SYSCFG_EXTICR1_EXTI2|macro|SYSCFG_EXTICR1_EXTI2
DECL|SYSCFG_EXTICR1_EXTI3_Msk|macro|SYSCFG_EXTICR1_EXTI3_Msk
DECL|SYSCFG_EXTICR1_EXTI3_PA|macro|SYSCFG_EXTICR1_EXTI3_PA
DECL|SYSCFG_EXTICR1_EXTI3_PB|macro|SYSCFG_EXTICR1_EXTI3_PB
DECL|SYSCFG_EXTICR1_EXTI3_PC|macro|SYSCFG_EXTICR1_EXTI3_PC
DECL|SYSCFG_EXTICR1_EXTI3_PD|macro|SYSCFG_EXTICR1_EXTI3_PD
DECL|SYSCFG_EXTICR1_EXTI3_PE|macro|SYSCFG_EXTICR1_EXTI3_PE
DECL|SYSCFG_EXTICR1_EXTI3_PF|macro|SYSCFG_EXTICR1_EXTI3_PF
DECL|SYSCFG_EXTICR1_EXTI3_PG|macro|SYSCFG_EXTICR1_EXTI3_PG
DECL|SYSCFG_EXTICR1_EXTI3_PH|macro|SYSCFG_EXTICR1_EXTI3_PH
DECL|SYSCFG_EXTICR1_EXTI3_PI|macro|SYSCFG_EXTICR1_EXTI3_PI
DECL|SYSCFG_EXTICR1_EXTI3_PJ|macro|SYSCFG_EXTICR1_EXTI3_PJ
DECL|SYSCFG_EXTICR1_EXTI3_PK|macro|SYSCFG_EXTICR1_EXTI3_PK
DECL|SYSCFG_EXTICR1_EXTI3_Pos|macro|SYSCFG_EXTICR1_EXTI3_Pos
DECL|SYSCFG_EXTICR1_EXTI3|macro|SYSCFG_EXTICR1_EXTI3
DECL|SYSCFG_EXTICR2_EXTI4_Msk|macro|SYSCFG_EXTICR2_EXTI4_Msk
DECL|SYSCFG_EXTICR2_EXTI4_PA|macro|SYSCFG_EXTICR2_EXTI4_PA
DECL|SYSCFG_EXTICR2_EXTI4_PB|macro|SYSCFG_EXTICR2_EXTI4_PB
DECL|SYSCFG_EXTICR2_EXTI4_PC|macro|SYSCFG_EXTICR2_EXTI4_PC
DECL|SYSCFG_EXTICR2_EXTI4_PD|macro|SYSCFG_EXTICR2_EXTI4_PD
DECL|SYSCFG_EXTICR2_EXTI4_PE|macro|SYSCFG_EXTICR2_EXTI4_PE
DECL|SYSCFG_EXTICR2_EXTI4_PF|macro|SYSCFG_EXTICR2_EXTI4_PF
DECL|SYSCFG_EXTICR2_EXTI4_PG|macro|SYSCFG_EXTICR2_EXTI4_PG
DECL|SYSCFG_EXTICR2_EXTI4_PH|macro|SYSCFG_EXTICR2_EXTI4_PH
DECL|SYSCFG_EXTICR2_EXTI4_PI|macro|SYSCFG_EXTICR2_EXTI4_PI
DECL|SYSCFG_EXTICR2_EXTI4_PJ|macro|SYSCFG_EXTICR2_EXTI4_PJ
DECL|SYSCFG_EXTICR2_EXTI4_PK|macro|SYSCFG_EXTICR2_EXTI4_PK
DECL|SYSCFG_EXTICR2_EXTI4_Pos|macro|SYSCFG_EXTICR2_EXTI4_Pos
DECL|SYSCFG_EXTICR2_EXTI4|macro|SYSCFG_EXTICR2_EXTI4
DECL|SYSCFG_EXTICR2_EXTI5_Msk|macro|SYSCFG_EXTICR2_EXTI5_Msk
DECL|SYSCFG_EXTICR2_EXTI5_PA|macro|SYSCFG_EXTICR2_EXTI5_PA
DECL|SYSCFG_EXTICR2_EXTI5_PB|macro|SYSCFG_EXTICR2_EXTI5_PB
DECL|SYSCFG_EXTICR2_EXTI5_PC|macro|SYSCFG_EXTICR2_EXTI5_PC
DECL|SYSCFG_EXTICR2_EXTI5_PD|macro|SYSCFG_EXTICR2_EXTI5_PD
DECL|SYSCFG_EXTICR2_EXTI5_PE|macro|SYSCFG_EXTICR2_EXTI5_PE
DECL|SYSCFG_EXTICR2_EXTI5_PF|macro|SYSCFG_EXTICR2_EXTI5_PF
DECL|SYSCFG_EXTICR2_EXTI5_PG|macro|SYSCFG_EXTICR2_EXTI5_PG
DECL|SYSCFG_EXTICR2_EXTI5_PH|macro|SYSCFG_EXTICR2_EXTI5_PH
DECL|SYSCFG_EXTICR2_EXTI5_PI|macro|SYSCFG_EXTICR2_EXTI5_PI
DECL|SYSCFG_EXTICR2_EXTI5_PJ|macro|SYSCFG_EXTICR2_EXTI5_PJ
DECL|SYSCFG_EXTICR2_EXTI5_PK|macro|SYSCFG_EXTICR2_EXTI5_PK
DECL|SYSCFG_EXTICR2_EXTI5_Pos|macro|SYSCFG_EXTICR2_EXTI5_Pos
DECL|SYSCFG_EXTICR2_EXTI5|macro|SYSCFG_EXTICR2_EXTI5
DECL|SYSCFG_EXTICR2_EXTI6_Msk|macro|SYSCFG_EXTICR2_EXTI6_Msk
DECL|SYSCFG_EXTICR2_EXTI6_PA|macro|SYSCFG_EXTICR2_EXTI6_PA
DECL|SYSCFG_EXTICR2_EXTI6_PB|macro|SYSCFG_EXTICR2_EXTI6_PB
DECL|SYSCFG_EXTICR2_EXTI6_PC|macro|SYSCFG_EXTICR2_EXTI6_PC
DECL|SYSCFG_EXTICR2_EXTI6_PD|macro|SYSCFG_EXTICR2_EXTI6_PD
DECL|SYSCFG_EXTICR2_EXTI6_PE|macro|SYSCFG_EXTICR2_EXTI6_PE
DECL|SYSCFG_EXTICR2_EXTI6_PF|macro|SYSCFG_EXTICR2_EXTI6_PF
DECL|SYSCFG_EXTICR2_EXTI6_PG|macro|SYSCFG_EXTICR2_EXTI6_PG
DECL|SYSCFG_EXTICR2_EXTI6_PH|macro|SYSCFG_EXTICR2_EXTI6_PH
DECL|SYSCFG_EXTICR2_EXTI6_PI|macro|SYSCFG_EXTICR2_EXTI6_PI
DECL|SYSCFG_EXTICR2_EXTI6_PJ|macro|SYSCFG_EXTICR2_EXTI6_PJ
DECL|SYSCFG_EXTICR2_EXTI6_PK|macro|SYSCFG_EXTICR2_EXTI6_PK
DECL|SYSCFG_EXTICR2_EXTI6_Pos|macro|SYSCFG_EXTICR2_EXTI6_Pos
DECL|SYSCFG_EXTICR2_EXTI6|macro|SYSCFG_EXTICR2_EXTI6
DECL|SYSCFG_EXTICR2_EXTI7_Msk|macro|SYSCFG_EXTICR2_EXTI7_Msk
DECL|SYSCFG_EXTICR2_EXTI7_PA|macro|SYSCFG_EXTICR2_EXTI7_PA
DECL|SYSCFG_EXTICR2_EXTI7_PB|macro|SYSCFG_EXTICR2_EXTI7_PB
DECL|SYSCFG_EXTICR2_EXTI7_PC|macro|SYSCFG_EXTICR2_EXTI7_PC
DECL|SYSCFG_EXTICR2_EXTI7_PD|macro|SYSCFG_EXTICR2_EXTI7_PD
DECL|SYSCFG_EXTICR2_EXTI7_PE|macro|SYSCFG_EXTICR2_EXTI7_PE
DECL|SYSCFG_EXTICR2_EXTI7_PF|macro|SYSCFG_EXTICR2_EXTI7_PF
DECL|SYSCFG_EXTICR2_EXTI7_PG|macro|SYSCFG_EXTICR2_EXTI7_PG
DECL|SYSCFG_EXTICR2_EXTI7_PH|macro|SYSCFG_EXTICR2_EXTI7_PH
DECL|SYSCFG_EXTICR2_EXTI7_PI|macro|SYSCFG_EXTICR2_EXTI7_PI
DECL|SYSCFG_EXTICR2_EXTI7_PJ|macro|SYSCFG_EXTICR2_EXTI7_PJ
DECL|SYSCFG_EXTICR2_EXTI7_PK|macro|SYSCFG_EXTICR2_EXTI7_PK
DECL|SYSCFG_EXTICR2_EXTI7_Pos|macro|SYSCFG_EXTICR2_EXTI7_Pos
DECL|SYSCFG_EXTICR2_EXTI7|macro|SYSCFG_EXTICR2_EXTI7
DECL|SYSCFG_EXTICR3_EXTI10_Msk|macro|SYSCFG_EXTICR3_EXTI10_Msk
DECL|SYSCFG_EXTICR3_EXTI10_PA|macro|SYSCFG_EXTICR3_EXTI10_PA
DECL|SYSCFG_EXTICR3_EXTI10_PB|macro|SYSCFG_EXTICR3_EXTI10_PB
DECL|SYSCFG_EXTICR3_EXTI10_PC|macro|SYSCFG_EXTICR3_EXTI10_PC
DECL|SYSCFG_EXTICR3_EXTI10_PD|macro|SYSCFG_EXTICR3_EXTI10_PD
DECL|SYSCFG_EXTICR3_EXTI10_PE|macro|SYSCFG_EXTICR3_EXTI10_PE
DECL|SYSCFG_EXTICR3_EXTI10_PF|macro|SYSCFG_EXTICR3_EXTI10_PF
DECL|SYSCFG_EXTICR3_EXTI10_PG|macro|SYSCFG_EXTICR3_EXTI10_PG
DECL|SYSCFG_EXTICR3_EXTI10_PH|macro|SYSCFG_EXTICR3_EXTI10_PH
DECL|SYSCFG_EXTICR3_EXTI10_PI|macro|SYSCFG_EXTICR3_EXTI10_PI
DECL|SYSCFG_EXTICR3_EXTI10_PJ|macro|SYSCFG_EXTICR3_EXTI10_PJ
DECL|SYSCFG_EXTICR3_EXTI10_Pos|macro|SYSCFG_EXTICR3_EXTI10_Pos
DECL|SYSCFG_EXTICR3_EXTI10|macro|SYSCFG_EXTICR3_EXTI10
DECL|SYSCFG_EXTICR3_EXTI11_Msk|macro|SYSCFG_EXTICR3_EXTI11_Msk
DECL|SYSCFG_EXTICR3_EXTI11_PA|macro|SYSCFG_EXTICR3_EXTI11_PA
DECL|SYSCFG_EXTICR3_EXTI11_PB|macro|SYSCFG_EXTICR3_EXTI11_PB
DECL|SYSCFG_EXTICR3_EXTI11_PC|macro|SYSCFG_EXTICR3_EXTI11_PC
DECL|SYSCFG_EXTICR3_EXTI11_PD|macro|SYSCFG_EXTICR3_EXTI11_PD
DECL|SYSCFG_EXTICR3_EXTI11_PE|macro|SYSCFG_EXTICR3_EXTI11_PE
DECL|SYSCFG_EXTICR3_EXTI11_PF|macro|SYSCFG_EXTICR3_EXTI11_PF
DECL|SYSCFG_EXTICR3_EXTI11_PG|macro|SYSCFG_EXTICR3_EXTI11_PG
DECL|SYSCFG_EXTICR3_EXTI11_PH|macro|SYSCFG_EXTICR3_EXTI11_PH
DECL|SYSCFG_EXTICR3_EXTI11_PI|macro|SYSCFG_EXTICR3_EXTI11_PI
DECL|SYSCFG_EXTICR3_EXTI11_PJ|macro|SYSCFG_EXTICR3_EXTI11_PJ
DECL|SYSCFG_EXTICR3_EXTI11_Pos|macro|SYSCFG_EXTICR3_EXTI11_Pos
DECL|SYSCFG_EXTICR3_EXTI11|macro|SYSCFG_EXTICR3_EXTI11
DECL|SYSCFG_EXTICR3_EXTI8_Msk|macro|SYSCFG_EXTICR3_EXTI8_Msk
DECL|SYSCFG_EXTICR3_EXTI8_PA|macro|SYSCFG_EXTICR3_EXTI8_PA
DECL|SYSCFG_EXTICR3_EXTI8_PB|macro|SYSCFG_EXTICR3_EXTI8_PB
DECL|SYSCFG_EXTICR3_EXTI8_PC|macro|SYSCFG_EXTICR3_EXTI8_PC
DECL|SYSCFG_EXTICR3_EXTI8_PD|macro|SYSCFG_EXTICR3_EXTI8_PD
DECL|SYSCFG_EXTICR3_EXTI8_PE|macro|SYSCFG_EXTICR3_EXTI8_PE
DECL|SYSCFG_EXTICR3_EXTI8_PF|macro|SYSCFG_EXTICR3_EXTI8_PF
DECL|SYSCFG_EXTICR3_EXTI8_PG|macro|SYSCFG_EXTICR3_EXTI8_PG
DECL|SYSCFG_EXTICR3_EXTI8_PH|macro|SYSCFG_EXTICR3_EXTI8_PH
DECL|SYSCFG_EXTICR3_EXTI8_PI|macro|SYSCFG_EXTICR3_EXTI8_PI
DECL|SYSCFG_EXTICR3_EXTI8_PJ|macro|SYSCFG_EXTICR3_EXTI8_PJ
DECL|SYSCFG_EXTICR3_EXTI8_Pos|macro|SYSCFG_EXTICR3_EXTI8_Pos
DECL|SYSCFG_EXTICR3_EXTI8|macro|SYSCFG_EXTICR3_EXTI8
DECL|SYSCFG_EXTICR3_EXTI9_Msk|macro|SYSCFG_EXTICR3_EXTI9_Msk
DECL|SYSCFG_EXTICR3_EXTI9_PA|macro|SYSCFG_EXTICR3_EXTI9_PA
DECL|SYSCFG_EXTICR3_EXTI9_PB|macro|SYSCFG_EXTICR3_EXTI9_PB
DECL|SYSCFG_EXTICR3_EXTI9_PC|macro|SYSCFG_EXTICR3_EXTI9_PC
DECL|SYSCFG_EXTICR3_EXTI9_PD|macro|SYSCFG_EXTICR3_EXTI9_PD
DECL|SYSCFG_EXTICR3_EXTI9_PE|macro|SYSCFG_EXTICR3_EXTI9_PE
DECL|SYSCFG_EXTICR3_EXTI9_PF|macro|SYSCFG_EXTICR3_EXTI9_PF
DECL|SYSCFG_EXTICR3_EXTI9_PG|macro|SYSCFG_EXTICR3_EXTI9_PG
DECL|SYSCFG_EXTICR3_EXTI9_PH|macro|SYSCFG_EXTICR3_EXTI9_PH
DECL|SYSCFG_EXTICR3_EXTI9_PI|macro|SYSCFG_EXTICR3_EXTI9_PI
DECL|SYSCFG_EXTICR3_EXTI9_PJ|macro|SYSCFG_EXTICR3_EXTI9_PJ
DECL|SYSCFG_EXTICR3_EXTI9_Pos|macro|SYSCFG_EXTICR3_EXTI9_Pos
DECL|SYSCFG_EXTICR3_EXTI9|macro|SYSCFG_EXTICR3_EXTI9
DECL|SYSCFG_EXTICR4_EXTI12_Msk|macro|SYSCFG_EXTICR4_EXTI12_Msk
DECL|SYSCFG_EXTICR4_EXTI12_PA|macro|SYSCFG_EXTICR4_EXTI12_PA
DECL|SYSCFG_EXTICR4_EXTI12_PB|macro|SYSCFG_EXTICR4_EXTI12_PB
DECL|SYSCFG_EXTICR4_EXTI12_PC|macro|SYSCFG_EXTICR4_EXTI12_PC
DECL|SYSCFG_EXTICR4_EXTI12_PD|macro|SYSCFG_EXTICR4_EXTI12_PD
DECL|SYSCFG_EXTICR4_EXTI12_PE|macro|SYSCFG_EXTICR4_EXTI12_PE
DECL|SYSCFG_EXTICR4_EXTI12_PF|macro|SYSCFG_EXTICR4_EXTI12_PF
DECL|SYSCFG_EXTICR4_EXTI12_PG|macro|SYSCFG_EXTICR4_EXTI12_PG
DECL|SYSCFG_EXTICR4_EXTI12_PH|macro|SYSCFG_EXTICR4_EXTI12_PH
DECL|SYSCFG_EXTICR4_EXTI12_PI|macro|SYSCFG_EXTICR4_EXTI12_PI
DECL|SYSCFG_EXTICR4_EXTI12_PJ|macro|SYSCFG_EXTICR4_EXTI12_PJ
DECL|SYSCFG_EXTICR4_EXTI12_Pos|macro|SYSCFG_EXTICR4_EXTI12_Pos
DECL|SYSCFG_EXTICR4_EXTI12|macro|SYSCFG_EXTICR4_EXTI12
DECL|SYSCFG_EXTICR4_EXTI13_Msk|macro|SYSCFG_EXTICR4_EXTI13_Msk
DECL|SYSCFG_EXTICR4_EXTI13_PA|macro|SYSCFG_EXTICR4_EXTI13_PA
DECL|SYSCFG_EXTICR4_EXTI13_PB|macro|SYSCFG_EXTICR4_EXTI13_PB
DECL|SYSCFG_EXTICR4_EXTI13_PC|macro|SYSCFG_EXTICR4_EXTI13_PC
DECL|SYSCFG_EXTICR4_EXTI13_PD|macro|SYSCFG_EXTICR4_EXTI13_PD
DECL|SYSCFG_EXTICR4_EXTI13_PE|macro|SYSCFG_EXTICR4_EXTI13_PE
DECL|SYSCFG_EXTICR4_EXTI13_PF|macro|SYSCFG_EXTICR4_EXTI13_PF
DECL|SYSCFG_EXTICR4_EXTI13_PG|macro|SYSCFG_EXTICR4_EXTI13_PG
DECL|SYSCFG_EXTICR4_EXTI13_PH|macro|SYSCFG_EXTICR4_EXTI13_PH
DECL|SYSCFG_EXTICR4_EXTI13_PI|macro|SYSCFG_EXTICR4_EXTI13_PI
DECL|SYSCFG_EXTICR4_EXTI13_PJ|macro|SYSCFG_EXTICR4_EXTI13_PJ
DECL|SYSCFG_EXTICR4_EXTI13_Pos|macro|SYSCFG_EXTICR4_EXTI13_Pos
DECL|SYSCFG_EXTICR4_EXTI13|macro|SYSCFG_EXTICR4_EXTI13
DECL|SYSCFG_EXTICR4_EXTI14_Msk|macro|SYSCFG_EXTICR4_EXTI14_Msk
DECL|SYSCFG_EXTICR4_EXTI14_PA|macro|SYSCFG_EXTICR4_EXTI14_PA
DECL|SYSCFG_EXTICR4_EXTI14_PB|macro|SYSCFG_EXTICR4_EXTI14_PB
DECL|SYSCFG_EXTICR4_EXTI14_PC|macro|SYSCFG_EXTICR4_EXTI14_PC
DECL|SYSCFG_EXTICR4_EXTI14_PD|macro|SYSCFG_EXTICR4_EXTI14_PD
DECL|SYSCFG_EXTICR4_EXTI14_PE|macro|SYSCFG_EXTICR4_EXTI14_PE
DECL|SYSCFG_EXTICR4_EXTI14_PF|macro|SYSCFG_EXTICR4_EXTI14_PF
DECL|SYSCFG_EXTICR4_EXTI14_PG|macro|SYSCFG_EXTICR4_EXTI14_PG
DECL|SYSCFG_EXTICR4_EXTI14_PH|macro|SYSCFG_EXTICR4_EXTI14_PH
DECL|SYSCFG_EXTICR4_EXTI14_PI|macro|SYSCFG_EXTICR4_EXTI14_PI
DECL|SYSCFG_EXTICR4_EXTI14_PJ|macro|SYSCFG_EXTICR4_EXTI14_PJ
DECL|SYSCFG_EXTICR4_EXTI14_Pos|macro|SYSCFG_EXTICR4_EXTI14_Pos
DECL|SYSCFG_EXTICR4_EXTI14|macro|SYSCFG_EXTICR4_EXTI14
DECL|SYSCFG_EXTICR4_EXTI15_Msk|macro|SYSCFG_EXTICR4_EXTI15_Msk
DECL|SYSCFG_EXTICR4_EXTI15_PA|macro|SYSCFG_EXTICR4_EXTI15_PA
DECL|SYSCFG_EXTICR4_EXTI15_PB|macro|SYSCFG_EXTICR4_EXTI15_PB
DECL|SYSCFG_EXTICR4_EXTI15_PC|macro|SYSCFG_EXTICR4_EXTI15_PC
DECL|SYSCFG_EXTICR4_EXTI15_PD|macro|SYSCFG_EXTICR4_EXTI15_PD
DECL|SYSCFG_EXTICR4_EXTI15_PE|macro|SYSCFG_EXTICR4_EXTI15_PE
DECL|SYSCFG_EXTICR4_EXTI15_PF|macro|SYSCFG_EXTICR4_EXTI15_PF
DECL|SYSCFG_EXTICR4_EXTI15_PG|macro|SYSCFG_EXTICR4_EXTI15_PG
DECL|SYSCFG_EXTICR4_EXTI15_PH|macro|SYSCFG_EXTICR4_EXTI15_PH
DECL|SYSCFG_EXTICR4_EXTI15_PI|macro|SYSCFG_EXTICR4_EXTI15_PI
DECL|SYSCFG_EXTICR4_EXTI15_PJ|macro|SYSCFG_EXTICR4_EXTI15_PJ
DECL|SYSCFG_EXTICR4_EXTI15_Pos|macro|SYSCFG_EXTICR4_EXTI15_Pos
DECL|SYSCFG_EXTICR4_EXTI15|macro|SYSCFG_EXTICR4_EXTI15
DECL|SYSCFG_MEMRMP_MEM_MODE_0|macro|SYSCFG_MEMRMP_MEM_MODE_0
DECL|SYSCFG_MEMRMP_MEM_MODE_1|macro|SYSCFG_MEMRMP_MEM_MODE_1
DECL|SYSCFG_MEMRMP_MEM_MODE_2|macro|SYSCFG_MEMRMP_MEM_MODE_2
DECL|SYSCFG_MEMRMP_MEM_MODE_Msk|macro|SYSCFG_MEMRMP_MEM_MODE_Msk
DECL|SYSCFG_MEMRMP_MEM_MODE_Pos|macro|SYSCFG_MEMRMP_MEM_MODE_Pos
DECL|SYSCFG_MEMRMP_MEM_MODE|macro|SYSCFG_MEMRMP_MEM_MODE
DECL|SYSCFG_MEMRMP_SWP_FMC_0|macro|SYSCFG_MEMRMP_SWP_FMC_0
DECL|SYSCFG_MEMRMP_SWP_FMC_Msk|macro|SYSCFG_MEMRMP_SWP_FMC_Msk
DECL|SYSCFG_MEMRMP_SWP_FMC_Pos|macro|SYSCFG_MEMRMP_SWP_FMC_Pos
DECL|SYSCFG_MEMRMP_SWP_FMC|macro|SYSCFG_MEMRMP_SWP_FMC
DECL|SYSCFG_MEMRMP_UFB_MODE_Msk|macro|SYSCFG_MEMRMP_UFB_MODE_Msk
DECL|SYSCFG_MEMRMP_UFB_MODE_Pos|macro|SYSCFG_MEMRMP_UFB_MODE_Pos
DECL|SYSCFG_MEMRMP_UFB_MODE|macro|SYSCFG_MEMRMP_UFB_MODE
DECL|SYSCFG_PMC_ADC1DC2_Msk|macro|SYSCFG_PMC_ADC1DC2_Msk
DECL|SYSCFG_PMC_ADC1DC2_Pos|macro|SYSCFG_PMC_ADC1DC2_Pos
DECL|SYSCFG_PMC_ADC1DC2|macro|SYSCFG_PMC_ADC1DC2
DECL|SYSCFG_PMC_ADC2DC2_Msk|macro|SYSCFG_PMC_ADC2DC2_Msk
DECL|SYSCFG_PMC_ADC2DC2_Pos|macro|SYSCFG_PMC_ADC2DC2_Pos
DECL|SYSCFG_PMC_ADC2DC2|macro|SYSCFG_PMC_ADC2DC2
DECL|SYSCFG_PMC_ADC3DC2_Msk|macro|SYSCFG_PMC_ADC3DC2_Msk
DECL|SYSCFG_PMC_ADC3DC2_Pos|macro|SYSCFG_PMC_ADC3DC2_Pos
DECL|SYSCFG_PMC_ADC3DC2|macro|SYSCFG_PMC_ADC3DC2
DECL|SYSCFG_PMC_ADCxDC2_Msk|macro|SYSCFG_PMC_ADCxDC2_Msk
DECL|SYSCFG_PMC_ADCxDC2_Pos|macro|SYSCFG_PMC_ADCxDC2_Pos
DECL|SYSCFG_PMC_ADCxDC2|macro|SYSCFG_PMC_ADCxDC2
DECL|SYSCFG_PMC_MII_RMII_SEL_Msk|macro|SYSCFG_PMC_MII_RMII_SEL_Msk
DECL|SYSCFG_PMC_MII_RMII_SEL_Pos|macro|SYSCFG_PMC_MII_RMII_SEL_Pos
DECL|SYSCFG_PMC_MII_RMII_SEL|macro|SYSCFG_PMC_MII_RMII_SEL
DECL|SYSCFG_SWP_FMC|macro|SYSCFG_SWP_FMC
DECL|SYSCFG_TypeDef|typedef|} SYSCFG_TypeDef;
DECL|SYSCFG|macro|SYSCFG
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /*!< 15 Cortex-M4 System Tick Interrupt */
DECL|TAFCR|member|__IO uint32_t TAFCR; /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
DECL|TAMP_STAMP_IRQn|enumerator|TAMP_STAMP_IRQn = 2, /*!< Tamper and TimeStamp interrupts through the EXTI line */
DECL|TCCR|member|__IO uint32_t TCCR[6]; /*!< DSI Host Timeout Counter Configuration Register, Address offset: 0x78-0x8F */
DECL|TDCCR|member|__IO uint32_t TDCCR; /*!< DSI Host 3D Current Configuration Register, Address offset: 0x190 */
DECL|TDCR|member|__IO uint32_t TDCR; /*!< DSI Host 3D Configuration Register, Address offset: 0x90 */
DECL|TDHR|member|__IO uint32_t TDHR; /*!< CAN mailbox data high register */
DECL|TDLR|member|__IO uint32_t TDLR; /*!< CAN mailbox data low register */
DECL|TDTR|member|__IO uint32_t TDTR; /*!< CAN mailbox data length control and time stamp register */
DECL|TIM10_BASE|macro|TIM10_BASE
DECL|TIM10|macro|TIM10
DECL|TIM11_BASE|macro|TIM11_BASE
DECL|TIM11|macro|TIM11
DECL|TIM12_BASE|macro|TIM12_BASE
DECL|TIM12|macro|TIM12
DECL|TIM13_BASE|macro|TIM13_BASE
DECL|TIM13|macro|TIM13
DECL|TIM14_BASE|macro|TIM14_BASE
DECL|TIM14|macro|TIM14
DECL|TIM1_BASE|macro|TIM1_BASE
DECL|TIM1_BRK_TIM9_IRQn|enumerator|TIM1_BRK_TIM9_IRQn = 24, /*!< TIM1 Break interrupt and TIM9 global interrupt */
DECL|TIM1_CC_IRQn|enumerator|TIM1_CC_IRQn = 27, /*!< TIM1 Capture Compare Interrupt */
DECL|TIM1_TRG_COM_TIM11_IRQn|enumerator|TIM1_TRG_COM_TIM11_IRQn = 26, /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
DECL|TIM1_UP_TIM10_IRQn|enumerator|TIM1_UP_TIM10_IRQn = 25, /*!< TIM1 Update Interrupt and TIM10 global interrupt */
DECL|TIM1|macro|TIM1
DECL|TIM2_BASE|macro|TIM2_BASE
DECL|TIM2_IRQn|enumerator|TIM2_IRQn = 28, /*!< TIM2 global Interrupt */
DECL|TIM2|macro|TIM2
DECL|TIM3_BASE|macro|TIM3_BASE
DECL|TIM3_IRQn|enumerator|TIM3_IRQn = 29, /*!< TIM3 global Interrupt */
DECL|TIM3|macro|TIM3
DECL|TIM4_BASE|macro|TIM4_BASE
DECL|TIM4_IRQn|enumerator|TIM4_IRQn = 30, /*!< TIM4 global Interrupt */
DECL|TIM4|macro|TIM4
DECL|TIM5_BASE|macro|TIM5_BASE
DECL|TIM5_IRQn|enumerator|TIM5_IRQn = 50, /*!< TIM5 global Interrupt */
DECL|TIM5|macro|TIM5
DECL|TIM6_BASE|macro|TIM6_BASE
DECL|TIM6_DAC_IRQn|enumerator|TIM6_DAC_IRQn = 54, /*!< TIM6 global and DAC1&2 underrun error interrupts */
DECL|TIM6|macro|TIM6
DECL|TIM7_BASE|macro|TIM7_BASE
DECL|TIM7_IRQn|enumerator|TIM7_IRQn = 55, /*!< TIM7 global interrupt */
DECL|TIM7|macro|TIM7
DECL|TIM8_BASE|macro|TIM8_BASE
DECL|TIM8_BRK_TIM12_IRQn|enumerator|TIM8_BRK_TIM12_IRQn = 43, /*!< TIM8 Break Interrupt and TIM12 global interrupt */
DECL|TIM8_CC_IRQn|enumerator|TIM8_CC_IRQn = 46, /*!< TIM8 Capture Compare global interrupt */
DECL|TIM8_TRG_COM_TIM14_IRQn|enumerator|TIM8_TRG_COM_TIM14_IRQn = 45, /*!< TIM8 Trigger and Commutation Interrupt and TIM14 global interrupt */
DECL|TIM8_UP_TIM13_IRQn|enumerator|TIM8_UP_TIM13_IRQn = 44, /*!< TIM8 Update Interrupt and TIM13 global interrupt */
DECL|TIM8|macro|TIM8
DECL|TIM9_BASE|macro|TIM9_BASE
DECL|TIM9|macro|TIM9
DECL|TIM_ARR_ARR_Msk|macro|TIM_ARR_ARR_Msk
DECL|TIM_ARR_ARR_Pos|macro|TIM_ARR_ARR_Pos
DECL|TIM_ARR_ARR|macro|TIM_ARR_ARR
DECL|TIM_BDTR_AOE_Msk|macro|TIM_BDTR_AOE_Msk
DECL|TIM_BDTR_AOE_Pos|macro|TIM_BDTR_AOE_Pos
DECL|TIM_BDTR_AOE|macro|TIM_BDTR_AOE
DECL|TIM_BDTR_BKE_Msk|macro|TIM_BDTR_BKE_Msk
DECL|TIM_BDTR_BKE_Pos|macro|TIM_BDTR_BKE_Pos
DECL|TIM_BDTR_BKE|macro|TIM_BDTR_BKE
DECL|TIM_BDTR_BKP_Msk|macro|TIM_BDTR_BKP_Msk
DECL|TIM_BDTR_BKP_Pos|macro|TIM_BDTR_BKP_Pos
DECL|TIM_BDTR_BKP|macro|TIM_BDTR_BKP
DECL|TIM_BDTR_DTG_0|macro|TIM_BDTR_DTG_0
DECL|TIM_BDTR_DTG_1|macro|TIM_BDTR_DTG_1
DECL|TIM_BDTR_DTG_2|macro|TIM_BDTR_DTG_2
DECL|TIM_BDTR_DTG_3|macro|TIM_BDTR_DTG_3
DECL|TIM_BDTR_DTG_4|macro|TIM_BDTR_DTG_4
DECL|TIM_BDTR_DTG_5|macro|TIM_BDTR_DTG_5
DECL|TIM_BDTR_DTG_6|macro|TIM_BDTR_DTG_6
DECL|TIM_BDTR_DTG_7|macro|TIM_BDTR_DTG_7
DECL|TIM_BDTR_DTG_Msk|macro|TIM_BDTR_DTG_Msk
DECL|TIM_BDTR_DTG_Pos|macro|TIM_BDTR_DTG_Pos
DECL|TIM_BDTR_DTG|macro|TIM_BDTR_DTG
DECL|TIM_BDTR_LOCK_0|macro|TIM_BDTR_LOCK_0
DECL|TIM_BDTR_LOCK_1|macro|TIM_BDTR_LOCK_1
DECL|TIM_BDTR_LOCK_Msk|macro|TIM_BDTR_LOCK_Msk
DECL|TIM_BDTR_LOCK_Pos|macro|TIM_BDTR_LOCK_Pos
DECL|TIM_BDTR_LOCK|macro|TIM_BDTR_LOCK
DECL|TIM_BDTR_MOE_Msk|macro|TIM_BDTR_MOE_Msk
DECL|TIM_BDTR_MOE_Pos|macro|TIM_BDTR_MOE_Pos
DECL|TIM_BDTR_MOE|macro|TIM_BDTR_MOE
DECL|TIM_BDTR_OSSI_Msk|macro|TIM_BDTR_OSSI_Msk
DECL|TIM_BDTR_OSSI_Pos|macro|TIM_BDTR_OSSI_Pos
DECL|TIM_BDTR_OSSI|macro|TIM_BDTR_OSSI
DECL|TIM_BDTR_OSSR_Msk|macro|TIM_BDTR_OSSR_Msk
DECL|TIM_BDTR_OSSR_Pos|macro|TIM_BDTR_OSSR_Pos
DECL|TIM_BDTR_OSSR|macro|TIM_BDTR_OSSR
DECL|TIM_CCER_CC1E_Msk|macro|TIM_CCER_CC1E_Msk
DECL|TIM_CCER_CC1E_Pos|macro|TIM_CCER_CC1E_Pos
DECL|TIM_CCER_CC1E|macro|TIM_CCER_CC1E
DECL|TIM_CCER_CC1NE_Msk|macro|TIM_CCER_CC1NE_Msk
DECL|TIM_CCER_CC1NE_Pos|macro|TIM_CCER_CC1NE_Pos
DECL|TIM_CCER_CC1NE|macro|TIM_CCER_CC1NE
DECL|TIM_CCER_CC1NP_Msk|macro|TIM_CCER_CC1NP_Msk
DECL|TIM_CCER_CC1NP_Pos|macro|TIM_CCER_CC1NP_Pos
DECL|TIM_CCER_CC1NP|macro|TIM_CCER_CC1NP
DECL|TIM_CCER_CC1P_Msk|macro|TIM_CCER_CC1P_Msk
DECL|TIM_CCER_CC1P_Pos|macro|TIM_CCER_CC1P_Pos
DECL|TIM_CCER_CC1P|macro|TIM_CCER_CC1P
DECL|TIM_CCER_CC2E_Msk|macro|TIM_CCER_CC2E_Msk
DECL|TIM_CCER_CC2E_Pos|macro|TIM_CCER_CC2E_Pos
DECL|TIM_CCER_CC2E|macro|TIM_CCER_CC2E
DECL|TIM_CCER_CC2NE_Msk|macro|TIM_CCER_CC2NE_Msk
DECL|TIM_CCER_CC2NE_Pos|macro|TIM_CCER_CC2NE_Pos
DECL|TIM_CCER_CC2NE|macro|TIM_CCER_CC2NE
DECL|TIM_CCER_CC2NP_Msk|macro|TIM_CCER_CC2NP_Msk
DECL|TIM_CCER_CC2NP_Pos|macro|TIM_CCER_CC2NP_Pos
DECL|TIM_CCER_CC2NP|macro|TIM_CCER_CC2NP
DECL|TIM_CCER_CC2P_Msk|macro|TIM_CCER_CC2P_Msk
DECL|TIM_CCER_CC2P_Pos|macro|TIM_CCER_CC2P_Pos
DECL|TIM_CCER_CC2P|macro|TIM_CCER_CC2P
DECL|TIM_CCER_CC3E_Msk|macro|TIM_CCER_CC3E_Msk
DECL|TIM_CCER_CC3E_Pos|macro|TIM_CCER_CC3E_Pos
DECL|TIM_CCER_CC3E|macro|TIM_CCER_CC3E
DECL|TIM_CCER_CC3NE_Msk|macro|TIM_CCER_CC3NE_Msk
DECL|TIM_CCER_CC3NE_Pos|macro|TIM_CCER_CC3NE_Pos
DECL|TIM_CCER_CC3NE|macro|TIM_CCER_CC3NE
DECL|TIM_CCER_CC3NP_Msk|macro|TIM_CCER_CC3NP_Msk
DECL|TIM_CCER_CC3NP_Pos|macro|TIM_CCER_CC3NP_Pos
DECL|TIM_CCER_CC3NP|macro|TIM_CCER_CC3NP
DECL|TIM_CCER_CC3P_Msk|macro|TIM_CCER_CC3P_Msk
DECL|TIM_CCER_CC3P_Pos|macro|TIM_CCER_CC3P_Pos
DECL|TIM_CCER_CC3P|macro|TIM_CCER_CC3P
DECL|TIM_CCER_CC4E_Msk|macro|TIM_CCER_CC4E_Msk
DECL|TIM_CCER_CC4E_Pos|macro|TIM_CCER_CC4E_Pos
DECL|TIM_CCER_CC4E|macro|TIM_CCER_CC4E
DECL|TIM_CCER_CC4NP_Msk|macro|TIM_CCER_CC4NP_Msk
DECL|TIM_CCER_CC4NP_Pos|macro|TIM_CCER_CC4NP_Pos
DECL|TIM_CCER_CC4NP|macro|TIM_CCER_CC4NP
DECL|TIM_CCER_CC4P_Msk|macro|TIM_CCER_CC4P_Msk
DECL|TIM_CCER_CC4P_Pos|macro|TIM_CCER_CC4P_Pos
DECL|TIM_CCER_CC4P|macro|TIM_CCER_CC4P
DECL|TIM_CCMR1_CC1S_0|macro|TIM_CCMR1_CC1S_0
DECL|TIM_CCMR1_CC1S_1|macro|TIM_CCMR1_CC1S_1
DECL|TIM_CCMR1_CC1S_Msk|macro|TIM_CCMR1_CC1S_Msk
DECL|TIM_CCMR1_CC1S_Pos|macro|TIM_CCMR1_CC1S_Pos
DECL|TIM_CCMR1_CC1S|macro|TIM_CCMR1_CC1S
DECL|TIM_CCMR1_CC2S_0|macro|TIM_CCMR1_CC2S_0
DECL|TIM_CCMR1_CC2S_1|macro|TIM_CCMR1_CC2S_1
DECL|TIM_CCMR1_CC2S_Msk|macro|TIM_CCMR1_CC2S_Msk
DECL|TIM_CCMR1_CC2S_Pos|macro|TIM_CCMR1_CC2S_Pos
DECL|TIM_CCMR1_CC2S|macro|TIM_CCMR1_CC2S
DECL|TIM_CCMR1_IC1F_0|macro|TIM_CCMR1_IC1F_0
DECL|TIM_CCMR1_IC1F_1|macro|TIM_CCMR1_IC1F_1
DECL|TIM_CCMR1_IC1F_2|macro|TIM_CCMR1_IC1F_2
DECL|TIM_CCMR1_IC1F_3|macro|TIM_CCMR1_IC1F_3
DECL|TIM_CCMR1_IC1F_Msk|macro|TIM_CCMR1_IC1F_Msk
DECL|TIM_CCMR1_IC1F_Pos|macro|TIM_CCMR1_IC1F_Pos
DECL|TIM_CCMR1_IC1F|macro|TIM_CCMR1_IC1F
DECL|TIM_CCMR1_IC1PSC_0|macro|TIM_CCMR1_IC1PSC_0
DECL|TIM_CCMR1_IC1PSC_1|macro|TIM_CCMR1_IC1PSC_1
DECL|TIM_CCMR1_IC1PSC_Msk|macro|TIM_CCMR1_IC1PSC_Msk
DECL|TIM_CCMR1_IC1PSC_Pos|macro|TIM_CCMR1_IC1PSC_Pos
DECL|TIM_CCMR1_IC1PSC|macro|TIM_CCMR1_IC1PSC
DECL|TIM_CCMR1_IC2F_0|macro|TIM_CCMR1_IC2F_0
DECL|TIM_CCMR1_IC2F_1|macro|TIM_CCMR1_IC2F_1
DECL|TIM_CCMR1_IC2F_2|macro|TIM_CCMR1_IC2F_2
DECL|TIM_CCMR1_IC2F_3|macro|TIM_CCMR1_IC2F_3
DECL|TIM_CCMR1_IC2F_Msk|macro|TIM_CCMR1_IC2F_Msk
DECL|TIM_CCMR1_IC2F_Pos|macro|TIM_CCMR1_IC2F_Pos
DECL|TIM_CCMR1_IC2F|macro|TIM_CCMR1_IC2F
DECL|TIM_CCMR1_IC2PSC_0|macro|TIM_CCMR1_IC2PSC_0
DECL|TIM_CCMR1_IC2PSC_1|macro|TIM_CCMR1_IC2PSC_1
DECL|TIM_CCMR1_IC2PSC_Msk|macro|TIM_CCMR1_IC2PSC_Msk
DECL|TIM_CCMR1_IC2PSC_Pos|macro|TIM_CCMR1_IC2PSC_Pos
DECL|TIM_CCMR1_IC2PSC|macro|TIM_CCMR1_IC2PSC
DECL|TIM_CCMR1_OC1CE_Msk|macro|TIM_CCMR1_OC1CE_Msk
DECL|TIM_CCMR1_OC1CE_Pos|macro|TIM_CCMR1_OC1CE_Pos
DECL|TIM_CCMR1_OC1CE|macro|TIM_CCMR1_OC1CE
DECL|TIM_CCMR1_OC1FE_Msk|macro|TIM_CCMR1_OC1FE_Msk
DECL|TIM_CCMR1_OC1FE_Pos|macro|TIM_CCMR1_OC1FE_Pos
DECL|TIM_CCMR1_OC1FE|macro|TIM_CCMR1_OC1FE
DECL|TIM_CCMR1_OC1M_0|macro|TIM_CCMR1_OC1M_0
DECL|TIM_CCMR1_OC1M_1|macro|TIM_CCMR1_OC1M_1
DECL|TIM_CCMR1_OC1M_2|macro|TIM_CCMR1_OC1M_2
DECL|TIM_CCMR1_OC1M_Msk|macro|TIM_CCMR1_OC1M_Msk
DECL|TIM_CCMR1_OC1M_Pos|macro|TIM_CCMR1_OC1M_Pos
DECL|TIM_CCMR1_OC1M|macro|TIM_CCMR1_OC1M
DECL|TIM_CCMR1_OC1PE_Msk|macro|TIM_CCMR1_OC1PE_Msk
DECL|TIM_CCMR1_OC1PE_Pos|macro|TIM_CCMR1_OC1PE_Pos
DECL|TIM_CCMR1_OC1PE|macro|TIM_CCMR1_OC1PE
DECL|TIM_CCMR1_OC2CE_Msk|macro|TIM_CCMR1_OC2CE_Msk
DECL|TIM_CCMR1_OC2CE_Pos|macro|TIM_CCMR1_OC2CE_Pos
DECL|TIM_CCMR1_OC2CE|macro|TIM_CCMR1_OC2CE
DECL|TIM_CCMR1_OC2FE_Msk|macro|TIM_CCMR1_OC2FE_Msk
DECL|TIM_CCMR1_OC2FE_Pos|macro|TIM_CCMR1_OC2FE_Pos
DECL|TIM_CCMR1_OC2FE|macro|TIM_CCMR1_OC2FE
DECL|TIM_CCMR1_OC2M_0|macro|TIM_CCMR1_OC2M_0
DECL|TIM_CCMR1_OC2M_1|macro|TIM_CCMR1_OC2M_1
DECL|TIM_CCMR1_OC2M_2|macro|TIM_CCMR1_OC2M_2
DECL|TIM_CCMR1_OC2M_Msk|macro|TIM_CCMR1_OC2M_Msk
DECL|TIM_CCMR1_OC2M_Pos|macro|TIM_CCMR1_OC2M_Pos
DECL|TIM_CCMR1_OC2M|macro|TIM_CCMR1_OC2M
DECL|TIM_CCMR1_OC2PE_Msk|macro|TIM_CCMR1_OC2PE_Msk
DECL|TIM_CCMR1_OC2PE_Pos|macro|TIM_CCMR1_OC2PE_Pos
DECL|TIM_CCMR1_OC2PE|macro|TIM_CCMR1_OC2PE
DECL|TIM_CCMR2_CC3S_0|macro|TIM_CCMR2_CC3S_0
DECL|TIM_CCMR2_CC3S_1|macro|TIM_CCMR2_CC3S_1
DECL|TIM_CCMR2_CC3S_Msk|macro|TIM_CCMR2_CC3S_Msk
DECL|TIM_CCMR2_CC3S_Pos|macro|TIM_CCMR2_CC3S_Pos
DECL|TIM_CCMR2_CC3S|macro|TIM_CCMR2_CC3S
DECL|TIM_CCMR2_CC4S_0|macro|TIM_CCMR2_CC4S_0
DECL|TIM_CCMR2_CC4S_1|macro|TIM_CCMR2_CC4S_1
DECL|TIM_CCMR2_CC4S_Msk|macro|TIM_CCMR2_CC4S_Msk
DECL|TIM_CCMR2_CC4S_Pos|macro|TIM_CCMR2_CC4S_Pos
DECL|TIM_CCMR2_CC4S|macro|TIM_CCMR2_CC4S
DECL|TIM_CCMR2_IC3F_0|macro|TIM_CCMR2_IC3F_0
DECL|TIM_CCMR2_IC3F_1|macro|TIM_CCMR2_IC3F_1
DECL|TIM_CCMR2_IC3F_2|macro|TIM_CCMR2_IC3F_2
DECL|TIM_CCMR2_IC3F_3|macro|TIM_CCMR2_IC3F_3
DECL|TIM_CCMR2_IC3F_Msk|macro|TIM_CCMR2_IC3F_Msk
DECL|TIM_CCMR2_IC3F_Pos|macro|TIM_CCMR2_IC3F_Pos
DECL|TIM_CCMR2_IC3F|macro|TIM_CCMR2_IC3F
DECL|TIM_CCMR2_IC3PSC_0|macro|TIM_CCMR2_IC3PSC_0
DECL|TIM_CCMR2_IC3PSC_1|macro|TIM_CCMR2_IC3PSC_1
DECL|TIM_CCMR2_IC3PSC_Msk|macro|TIM_CCMR2_IC3PSC_Msk
DECL|TIM_CCMR2_IC3PSC_Pos|macro|TIM_CCMR2_IC3PSC_Pos
DECL|TIM_CCMR2_IC3PSC|macro|TIM_CCMR2_IC3PSC
DECL|TIM_CCMR2_IC4F_0|macro|TIM_CCMR2_IC4F_0
DECL|TIM_CCMR2_IC4F_1|macro|TIM_CCMR2_IC4F_1
DECL|TIM_CCMR2_IC4F_2|macro|TIM_CCMR2_IC4F_2
DECL|TIM_CCMR2_IC4F_3|macro|TIM_CCMR2_IC4F_3
DECL|TIM_CCMR2_IC4F_Msk|macro|TIM_CCMR2_IC4F_Msk
DECL|TIM_CCMR2_IC4F_Pos|macro|TIM_CCMR2_IC4F_Pos
DECL|TIM_CCMR2_IC4F|macro|TIM_CCMR2_IC4F
DECL|TIM_CCMR2_IC4PSC_0|macro|TIM_CCMR2_IC4PSC_0
DECL|TIM_CCMR2_IC4PSC_1|macro|TIM_CCMR2_IC4PSC_1
DECL|TIM_CCMR2_IC4PSC_Msk|macro|TIM_CCMR2_IC4PSC_Msk
DECL|TIM_CCMR2_IC4PSC_Pos|macro|TIM_CCMR2_IC4PSC_Pos
DECL|TIM_CCMR2_IC4PSC|macro|TIM_CCMR2_IC4PSC
DECL|TIM_CCMR2_OC3CE_Msk|macro|TIM_CCMR2_OC3CE_Msk
DECL|TIM_CCMR2_OC3CE_Pos|macro|TIM_CCMR2_OC3CE_Pos
DECL|TIM_CCMR2_OC3CE|macro|TIM_CCMR2_OC3CE
DECL|TIM_CCMR2_OC3FE_Msk|macro|TIM_CCMR2_OC3FE_Msk
DECL|TIM_CCMR2_OC3FE_Pos|macro|TIM_CCMR2_OC3FE_Pos
DECL|TIM_CCMR2_OC3FE|macro|TIM_CCMR2_OC3FE
DECL|TIM_CCMR2_OC3M_0|macro|TIM_CCMR2_OC3M_0
DECL|TIM_CCMR2_OC3M_1|macro|TIM_CCMR2_OC3M_1
DECL|TIM_CCMR2_OC3M_2|macro|TIM_CCMR2_OC3M_2
DECL|TIM_CCMR2_OC3M_Msk|macro|TIM_CCMR2_OC3M_Msk
DECL|TIM_CCMR2_OC3M_Pos|macro|TIM_CCMR2_OC3M_Pos
DECL|TIM_CCMR2_OC3M|macro|TIM_CCMR2_OC3M
DECL|TIM_CCMR2_OC3PE_Msk|macro|TIM_CCMR2_OC3PE_Msk
DECL|TIM_CCMR2_OC3PE_Pos|macro|TIM_CCMR2_OC3PE_Pos
DECL|TIM_CCMR2_OC3PE|macro|TIM_CCMR2_OC3PE
DECL|TIM_CCMR2_OC4CE_Msk|macro|TIM_CCMR2_OC4CE_Msk
DECL|TIM_CCMR2_OC4CE_Pos|macro|TIM_CCMR2_OC4CE_Pos
DECL|TIM_CCMR2_OC4CE|macro|TIM_CCMR2_OC4CE
DECL|TIM_CCMR2_OC4FE_Msk|macro|TIM_CCMR2_OC4FE_Msk
DECL|TIM_CCMR2_OC4FE_Pos|macro|TIM_CCMR2_OC4FE_Pos
DECL|TIM_CCMR2_OC4FE|macro|TIM_CCMR2_OC4FE
DECL|TIM_CCMR2_OC4M_0|macro|TIM_CCMR2_OC4M_0
DECL|TIM_CCMR2_OC4M_1|macro|TIM_CCMR2_OC4M_1
DECL|TIM_CCMR2_OC4M_2|macro|TIM_CCMR2_OC4M_2
DECL|TIM_CCMR2_OC4M_Msk|macro|TIM_CCMR2_OC4M_Msk
DECL|TIM_CCMR2_OC4M_Pos|macro|TIM_CCMR2_OC4M_Pos
DECL|TIM_CCMR2_OC4M|macro|TIM_CCMR2_OC4M
DECL|TIM_CCMR2_OC4PE_Msk|macro|TIM_CCMR2_OC4PE_Msk
DECL|TIM_CCMR2_OC4PE_Pos|macro|TIM_CCMR2_OC4PE_Pos
DECL|TIM_CCMR2_OC4PE|macro|TIM_CCMR2_OC4PE
DECL|TIM_CCR1_CCR1_Msk|macro|TIM_CCR1_CCR1_Msk
DECL|TIM_CCR1_CCR1_Pos|macro|TIM_CCR1_CCR1_Pos
DECL|TIM_CCR1_CCR1|macro|TIM_CCR1_CCR1
DECL|TIM_CCR2_CCR2_Msk|macro|TIM_CCR2_CCR2_Msk
DECL|TIM_CCR2_CCR2_Pos|macro|TIM_CCR2_CCR2_Pos
DECL|TIM_CCR2_CCR2|macro|TIM_CCR2_CCR2
DECL|TIM_CCR3_CCR3_Msk|macro|TIM_CCR3_CCR3_Msk
DECL|TIM_CCR3_CCR3_Pos|macro|TIM_CCR3_CCR3_Pos
DECL|TIM_CCR3_CCR3|macro|TIM_CCR3_CCR3
DECL|TIM_CCR4_CCR4_Msk|macro|TIM_CCR4_CCR4_Msk
DECL|TIM_CCR4_CCR4_Pos|macro|TIM_CCR4_CCR4_Pos
DECL|TIM_CCR4_CCR4|macro|TIM_CCR4_CCR4
DECL|TIM_CNT_CNT_Msk|macro|TIM_CNT_CNT_Msk
DECL|TIM_CNT_CNT_Pos|macro|TIM_CNT_CNT_Pos
DECL|TIM_CNT_CNT|macro|TIM_CNT_CNT
DECL|TIM_CR1_ARPE_Msk|macro|TIM_CR1_ARPE_Msk
DECL|TIM_CR1_ARPE_Pos|macro|TIM_CR1_ARPE_Pos
DECL|TIM_CR1_ARPE|macro|TIM_CR1_ARPE
DECL|TIM_CR1_CEN_Msk|macro|TIM_CR1_CEN_Msk
DECL|TIM_CR1_CEN_Pos|macro|TIM_CR1_CEN_Pos
DECL|TIM_CR1_CEN|macro|TIM_CR1_CEN
DECL|TIM_CR1_CKD_0|macro|TIM_CR1_CKD_0
DECL|TIM_CR1_CKD_1|macro|TIM_CR1_CKD_1
DECL|TIM_CR1_CKD_Msk|macro|TIM_CR1_CKD_Msk
DECL|TIM_CR1_CKD_Pos|macro|TIM_CR1_CKD_Pos
DECL|TIM_CR1_CKD|macro|TIM_CR1_CKD
DECL|TIM_CR1_CMS_0|macro|TIM_CR1_CMS_0
DECL|TIM_CR1_CMS_1|macro|TIM_CR1_CMS_1
DECL|TIM_CR1_CMS_Msk|macro|TIM_CR1_CMS_Msk
DECL|TIM_CR1_CMS_Pos|macro|TIM_CR1_CMS_Pos
DECL|TIM_CR1_CMS|macro|TIM_CR1_CMS
DECL|TIM_CR1_DIR_Msk|macro|TIM_CR1_DIR_Msk
DECL|TIM_CR1_DIR_Pos|macro|TIM_CR1_DIR_Pos
DECL|TIM_CR1_DIR|macro|TIM_CR1_DIR
DECL|TIM_CR1_OPM_Msk|macro|TIM_CR1_OPM_Msk
DECL|TIM_CR1_OPM_Pos|macro|TIM_CR1_OPM_Pos
DECL|TIM_CR1_OPM|macro|TIM_CR1_OPM
DECL|TIM_CR1_UDIS_Msk|macro|TIM_CR1_UDIS_Msk
DECL|TIM_CR1_UDIS_Pos|macro|TIM_CR1_UDIS_Pos
DECL|TIM_CR1_UDIS|macro|TIM_CR1_UDIS
DECL|TIM_CR1_URS_Msk|macro|TIM_CR1_URS_Msk
DECL|TIM_CR1_URS_Pos|macro|TIM_CR1_URS_Pos
DECL|TIM_CR1_URS|macro|TIM_CR1_URS
DECL|TIM_CR2_CCDS_Msk|macro|TIM_CR2_CCDS_Msk
DECL|TIM_CR2_CCDS_Pos|macro|TIM_CR2_CCDS_Pos
DECL|TIM_CR2_CCDS|macro|TIM_CR2_CCDS
DECL|TIM_CR2_CCPC_Msk|macro|TIM_CR2_CCPC_Msk
DECL|TIM_CR2_CCPC_Pos|macro|TIM_CR2_CCPC_Pos
DECL|TIM_CR2_CCPC|macro|TIM_CR2_CCPC
DECL|TIM_CR2_CCUS_Msk|macro|TIM_CR2_CCUS_Msk
DECL|TIM_CR2_CCUS_Pos|macro|TIM_CR2_CCUS_Pos
DECL|TIM_CR2_CCUS|macro|TIM_CR2_CCUS
DECL|TIM_CR2_MMS_0|macro|TIM_CR2_MMS_0
DECL|TIM_CR2_MMS_1|macro|TIM_CR2_MMS_1
DECL|TIM_CR2_MMS_2|macro|TIM_CR2_MMS_2
DECL|TIM_CR2_MMS_Msk|macro|TIM_CR2_MMS_Msk
DECL|TIM_CR2_MMS_Pos|macro|TIM_CR2_MMS_Pos
DECL|TIM_CR2_MMS|macro|TIM_CR2_MMS
DECL|TIM_CR2_OIS1N_Msk|macro|TIM_CR2_OIS1N_Msk
DECL|TIM_CR2_OIS1N_Pos|macro|TIM_CR2_OIS1N_Pos
DECL|TIM_CR2_OIS1N|macro|TIM_CR2_OIS1N
DECL|TIM_CR2_OIS1_Msk|macro|TIM_CR2_OIS1_Msk
DECL|TIM_CR2_OIS1_Pos|macro|TIM_CR2_OIS1_Pos
DECL|TIM_CR2_OIS1|macro|TIM_CR2_OIS1
DECL|TIM_CR2_OIS2N_Msk|macro|TIM_CR2_OIS2N_Msk
DECL|TIM_CR2_OIS2N_Pos|macro|TIM_CR2_OIS2N_Pos
DECL|TIM_CR2_OIS2N|macro|TIM_CR2_OIS2N
DECL|TIM_CR2_OIS2_Msk|macro|TIM_CR2_OIS2_Msk
DECL|TIM_CR2_OIS2_Pos|macro|TIM_CR2_OIS2_Pos
DECL|TIM_CR2_OIS2|macro|TIM_CR2_OIS2
DECL|TIM_CR2_OIS3N_Msk|macro|TIM_CR2_OIS3N_Msk
DECL|TIM_CR2_OIS3N_Pos|macro|TIM_CR2_OIS3N_Pos
DECL|TIM_CR2_OIS3N|macro|TIM_CR2_OIS3N
DECL|TIM_CR2_OIS3_Msk|macro|TIM_CR2_OIS3_Msk
DECL|TIM_CR2_OIS3_Pos|macro|TIM_CR2_OIS3_Pos
DECL|TIM_CR2_OIS3|macro|TIM_CR2_OIS3
DECL|TIM_CR2_OIS4_Msk|macro|TIM_CR2_OIS4_Msk
DECL|TIM_CR2_OIS4_Pos|macro|TIM_CR2_OIS4_Pos
DECL|TIM_CR2_OIS4|macro|TIM_CR2_OIS4
DECL|TIM_CR2_TI1S_Msk|macro|TIM_CR2_TI1S_Msk
DECL|TIM_CR2_TI1S_Pos|macro|TIM_CR2_TI1S_Pos
DECL|TIM_CR2_TI1S|macro|TIM_CR2_TI1S
DECL|TIM_DCR_DBA_0|macro|TIM_DCR_DBA_0
DECL|TIM_DCR_DBA_1|macro|TIM_DCR_DBA_1
DECL|TIM_DCR_DBA_2|macro|TIM_DCR_DBA_2
DECL|TIM_DCR_DBA_3|macro|TIM_DCR_DBA_3
DECL|TIM_DCR_DBA_4|macro|TIM_DCR_DBA_4
DECL|TIM_DCR_DBA_Msk|macro|TIM_DCR_DBA_Msk
DECL|TIM_DCR_DBA_Pos|macro|TIM_DCR_DBA_Pos
DECL|TIM_DCR_DBA|macro|TIM_DCR_DBA
DECL|TIM_DCR_DBL_0|macro|TIM_DCR_DBL_0
DECL|TIM_DCR_DBL_1|macro|TIM_DCR_DBL_1
DECL|TIM_DCR_DBL_2|macro|TIM_DCR_DBL_2
DECL|TIM_DCR_DBL_3|macro|TIM_DCR_DBL_3
DECL|TIM_DCR_DBL_4|macro|TIM_DCR_DBL_4
DECL|TIM_DCR_DBL_Msk|macro|TIM_DCR_DBL_Msk
DECL|TIM_DCR_DBL_Pos|macro|TIM_DCR_DBL_Pos
DECL|TIM_DCR_DBL|macro|TIM_DCR_DBL
DECL|TIM_DIER_BIE_Msk|macro|TIM_DIER_BIE_Msk
DECL|TIM_DIER_BIE_Pos|macro|TIM_DIER_BIE_Pos
DECL|TIM_DIER_BIE|macro|TIM_DIER_BIE
DECL|TIM_DIER_CC1DE_Msk|macro|TIM_DIER_CC1DE_Msk
DECL|TIM_DIER_CC1DE_Pos|macro|TIM_DIER_CC1DE_Pos
DECL|TIM_DIER_CC1DE|macro|TIM_DIER_CC1DE
DECL|TIM_DIER_CC1IE_Msk|macro|TIM_DIER_CC1IE_Msk
DECL|TIM_DIER_CC1IE_Pos|macro|TIM_DIER_CC1IE_Pos
DECL|TIM_DIER_CC1IE|macro|TIM_DIER_CC1IE
DECL|TIM_DIER_CC2DE_Msk|macro|TIM_DIER_CC2DE_Msk
DECL|TIM_DIER_CC2DE_Pos|macro|TIM_DIER_CC2DE_Pos
DECL|TIM_DIER_CC2DE|macro|TIM_DIER_CC2DE
DECL|TIM_DIER_CC2IE_Msk|macro|TIM_DIER_CC2IE_Msk
DECL|TIM_DIER_CC2IE_Pos|macro|TIM_DIER_CC2IE_Pos
DECL|TIM_DIER_CC2IE|macro|TIM_DIER_CC2IE
DECL|TIM_DIER_CC3DE_Msk|macro|TIM_DIER_CC3DE_Msk
DECL|TIM_DIER_CC3DE_Pos|macro|TIM_DIER_CC3DE_Pos
DECL|TIM_DIER_CC3DE|macro|TIM_DIER_CC3DE
DECL|TIM_DIER_CC3IE_Msk|macro|TIM_DIER_CC3IE_Msk
DECL|TIM_DIER_CC3IE_Pos|macro|TIM_DIER_CC3IE_Pos
DECL|TIM_DIER_CC3IE|macro|TIM_DIER_CC3IE
DECL|TIM_DIER_CC4DE_Msk|macro|TIM_DIER_CC4DE_Msk
DECL|TIM_DIER_CC4DE_Pos|macro|TIM_DIER_CC4DE_Pos
DECL|TIM_DIER_CC4DE|macro|TIM_DIER_CC4DE
DECL|TIM_DIER_CC4IE_Msk|macro|TIM_DIER_CC4IE_Msk
DECL|TIM_DIER_CC4IE_Pos|macro|TIM_DIER_CC4IE_Pos
DECL|TIM_DIER_CC4IE|macro|TIM_DIER_CC4IE
DECL|TIM_DIER_COMDE_Msk|macro|TIM_DIER_COMDE_Msk
DECL|TIM_DIER_COMDE_Pos|macro|TIM_DIER_COMDE_Pos
DECL|TIM_DIER_COMDE|macro|TIM_DIER_COMDE
DECL|TIM_DIER_COMIE_Msk|macro|TIM_DIER_COMIE_Msk
DECL|TIM_DIER_COMIE_Pos|macro|TIM_DIER_COMIE_Pos
DECL|TIM_DIER_COMIE|macro|TIM_DIER_COMIE
DECL|TIM_DIER_TDE_Msk|macro|TIM_DIER_TDE_Msk
DECL|TIM_DIER_TDE_Pos|macro|TIM_DIER_TDE_Pos
DECL|TIM_DIER_TDE|macro|TIM_DIER_TDE
DECL|TIM_DIER_TIE_Msk|macro|TIM_DIER_TIE_Msk
DECL|TIM_DIER_TIE_Pos|macro|TIM_DIER_TIE_Pos
DECL|TIM_DIER_TIE|macro|TIM_DIER_TIE
DECL|TIM_DIER_UDE_Msk|macro|TIM_DIER_UDE_Msk
DECL|TIM_DIER_UDE_Pos|macro|TIM_DIER_UDE_Pos
DECL|TIM_DIER_UDE|macro|TIM_DIER_UDE
DECL|TIM_DIER_UIE_Msk|macro|TIM_DIER_UIE_Msk
DECL|TIM_DIER_UIE_Pos|macro|TIM_DIER_UIE_Pos
DECL|TIM_DIER_UIE|macro|TIM_DIER_UIE
DECL|TIM_DMAR_DMAB_Msk|macro|TIM_DMAR_DMAB_Msk
DECL|TIM_DMAR_DMAB_Pos|macro|TIM_DMAR_DMAB_Pos
DECL|TIM_DMAR_DMAB|macro|TIM_DMAR_DMAB
DECL|TIM_EGR_BG_Msk|macro|TIM_EGR_BG_Msk
DECL|TIM_EGR_BG_Pos|macro|TIM_EGR_BG_Pos
DECL|TIM_EGR_BG|macro|TIM_EGR_BG
DECL|TIM_EGR_CC1G_Msk|macro|TIM_EGR_CC1G_Msk
DECL|TIM_EGR_CC1G_Pos|macro|TIM_EGR_CC1G_Pos
DECL|TIM_EGR_CC1G|macro|TIM_EGR_CC1G
DECL|TIM_EGR_CC2G_Msk|macro|TIM_EGR_CC2G_Msk
DECL|TIM_EGR_CC2G_Pos|macro|TIM_EGR_CC2G_Pos
DECL|TIM_EGR_CC2G|macro|TIM_EGR_CC2G
DECL|TIM_EGR_CC3G_Msk|macro|TIM_EGR_CC3G_Msk
DECL|TIM_EGR_CC3G_Pos|macro|TIM_EGR_CC3G_Pos
DECL|TIM_EGR_CC3G|macro|TIM_EGR_CC3G
DECL|TIM_EGR_CC4G_Msk|macro|TIM_EGR_CC4G_Msk
DECL|TIM_EGR_CC4G_Pos|macro|TIM_EGR_CC4G_Pos
DECL|TIM_EGR_CC4G|macro|TIM_EGR_CC4G
DECL|TIM_EGR_COMG_Msk|macro|TIM_EGR_COMG_Msk
DECL|TIM_EGR_COMG_Pos|macro|TIM_EGR_COMG_Pos
DECL|TIM_EGR_COMG|macro|TIM_EGR_COMG
DECL|TIM_EGR_TG_Msk|macro|TIM_EGR_TG_Msk
DECL|TIM_EGR_TG_Pos|macro|TIM_EGR_TG_Pos
DECL|TIM_EGR_TG|macro|TIM_EGR_TG
DECL|TIM_EGR_UG_Msk|macro|TIM_EGR_UG_Msk
DECL|TIM_EGR_UG_Pos|macro|TIM_EGR_UG_Pos
DECL|TIM_EGR_UG|macro|TIM_EGR_UG
DECL|TIM_OR_ITR1_RMP_0|macro|TIM_OR_ITR1_RMP_0
DECL|TIM_OR_ITR1_RMP_1|macro|TIM_OR_ITR1_RMP_1
DECL|TIM_OR_ITR1_RMP_Msk|macro|TIM_OR_ITR1_RMP_Msk
DECL|TIM_OR_ITR1_RMP_Pos|macro|TIM_OR_ITR1_RMP_Pos
DECL|TIM_OR_ITR1_RMP|macro|TIM_OR_ITR1_RMP
DECL|TIM_OR_TI1_RMP_0|macro|TIM_OR_TI1_RMP_0
DECL|TIM_OR_TI1_RMP_1|macro|TIM_OR_TI1_RMP_1
DECL|TIM_OR_TI1_RMP_Msk|macro|TIM_OR_TI1_RMP_Msk
DECL|TIM_OR_TI1_RMP_Pos|macro|TIM_OR_TI1_RMP_Pos
DECL|TIM_OR_TI1_RMP|macro|TIM_OR_TI1_RMP
DECL|TIM_OR_TI4_RMP_0|macro|TIM_OR_TI4_RMP_0
DECL|TIM_OR_TI4_RMP_1|macro|TIM_OR_TI4_RMP_1
DECL|TIM_OR_TI4_RMP_Msk|macro|TIM_OR_TI4_RMP_Msk
DECL|TIM_OR_TI4_RMP_Pos|macro|TIM_OR_TI4_RMP_Pos
DECL|TIM_OR_TI4_RMP|macro|TIM_OR_TI4_RMP
DECL|TIM_PSC_PSC_Msk|macro|TIM_PSC_PSC_Msk
DECL|TIM_PSC_PSC_Pos|macro|TIM_PSC_PSC_Pos
DECL|TIM_PSC_PSC|macro|TIM_PSC_PSC
DECL|TIM_RCR_REP_Msk|macro|TIM_RCR_REP_Msk
DECL|TIM_RCR_REP_Pos|macro|TIM_RCR_REP_Pos
DECL|TIM_RCR_REP|macro|TIM_RCR_REP
DECL|TIM_SMCR_ECE_Msk|macro|TIM_SMCR_ECE_Msk
DECL|TIM_SMCR_ECE_Pos|macro|TIM_SMCR_ECE_Pos
DECL|TIM_SMCR_ECE|macro|TIM_SMCR_ECE
DECL|TIM_SMCR_ETF_0|macro|TIM_SMCR_ETF_0
DECL|TIM_SMCR_ETF_1|macro|TIM_SMCR_ETF_1
DECL|TIM_SMCR_ETF_2|macro|TIM_SMCR_ETF_2
DECL|TIM_SMCR_ETF_3|macro|TIM_SMCR_ETF_3
DECL|TIM_SMCR_ETF_Msk|macro|TIM_SMCR_ETF_Msk
DECL|TIM_SMCR_ETF_Pos|macro|TIM_SMCR_ETF_Pos
DECL|TIM_SMCR_ETF|macro|TIM_SMCR_ETF
DECL|TIM_SMCR_ETPS_0|macro|TIM_SMCR_ETPS_0
DECL|TIM_SMCR_ETPS_1|macro|TIM_SMCR_ETPS_1
DECL|TIM_SMCR_ETPS_Msk|macro|TIM_SMCR_ETPS_Msk
DECL|TIM_SMCR_ETPS_Pos|macro|TIM_SMCR_ETPS_Pos
DECL|TIM_SMCR_ETPS|macro|TIM_SMCR_ETPS
DECL|TIM_SMCR_ETP_Msk|macro|TIM_SMCR_ETP_Msk
DECL|TIM_SMCR_ETP_Pos|macro|TIM_SMCR_ETP_Pos
DECL|TIM_SMCR_ETP|macro|TIM_SMCR_ETP
DECL|TIM_SMCR_MSM_Msk|macro|TIM_SMCR_MSM_Msk
DECL|TIM_SMCR_MSM_Pos|macro|TIM_SMCR_MSM_Pos
DECL|TIM_SMCR_MSM|macro|TIM_SMCR_MSM
DECL|TIM_SMCR_SMS_0|macro|TIM_SMCR_SMS_0
DECL|TIM_SMCR_SMS_1|macro|TIM_SMCR_SMS_1
DECL|TIM_SMCR_SMS_2|macro|TIM_SMCR_SMS_2
DECL|TIM_SMCR_SMS_Msk|macro|TIM_SMCR_SMS_Msk
DECL|TIM_SMCR_SMS_Pos|macro|TIM_SMCR_SMS_Pos
DECL|TIM_SMCR_SMS|macro|TIM_SMCR_SMS
DECL|TIM_SMCR_TS_0|macro|TIM_SMCR_TS_0
DECL|TIM_SMCR_TS_1|macro|TIM_SMCR_TS_1
DECL|TIM_SMCR_TS_2|macro|TIM_SMCR_TS_2
DECL|TIM_SMCR_TS_Msk|macro|TIM_SMCR_TS_Msk
DECL|TIM_SMCR_TS_Pos|macro|TIM_SMCR_TS_Pos
DECL|TIM_SMCR_TS|macro|TIM_SMCR_TS
DECL|TIM_SR_BIF_Msk|macro|TIM_SR_BIF_Msk
DECL|TIM_SR_BIF_Pos|macro|TIM_SR_BIF_Pos
DECL|TIM_SR_BIF|macro|TIM_SR_BIF
DECL|TIM_SR_CC1IF_Msk|macro|TIM_SR_CC1IF_Msk
DECL|TIM_SR_CC1IF_Pos|macro|TIM_SR_CC1IF_Pos
DECL|TIM_SR_CC1IF|macro|TIM_SR_CC1IF
DECL|TIM_SR_CC1OF_Msk|macro|TIM_SR_CC1OF_Msk
DECL|TIM_SR_CC1OF_Pos|macro|TIM_SR_CC1OF_Pos
DECL|TIM_SR_CC1OF|macro|TIM_SR_CC1OF
DECL|TIM_SR_CC2IF_Msk|macro|TIM_SR_CC2IF_Msk
DECL|TIM_SR_CC2IF_Pos|macro|TIM_SR_CC2IF_Pos
DECL|TIM_SR_CC2IF|macro|TIM_SR_CC2IF
DECL|TIM_SR_CC2OF_Msk|macro|TIM_SR_CC2OF_Msk
DECL|TIM_SR_CC2OF_Pos|macro|TIM_SR_CC2OF_Pos
DECL|TIM_SR_CC2OF|macro|TIM_SR_CC2OF
DECL|TIM_SR_CC3IF_Msk|macro|TIM_SR_CC3IF_Msk
DECL|TIM_SR_CC3IF_Pos|macro|TIM_SR_CC3IF_Pos
DECL|TIM_SR_CC3IF|macro|TIM_SR_CC3IF
DECL|TIM_SR_CC3OF_Msk|macro|TIM_SR_CC3OF_Msk
DECL|TIM_SR_CC3OF_Pos|macro|TIM_SR_CC3OF_Pos
DECL|TIM_SR_CC3OF|macro|TIM_SR_CC3OF
DECL|TIM_SR_CC4IF_Msk|macro|TIM_SR_CC4IF_Msk
DECL|TIM_SR_CC4IF_Pos|macro|TIM_SR_CC4IF_Pos
DECL|TIM_SR_CC4IF|macro|TIM_SR_CC4IF
DECL|TIM_SR_CC4OF_Msk|macro|TIM_SR_CC4OF_Msk
DECL|TIM_SR_CC4OF_Pos|macro|TIM_SR_CC4OF_Pos
DECL|TIM_SR_CC4OF|macro|TIM_SR_CC4OF
DECL|TIM_SR_COMIF_Msk|macro|TIM_SR_COMIF_Msk
DECL|TIM_SR_COMIF_Pos|macro|TIM_SR_COMIF_Pos
DECL|TIM_SR_COMIF|macro|TIM_SR_COMIF
DECL|TIM_SR_TIF_Msk|macro|TIM_SR_TIF_Msk
DECL|TIM_SR_TIF_Pos|macro|TIM_SR_TIF_Pos
DECL|TIM_SR_TIF|macro|TIM_SR_TIF
DECL|TIM_SR_UIF_Msk|macro|TIM_SR_UIF_Msk
DECL|TIM_SR_UIF_Pos|macro|TIM_SR_UIF_Pos
DECL|TIM_SR_UIF|macro|TIM_SR_UIF
DECL|TIM_TypeDef|typedef|} TIM_TypeDef;
DECL|TIR|member|__IO uint32_t TIR; /*!< CAN TX mailbox identifier register */
DECL|TRISE|member|__IO uint32_t TRISE; /*!< I2C TRISE register, Address offset: 0x20 */
DECL|TR|member|__IO uint32_t TR; /*!< RTC time register, Address offset: 0x00 */
DECL|TSDR|member|__IO uint32_t TSDR; /*!< RTC time stamp date register, Address offset: 0x34 */
DECL|TSR|member|__IO uint32_t TSR; /*!< CAN transmit status register, Address offset: 0x08 */
DECL|TSSSR|member|__IO uint32_t TSSSR; /*!< RTC time-stamp sub second register, Address offset: 0x38 */
DECL|TSTR|member|__IO uint32_t TSTR; /*!< RTC time stamp time register, Address offset: 0x30 */
DECL|TWCR|member|__IO uint32_t TWCR; /*!< LTDC Total Width Configuration Register, Address offset: 0x14 */
DECL|TXCRCR|member|__IO uint32_t TXCRCR; /*!< SPI TX CRC register (not used in I2S mode), Address offset: 0x18 */
DECL|UART4_BASE|macro|UART4_BASE
DECL|UART4_IRQn|enumerator|UART4_IRQn = 52, /*!< UART4 global Interrupt */
DECL|UART4|macro|UART4
DECL|UART5_BASE|macro|UART5_BASE
DECL|UART5_IRQn|enumerator|UART5_IRQn = 53, /*!< UART5 global Interrupt */
DECL|UART5|macro|UART5
DECL|UART7_BASE|macro|UART7_BASE
DECL|UART7_IRQn|enumerator|UART7_IRQn = 82, /*!< UART7 global interrupt */
DECL|UART7|macro|UART7
DECL|UART8_BASE|macro|UART8_BASE
DECL|UART8_IRQn|enumerator|UART8_IRQn = 83, /*!< UART8 global interrupt */
DECL|UART8|macro|UART8
DECL|UID_BASE|macro|UID_BASE
DECL|USART1_BASE|macro|USART1_BASE
DECL|USART1_IRQn|enumerator|USART1_IRQn = 37, /*!< USART1 global Interrupt */
DECL|USART1|macro|USART1
DECL|USART2_BASE|macro|USART2_BASE
DECL|USART2_IRQn|enumerator|USART2_IRQn = 38, /*!< USART2 global Interrupt */
DECL|USART2|macro|USART2
DECL|USART3_BASE|macro|USART3_BASE
DECL|USART3_IRQn|enumerator|USART3_IRQn = 39, /*!< USART3 global Interrupt */
DECL|USART3|macro|USART3
DECL|USART6_BASE|macro|USART6_BASE
DECL|USART6_IRQn|enumerator|USART6_IRQn = 71, /*!< USART6 global interrupt */
DECL|USART6|macro|USART6
DECL|USART_BRR_DIV_Fraction_Msk|macro|USART_BRR_DIV_Fraction_Msk
DECL|USART_BRR_DIV_Fraction_Pos|macro|USART_BRR_DIV_Fraction_Pos
DECL|USART_BRR_DIV_Fraction|macro|USART_BRR_DIV_Fraction
DECL|USART_BRR_DIV_Mantissa_Msk|macro|USART_BRR_DIV_Mantissa_Msk
DECL|USART_BRR_DIV_Mantissa_Pos|macro|USART_BRR_DIV_Mantissa_Pos
DECL|USART_BRR_DIV_Mantissa|macro|USART_BRR_DIV_Mantissa
DECL|USART_CR1_IDLEIE_Msk|macro|USART_CR1_IDLEIE_Msk
DECL|USART_CR1_IDLEIE_Pos|macro|USART_CR1_IDLEIE_Pos
DECL|USART_CR1_IDLEIE|macro|USART_CR1_IDLEIE
DECL|USART_CR1_M_Msk|macro|USART_CR1_M_Msk
DECL|USART_CR1_M_Pos|macro|USART_CR1_M_Pos
DECL|USART_CR1_M|macro|USART_CR1_M
DECL|USART_CR1_OVER8_Msk|macro|USART_CR1_OVER8_Msk
DECL|USART_CR1_OVER8_Pos|macro|USART_CR1_OVER8_Pos
DECL|USART_CR1_OVER8|macro|USART_CR1_OVER8
DECL|USART_CR1_PCE_Msk|macro|USART_CR1_PCE_Msk
DECL|USART_CR1_PCE_Pos|macro|USART_CR1_PCE_Pos
DECL|USART_CR1_PCE|macro|USART_CR1_PCE
DECL|USART_CR1_PEIE_Msk|macro|USART_CR1_PEIE_Msk
DECL|USART_CR1_PEIE_Pos|macro|USART_CR1_PEIE_Pos
DECL|USART_CR1_PEIE|macro|USART_CR1_PEIE
DECL|USART_CR1_PS_Msk|macro|USART_CR1_PS_Msk
DECL|USART_CR1_PS_Pos|macro|USART_CR1_PS_Pos
DECL|USART_CR1_PS|macro|USART_CR1_PS
DECL|USART_CR1_RE_Msk|macro|USART_CR1_RE_Msk
DECL|USART_CR1_RE_Pos|macro|USART_CR1_RE_Pos
DECL|USART_CR1_RE|macro|USART_CR1_RE
DECL|USART_CR1_RWU_Msk|macro|USART_CR1_RWU_Msk
DECL|USART_CR1_RWU_Pos|macro|USART_CR1_RWU_Pos
DECL|USART_CR1_RWU|macro|USART_CR1_RWU
DECL|USART_CR1_RXNEIE_Msk|macro|USART_CR1_RXNEIE_Msk
DECL|USART_CR1_RXNEIE_Pos|macro|USART_CR1_RXNEIE_Pos
DECL|USART_CR1_RXNEIE|macro|USART_CR1_RXNEIE
DECL|USART_CR1_SBK_Msk|macro|USART_CR1_SBK_Msk
DECL|USART_CR1_SBK_Pos|macro|USART_CR1_SBK_Pos
DECL|USART_CR1_SBK|macro|USART_CR1_SBK
DECL|USART_CR1_TCIE_Msk|macro|USART_CR1_TCIE_Msk
DECL|USART_CR1_TCIE_Pos|macro|USART_CR1_TCIE_Pos
DECL|USART_CR1_TCIE|macro|USART_CR1_TCIE
DECL|USART_CR1_TE_Msk|macro|USART_CR1_TE_Msk
DECL|USART_CR1_TE_Pos|macro|USART_CR1_TE_Pos
DECL|USART_CR1_TE|macro|USART_CR1_TE
DECL|USART_CR1_TXEIE_Msk|macro|USART_CR1_TXEIE_Msk
DECL|USART_CR1_TXEIE_Pos|macro|USART_CR1_TXEIE_Pos
DECL|USART_CR1_TXEIE|macro|USART_CR1_TXEIE
DECL|USART_CR1_UE_Msk|macro|USART_CR1_UE_Msk
DECL|USART_CR1_UE_Pos|macro|USART_CR1_UE_Pos
DECL|USART_CR1_UE|macro|USART_CR1_UE
DECL|USART_CR1_WAKE_Msk|macro|USART_CR1_WAKE_Msk
DECL|USART_CR1_WAKE_Pos|macro|USART_CR1_WAKE_Pos
DECL|USART_CR1_WAKE|macro|USART_CR1_WAKE
DECL|USART_CR2_ADD_Msk|macro|USART_CR2_ADD_Msk
DECL|USART_CR2_ADD_Pos|macro|USART_CR2_ADD_Pos
DECL|USART_CR2_ADD|macro|USART_CR2_ADD
DECL|USART_CR2_CLKEN_Msk|macro|USART_CR2_CLKEN_Msk
DECL|USART_CR2_CLKEN_Pos|macro|USART_CR2_CLKEN_Pos
DECL|USART_CR2_CLKEN|macro|USART_CR2_CLKEN
DECL|USART_CR2_CPHA_Msk|macro|USART_CR2_CPHA_Msk
DECL|USART_CR2_CPHA_Pos|macro|USART_CR2_CPHA_Pos
DECL|USART_CR2_CPHA|macro|USART_CR2_CPHA
DECL|USART_CR2_CPOL_Msk|macro|USART_CR2_CPOL_Msk
DECL|USART_CR2_CPOL_Pos|macro|USART_CR2_CPOL_Pos
DECL|USART_CR2_CPOL|macro|USART_CR2_CPOL
DECL|USART_CR2_LBCL_Msk|macro|USART_CR2_LBCL_Msk
DECL|USART_CR2_LBCL_Pos|macro|USART_CR2_LBCL_Pos
DECL|USART_CR2_LBCL|macro|USART_CR2_LBCL
DECL|USART_CR2_LBDIE_Msk|macro|USART_CR2_LBDIE_Msk
DECL|USART_CR2_LBDIE_Pos|macro|USART_CR2_LBDIE_Pos
DECL|USART_CR2_LBDIE|macro|USART_CR2_LBDIE
DECL|USART_CR2_LBDL_Msk|macro|USART_CR2_LBDL_Msk
DECL|USART_CR2_LBDL_Pos|macro|USART_CR2_LBDL_Pos
DECL|USART_CR2_LBDL|macro|USART_CR2_LBDL
DECL|USART_CR2_LINEN_Msk|macro|USART_CR2_LINEN_Msk
DECL|USART_CR2_LINEN_Pos|macro|USART_CR2_LINEN_Pos
DECL|USART_CR2_LINEN|macro|USART_CR2_LINEN
DECL|USART_CR2_STOP_0|macro|USART_CR2_STOP_0
DECL|USART_CR2_STOP_1|macro|USART_CR2_STOP_1
DECL|USART_CR2_STOP_Msk|macro|USART_CR2_STOP_Msk
DECL|USART_CR2_STOP_Pos|macro|USART_CR2_STOP_Pos
DECL|USART_CR2_STOP|macro|USART_CR2_STOP
DECL|USART_CR3_CTSE_Msk|macro|USART_CR3_CTSE_Msk
DECL|USART_CR3_CTSE_Pos|macro|USART_CR3_CTSE_Pos
DECL|USART_CR3_CTSE|macro|USART_CR3_CTSE
DECL|USART_CR3_CTSIE_Msk|macro|USART_CR3_CTSIE_Msk
DECL|USART_CR3_CTSIE_Pos|macro|USART_CR3_CTSIE_Pos
DECL|USART_CR3_CTSIE|macro|USART_CR3_CTSIE
DECL|USART_CR3_DMAR_Msk|macro|USART_CR3_DMAR_Msk
DECL|USART_CR3_DMAR_Pos|macro|USART_CR3_DMAR_Pos
DECL|USART_CR3_DMAR|macro|USART_CR3_DMAR
DECL|USART_CR3_DMAT_Msk|macro|USART_CR3_DMAT_Msk
DECL|USART_CR3_DMAT_Pos|macro|USART_CR3_DMAT_Pos
DECL|USART_CR3_DMAT|macro|USART_CR3_DMAT
DECL|USART_CR3_EIE_Msk|macro|USART_CR3_EIE_Msk
DECL|USART_CR3_EIE_Pos|macro|USART_CR3_EIE_Pos
DECL|USART_CR3_EIE|macro|USART_CR3_EIE
DECL|USART_CR3_HDSEL_Msk|macro|USART_CR3_HDSEL_Msk
DECL|USART_CR3_HDSEL_Pos|macro|USART_CR3_HDSEL_Pos
DECL|USART_CR3_HDSEL|macro|USART_CR3_HDSEL
DECL|USART_CR3_IREN_Msk|macro|USART_CR3_IREN_Msk
DECL|USART_CR3_IREN_Pos|macro|USART_CR3_IREN_Pos
DECL|USART_CR3_IREN|macro|USART_CR3_IREN
DECL|USART_CR3_IRLP_Msk|macro|USART_CR3_IRLP_Msk
DECL|USART_CR3_IRLP_Pos|macro|USART_CR3_IRLP_Pos
DECL|USART_CR3_IRLP|macro|USART_CR3_IRLP
DECL|USART_CR3_NACK_Msk|macro|USART_CR3_NACK_Msk
DECL|USART_CR3_NACK_Pos|macro|USART_CR3_NACK_Pos
DECL|USART_CR3_NACK|macro|USART_CR3_NACK
DECL|USART_CR3_ONEBIT_Msk|macro|USART_CR3_ONEBIT_Msk
DECL|USART_CR3_ONEBIT_Pos|macro|USART_CR3_ONEBIT_Pos
DECL|USART_CR3_ONEBIT|macro|USART_CR3_ONEBIT
DECL|USART_CR3_RTSE_Msk|macro|USART_CR3_RTSE_Msk
DECL|USART_CR3_RTSE_Pos|macro|USART_CR3_RTSE_Pos
DECL|USART_CR3_RTSE|macro|USART_CR3_RTSE
DECL|USART_CR3_SCEN_Msk|macro|USART_CR3_SCEN_Msk
DECL|USART_CR3_SCEN_Pos|macro|USART_CR3_SCEN_Pos
DECL|USART_CR3_SCEN|macro|USART_CR3_SCEN
DECL|USART_DR_DR_Msk|macro|USART_DR_DR_Msk
DECL|USART_DR_DR_Pos|macro|USART_DR_DR_Pos
DECL|USART_DR_DR|macro|USART_DR_DR
DECL|USART_GTPR_GT_Msk|macro|USART_GTPR_GT_Msk
DECL|USART_GTPR_GT_Pos|macro|USART_GTPR_GT_Pos
DECL|USART_GTPR_GT|macro|USART_GTPR_GT
DECL|USART_GTPR_PSC_0|macro|USART_GTPR_PSC_0
DECL|USART_GTPR_PSC_1|macro|USART_GTPR_PSC_1
DECL|USART_GTPR_PSC_2|macro|USART_GTPR_PSC_2
DECL|USART_GTPR_PSC_3|macro|USART_GTPR_PSC_3
DECL|USART_GTPR_PSC_4|macro|USART_GTPR_PSC_4
DECL|USART_GTPR_PSC_5|macro|USART_GTPR_PSC_5
DECL|USART_GTPR_PSC_6|macro|USART_GTPR_PSC_6
DECL|USART_GTPR_PSC_7|macro|USART_GTPR_PSC_7
DECL|USART_GTPR_PSC_Msk|macro|USART_GTPR_PSC_Msk
DECL|USART_GTPR_PSC_Pos|macro|USART_GTPR_PSC_Pos
DECL|USART_GTPR_PSC|macro|USART_GTPR_PSC
DECL|USART_SR_CTS_Msk|macro|USART_SR_CTS_Msk
DECL|USART_SR_CTS_Pos|macro|USART_SR_CTS_Pos
DECL|USART_SR_CTS|macro|USART_SR_CTS
DECL|USART_SR_FE_Msk|macro|USART_SR_FE_Msk
DECL|USART_SR_FE_Pos|macro|USART_SR_FE_Pos
DECL|USART_SR_FE|macro|USART_SR_FE
DECL|USART_SR_IDLE_Msk|macro|USART_SR_IDLE_Msk
DECL|USART_SR_IDLE_Pos|macro|USART_SR_IDLE_Pos
DECL|USART_SR_IDLE|macro|USART_SR_IDLE
DECL|USART_SR_LBD_Msk|macro|USART_SR_LBD_Msk
DECL|USART_SR_LBD_Pos|macro|USART_SR_LBD_Pos
DECL|USART_SR_LBD|macro|USART_SR_LBD
DECL|USART_SR_NE_Msk|macro|USART_SR_NE_Msk
DECL|USART_SR_NE_Pos|macro|USART_SR_NE_Pos
DECL|USART_SR_NE|macro|USART_SR_NE
DECL|USART_SR_ORE_Msk|macro|USART_SR_ORE_Msk
DECL|USART_SR_ORE_Pos|macro|USART_SR_ORE_Pos
DECL|USART_SR_ORE|macro|USART_SR_ORE
DECL|USART_SR_PE_Msk|macro|USART_SR_PE_Msk
DECL|USART_SR_PE_Pos|macro|USART_SR_PE_Pos
DECL|USART_SR_PE|macro|USART_SR_PE
DECL|USART_SR_RXNE_Msk|macro|USART_SR_RXNE_Msk
DECL|USART_SR_RXNE_Pos|macro|USART_SR_RXNE_Pos
DECL|USART_SR_RXNE|macro|USART_SR_RXNE
DECL|USART_SR_TC_Msk|macro|USART_SR_TC_Msk
DECL|USART_SR_TC_Pos|macro|USART_SR_TC_Pos
DECL|USART_SR_TC|macro|USART_SR_TC
DECL|USART_SR_TXE_Msk|macro|USART_SR_TXE_Msk
DECL|USART_SR_TXE_Pos|macro|USART_SR_TXE_Pos
DECL|USART_SR_TXE|macro|USART_SR_TXE
DECL|USART_TypeDef|typedef|} USART_TypeDef;
DECL|USB_OTG_BCNT_Msk|macro|USB_OTG_BCNT_Msk
DECL|USB_OTG_BCNT_Pos|macro|USB_OTG_BCNT_Pos
DECL|USB_OTG_BCNT|macro|USB_OTG_BCNT
DECL|USB_OTG_CHNUM_0|macro|USB_OTG_CHNUM_0
DECL|USB_OTG_CHNUM_1|macro|USB_OTG_CHNUM_1
DECL|USB_OTG_CHNUM_2|macro|USB_OTG_CHNUM_2
DECL|USB_OTG_CHNUM_3|macro|USB_OTG_CHNUM_3
DECL|USB_OTG_CHNUM_Msk|macro|USB_OTG_CHNUM_Msk
DECL|USB_OTG_CHNUM_Pos|macro|USB_OTG_CHNUM_Pos
DECL|USB_OTG_CHNUM|macro|USB_OTG_CHNUM
DECL|USB_OTG_CID_PRODUCT_ID_Msk|macro|USB_OTG_CID_PRODUCT_ID_Msk
DECL|USB_OTG_CID_PRODUCT_ID_Pos|macro|USB_OTG_CID_PRODUCT_ID_Pos
DECL|USB_OTG_CID_PRODUCT_ID|macro|USB_OTG_CID_PRODUCT_ID
DECL|USB_OTG_DAINTMSK_IEPM_Msk|macro|USB_OTG_DAINTMSK_IEPM_Msk
DECL|USB_OTG_DAINTMSK_IEPM_Pos|macro|USB_OTG_DAINTMSK_IEPM_Pos
DECL|USB_OTG_DAINTMSK_IEPM|macro|USB_OTG_DAINTMSK_IEPM
DECL|USB_OTG_DAINTMSK_OEPM_Msk|macro|USB_OTG_DAINTMSK_OEPM_Msk
DECL|USB_OTG_DAINTMSK_OEPM_Pos|macro|USB_OTG_DAINTMSK_OEPM_Pos
DECL|USB_OTG_DAINTMSK_OEPM|macro|USB_OTG_DAINTMSK_OEPM
DECL|USB_OTG_DAINT_IEPINT_Msk|macro|USB_OTG_DAINT_IEPINT_Msk
DECL|USB_OTG_DAINT_IEPINT_Pos|macro|USB_OTG_DAINT_IEPINT_Pos
DECL|USB_OTG_DAINT_IEPINT|macro|USB_OTG_DAINT_IEPINT
DECL|USB_OTG_DAINT_OEPINT_Msk|macro|USB_OTG_DAINT_OEPINT_Msk
DECL|USB_OTG_DAINT_OEPINT_Pos|macro|USB_OTG_DAINT_OEPINT_Pos
DECL|USB_OTG_DAINT_OEPINT|macro|USB_OTG_DAINT_OEPINT
DECL|USB_OTG_DCFG_DAD_0|macro|USB_OTG_DCFG_DAD_0
DECL|USB_OTG_DCFG_DAD_1|macro|USB_OTG_DCFG_DAD_1
DECL|USB_OTG_DCFG_DAD_2|macro|USB_OTG_DCFG_DAD_2
DECL|USB_OTG_DCFG_DAD_3|macro|USB_OTG_DCFG_DAD_3
DECL|USB_OTG_DCFG_DAD_4|macro|USB_OTG_DCFG_DAD_4
DECL|USB_OTG_DCFG_DAD_5|macro|USB_OTG_DCFG_DAD_5
DECL|USB_OTG_DCFG_DAD_6|macro|USB_OTG_DCFG_DAD_6
DECL|USB_OTG_DCFG_DAD_Msk|macro|USB_OTG_DCFG_DAD_Msk
DECL|USB_OTG_DCFG_DAD_Pos|macro|USB_OTG_DCFG_DAD_Pos
DECL|USB_OTG_DCFG_DAD|macro|USB_OTG_DCFG_DAD
DECL|USB_OTG_DCFG_DSPD_0|macro|USB_OTG_DCFG_DSPD_0
DECL|USB_OTG_DCFG_DSPD_1|macro|USB_OTG_DCFG_DSPD_1
DECL|USB_OTG_DCFG_DSPD_Msk|macro|USB_OTG_DCFG_DSPD_Msk
DECL|USB_OTG_DCFG_DSPD_Pos|macro|USB_OTG_DCFG_DSPD_Pos
DECL|USB_OTG_DCFG_DSPD|macro|USB_OTG_DCFG_DSPD
DECL|USB_OTG_DCFG_NZLSOHSK_Msk|macro|USB_OTG_DCFG_NZLSOHSK_Msk
DECL|USB_OTG_DCFG_NZLSOHSK_Pos|macro|USB_OTG_DCFG_NZLSOHSK_Pos
DECL|USB_OTG_DCFG_NZLSOHSK|macro|USB_OTG_DCFG_NZLSOHSK
DECL|USB_OTG_DCFG_PERSCHIVL_0|macro|USB_OTG_DCFG_PERSCHIVL_0
DECL|USB_OTG_DCFG_PERSCHIVL_1|macro|USB_OTG_DCFG_PERSCHIVL_1
DECL|USB_OTG_DCFG_PERSCHIVL_Msk|macro|USB_OTG_DCFG_PERSCHIVL_Msk
DECL|USB_OTG_DCFG_PERSCHIVL_Pos|macro|USB_OTG_DCFG_PERSCHIVL_Pos
DECL|USB_OTG_DCFG_PERSCHIVL|macro|USB_OTG_DCFG_PERSCHIVL
DECL|USB_OTG_DCFG_PFIVL_0|macro|USB_OTG_DCFG_PFIVL_0
DECL|USB_OTG_DCFG_PFIVL_1|macro|USB_OTG_DCFG_PFIVL_1
DECL|USB_OTG_DCFG_PFIVL_Msk|macro|USB_OTG_DCFG_PFIVL_Msk
DECL|USB_OTG_DCFG_PFIVL_Pos|macro|USB_OTG_DCFG_PFIVL_Pos
DECL|USB_OTG_DCFG_PFIVL|macro|USB_OTG_DCFG_PFIVL
DECL|USB_OTG_DCTL_CGINAK_Msk|macro|USB_OTG_DCTL_CGINAK_Msk
DECL|USB_OTG_DCTL_CGINAK_Pos|macro|USB_OTG_DCTL_CGINAK_Pos
DECL|USB_OTG_DCTL_CGINAK|macro|USB_OTG_DCTL_CGINAK
DECL|USB_OTG_DCTL_CGONAK_Msk|macro|USB_OTG_DCTL_CGONAK_Msk
DECL|USB_OTG_DCTL_CGONAK_Pos|macro|USB_OTG_DCTL_CGONAK_Pos
DECL|USB_OTG_DCTL_CGONAK|macro|USB_OTG_DCTL_CGONAK
DECL|USB_OTG_DCTL_GINSTS_Msk|macro|USB_OTG_DCTL_GINSTS_Msk
DECL|USB_OTG_DCTL_GINSTS_Pos|macro|USB_OTG_DCTL_GINSTS_Pos
DECL|USB_OTG_DCTL_GINSTS|macro|USB_OTG_DCTL_GINSTS
DECL|USB_OTG_DCTL_GONSTS_Msk|macro|USB_OTG_DCTL_GONSTS_Msk
DECL|USB_OTG_DCTL_GONSTS_Pos|macro|USB_OTG_DCTL_GONSTS_Pos
DECL|USB_OTG_DCTL_GONSTS|macro|USB_OTG_DCTL_GONSTS
DECL|USB_OTG_DCTL_POPRGDNE_Msk|macro|USB_OTG_DCTL_POPRGDNE_Msk
DECL|USB_OTG_DCTL_POPRGDNE_Pos|macro|USB_OTG_DCTL_POPRGDNE_Pos
DECL|USB_OTG_DCTL_POPRGDNE|macro|USB_OTG_DCTL_POPRGDNE
DECL|USB_OTG_DCTL_RWUSIG_Msk|macro|USB_OTG_DCTL_RWUSIG_Msk
DECL|USB_OTG_DCTL_RWUSIG_Pos|macro|USB_OTG_DCTL_RWUSIG_Pos
DECL|USB_OTG_DCTL_RWUSIG|macro|USB_OTG_DCTL_RWUSIG
DECL|USB_OTG_DCTL_SDIS_Msk|macro|USB_OTG_DCTL_SDIS_Msk
DECL|USB_OTG_DCTL_SDIS_Pos|macro|USB_OTG_DCTL_SDIS_Pos
DECL|USB_OTG_DCTL_SDIS|macro|USB_OTG_DCTL_SDIS
DECL|USB_OTG_DCTL_SGINAK_Msk|macro|USB_OTG_DCTL_SGINAK_Msk
DECL|USB_OTG_DCTL_SGINAK_Pos|macro|USB_OTG_DCTL_SGINAK_Pos
DECL|USB_OTG_DCTL_SGINAK|macro|USB_OTG_DCTL_SGINAK
DECL|USB_OTG_DCTL_SGONAK_Msk|macro|USB_OTG_DCTL_SGONAK_Msk
DECL|USB_OTG_DCTL_SGONAK_Pos|macro|USB_OTG_DCTL_SGONAK_Pos
DECL|USB_OTG_DCTL_SGONAK|macro|USB_OTG_DCTL_SGONAK
DECL|USB_OTG_DCTL_TCTL_0|macro|USB_OTG_DCTL_TCTL_0
DECL|USB_OTG_DCTL_TCTL_1|macro|USB_OTG_DCTL_TCTL_1
DECL|USB_OTG_DCTL_TCTL_2|macro|USB_OTG_DCTL_TCTL_2
DECL|USB_OTG_DCTL_TCTL_Msk|macro|USB_OTG_DCTL_TCTL_Msk
DECL|USB_OTG_DCTL_TCTL_Pos|macro|USB_OTG_DCTL_TCTL_Pos
DECL|USB_OTG_DCTL_TCTL|macro|USB_OTG_DCTL_TCTL
DECL|USB_OTG_DEACHINTMSK_IEP1INTM_Msk|macro|USB_OTG_DEACHINTMSK_IEP1INTM_Msk
DECL|USB_OTG_DEACHINTMSK_IEP1INTM_Pos|macro|USB_OTG_DEACHINTMSK_IEP1INTM_Pos
DECL|USB_OTG_DEACHINTMSK_IEP1INTM|macro|USB_OTG_DEACHINTMSK_IEP1INTM
DECL|USB_OTG_DEACHINTMSK_OEP1INTM_Msk|macro|USB_OTG_DEACHINTMSK_OEP1INTM_Msk
DECL|USB_OTG_DEACHINTMSK_OEP1INTM_Pos|macro|USB_OTG_DEACHINTMSK_OEP1INTM_Pos
DECL|USB_OTG_DEACHINTMSK_OEP1INTM|macro|USB_OTG_DEACHINTMSK_OEP1INTM
DECL|USB_OTG_DEACHINT_IEP1INT_Msk|macro|USB_OTG_DEACHINT_IEP1INT_Msk
DECL|USB_OTG_DEACHINT_IEP1INT_Pos|macro|USB_OTG_DEACHINT_IEP1INT_Pos
DECL|USB_OTG_DEACHINT_IEP1INT|macro|USB_OTG_DEACHINT_IEP1INT
DECL|USB_OTG_DEACHINT_OEP1INT_Msk|macro|USB_OTG_DEACHINT_OEP1INT_Msk
DECL|USB_OTG_DEACHINT_OEP1INT_Pos|macro|USB_OTG_DEACHINT_OEP1INT_Pos
DECL|USB_OTG_DEACHINT_OEP1INT|macro|USB_OTG_DEACHINT_OEP1INT
DECL|USB_OTG_DEVICE_BASE|macro|USB_OTG_DEVICE_BASE
DECL|USB_OTG_DIEPCTL_CNAK_Msk|macro|USB_OTG_DIEPCTL_CNAK_Msk
DECL|USB_OTG_DIEPCTL_CNAK_Pos|macro|USB_OTG_DIEPCTL_CNAK_Pos
DECL|USB_OTG_DIEPCTL_CNAK|macro|USB_OTG_DIEPCTL_CNAK
DECL|USB_OTG_DIEPCTL_EONUM_DPID_Msk|macro|USB_OTG_DIEPCTL_EONUM_DPID_Msk
DECL|USB_OTG_DIEPCTL_EONUM_DPID_Pos|macro|USB_OTG_DIEPCTL_EONUM_DPID_Pos
DECL|USB_OTG_DIEPCTL_EONUM_DPID|macro|USB_OTG_DIEPCTL_EONUM_DPID
DECL|USB_OTG_DIEPCTL_EPDIS_Msk|macro|USB_OTG_DIEPCTL_EPDIS_Msk
DECL|USB_OTG_DIEPCTL_EPDIS_Pos|macro|USB_OTG_DIEPCTL_EPDIS_Pos
DECL|USB_OTG_DIEPCTL_EPDIS|macro|USB_OTG_DIEPCTL_EPDIS
DECL|USB_OTG_DIEPCTL_EPENA_Msk|macro|USB_OTG_DIEPCTL_EPENA_Msk
DECL|USB_OTG_DIEPCTL_EPENA_Pos|macro|USB_OTG_DIEPCTL_EPENA_Pos
DECL|USB_OTG_DIEPCTL_EPENA|macro|USB_OTG_DIEPCTL_EPENA
DECL|USB_OTG_DIEPCTL_EPTYP_0|macro|USB_OTG_DIEPCTL_EPTYP_0
DECL|USB_OTG_DIEPCTL_EPTYP_1|macro|USB_OTG_DIEPCTL_EPTYP_1
DECL|USB_OTG_DIEPCTL_EPTYP_Msk|macro|USB_OTG_DIEPCTL_EPTYP_Msk
DECL|USB_OTG_DIEPCTL_EPTYP_Pos|macro|USB_OTG_DIEPCTL_EPTYP_Pos
DECL|USB_OTG_DIEPCTL_EPTYP|macro|USB_OTG_DIEPCTL_EPTYP
DECL|USB_OTG_DIEPCTL_MPSIZ_Msk|macro|USB_OTG_DIEPCTL_MPSIZ_Msk
DECL|USB_OTG_DIEPCTL_MPSIZ_Pos|macro|USB_OTG_DIEPCTL_MPSIZ_Pos
DECL|USB_OTG_DIEPCTL_MPSIZ|macro|USB_OTG_DIEPCTL_MPSIZ
DECL|USB_OTG_DIEPCTL_NAKSTS_Msk|macro|USB_OTG_DIEPCTL_NAKSTS_Msk
DECL|USB_OTG_DIEPCTL_NAKSTS_Pos|macro|USB_OTG_DIEPCTL_NAKSTS_Pos
DECL|USB_OTG_DIEPCTL_NAKSTS|macro|USB_OTG_DIEPCTL_NAKSTS
DECL|USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk|macro|USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk
DECL|USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos|macro|USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos
DECL|USB_OTG_DIEPCTL_SD0PID_SEVNFRM|macro|USB_OTG_DIEPCTL_SD0PID_SEVNFRM
DECL|USB_OTG_DIEPCTL_SNAK_Msk|macro|USB_OTG_DIEPCTL_SNAK_Msk
DECL|USB_OTG_DIEPCTL_SNAK_Pos|macro|USB_OTG_DIEPCTL_SNAK_Pos
DECL|USB_OTG_DIEPCTL_SNAK|macro|USB_OTG_DIEPCTL_SNAK
DECL|USB_OTG_DIEPCTL_SODDFRM_Msk|macro|USB_OTG_DIEPCTL_SODDFRM_Msk
DECL|USB_OTG_DIEPCTL_SODDFRM_Pos|macro|USB_OTG_DIEPCTL_SODDFRM_Pos
DECL|USB_OTG_DIEPCTL_SODDFRM|macro|USB_OTG_DIEPCTL_SODDFRM
DECL|USB_OTG_DIEPCTL_STALL_Msk|macro|USB_OTG_DIEPCTL_STALL_Msk
DECL|USB_OTG_DIEPCTL_STALL_Pos|macro|USB_OTG_DIEPCTL_STALL_Pos
DECL|USB_OTG_DIEPCTL_STALL|macro|USB_OTG_DIEPCTL_STALL
DECL|USB_OTG_DIEPCTL_TXFNUM_0|macro|USB_OTG_DIEPCTL_TXFNUM_0
DECL|USB_OTG_DIEPCTL_TXFNUM_1|macro|USB_OTG_DIEPCTL_TXFNUM_1
DECL|USB_OTG_DIEPCTL_TXFNUM_2|macro|USB_OTG_DIEPCTL_TXFNUM_2
DECL|USB_OTG_DIEPCTL_TXFNUM_3|macro|USB_OTG_DIEPCTL_TXFNUM_3
DECL|USB_OTG_DIEPCTL_TXFNUM_Msk|macro|USB_OTG_DIEPCTL_TXFNUM_Msk
DECL|USB_OTG_DIEPCTL_TXFNUM_Pos|macro|USB_OTG_DIEPCTL_TXFNUM_Pos
DECL|USB_OTG_DIEPCTL_TXFNUM|macro|USB_OTG_DIEPCTL_TXFNUM
DECL|USB_OTG_DIEPCTL_USBAEP_Msk|macro|USB_OTG_DIEPCTL_USBAEP_Msk
DECL|USB_OTG_DIEPCTL_USBAEP_Pos|macro|USB_OTG_DIEPCTL_USBAEP_Pos
DECL|USB_OTG_DIEPCTL_USBAEP|macro|USB_OTG_DIEPCTL_USBAEP
DECL|USB_OTG_DIEPDMA_DMAADDR_Msk|macro|USB_OTG_DIEPDMA_DMAADDR_Msk
DECL|USB_OTG_DIEPDMA_DMAADDR_Pos|macro|USB_OTG_DIEPDMA_DMAADDR_Pos
DECL|USB_OTG_DIEPDMA_DMAADDR|macro|USB_OTG_DIEPDMA_DMAADDR
DECL|USB_OTG_DIEPEACHMSK1_BIM_Msk|macro|USB_OTG_DIEPEACHMSK1_BIM_Msk
DECL|USB_OTG_DIEPEACHMSK1_BIM_Pos|macro|USB_OTG_DIEPEACHMSK1_BIM_Pos
DECL|USB_OTG_DIEPEACHMSK1_BIM|macro|USB_OTG_DIEPEACHMSK1_BIM
DECL|USB_OTG_DIEPEACHMSK1_EPDM_Msk|macro|USB_OTG_DIEPEACHMSK1_EPDM_Msk
DECL|USB_OTG_DIEPEACHMSK1_EPDM_Pos|macro|USB_OTG_DIEPEACHMSK1_EPDM_Pos
DECL|USB_OTG_DIEPEACHMSK1_EPDM|macro|USB_OTG_DIEPEACHMSK1_EPDM
DECL|USB_OTG_DIEPEACHMSK1_INEPNEM_Msk|macro|USB_OTG_DIEPEACHMSK1_INEPNEM_Msk
DECL|USB_OTG_DIEPEACHMSK1_INEPNEM_Pos|macro|USB_OTG_DIEPEACHMSK1_INEPNEM_Pos
DECL|USB_OTG_DIEPEACHMSK1_INEPNEM|macro|USB_OTG_DIEPEACHMSK1_INEPNEM
DECL|USB_OTG_DIEPEACHMSK1_INEPNMM_Msk|macro|USB_OTG_DIEPEACHMSK1_INEPNMM_Msk
DECL|USB_OTG_DIEPEACHMSK1_INEPNMM_Pos|macro|USB_OTG_DIEPEACHMSK1_INEPNMM_Pos
DECL|USB_OTG_DIEPEACHMSK1_INEPNMM|macro|USB_OTG_DIEPEACHMSK1_INEPNMM
DECL|USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk|macro|USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk
DECL|USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos|macro|USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos
DECL|USB_OTG_DIEPEACHMSK1_ITTXFEMSK|macro|USB_OTG_DIEPEACHMSK1_ITTXFEMSK
DECL|USB_OTG_DIEPEACHMSK1_NAKM_Msk|macro|USB_OTG_DIEPEACHMSK1_NAKM_Msk
DECL|USB_OTG_DIEPEACHMSK1_NAKM_Pos|macro|USB_OTG_DIEPEACHMSK1_NAKM_Pos
DECL|USB_OTG_DIEPEACHMSK1_NAKM|macro|USB_OTG_DIEPEACHMSK1_NAKM
DECL|USB_OTG_DIEPEACHMSK1_TOM_Msk|macro|USB_OTG_DIEPEACHMSK1_TOM_Msk
DECL|USB_OTG_DIEPEACHMSK1_TOM_Pos|macro|USB_OTG_DIEPEACHMSK1_TOM_Pos
DECL|USB_OTG_DIEPEACHMSK1_TOM|macro|USB_OTG_DIEPEACHMSK1_TOM
DECL|USB_OTG_DIEPEACHMSK1_TXFURM_Msk|macro|USB_OTG_DIEPEACHMSK1_TXFURM_Msk
DECL|USB_OTG_DIEPEACHMSK1_TXFURM_Pos|macro|USB_OTG_DIEPEACHMSK1_TXFURM_Pos
DECL|USB_OTG_DIEPEACHMSK1_TXFURM|macro|USB_OTG_DIEPEACHMSK1_TXFURM
DECL|USB_OTG_DIEPEACHMSK1_XFRCM_Msk|macro|USB_OTG_DIEPEACHMSK1_XFRCM_Msk
DECL|USB_OTG_DIEPEACHMSK1_XFRCM_Pos|macro|USB_OTG_DIEPEACHMSK1_XFRCM_Pos
DECL|USB_OTG_DIEPEACHMSK1_XFRCM|macro|USB_OTG_DIEPEACHMSK1_XFRCM
DECL|USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk|macro|USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk
DECL|USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos|macro|USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos
DECL|USB_OTG_DIEPEMPMSK_INEPTXFEM|macro|USB_OTG_DIEPEMPMSK_INEPTXFEM
DECL|USB_OTG_DIEPINT_BERR_Msk|macro|USB_OTG_DIEPINT_BERR_Msk
DECL|USB_OTG_DIEPINT_BERR_Pos|macro|USB_OTG_DIEPINT_BERR_Pos
DECL|USB_OTG_DIEPINT_BERR|macro|USB_OTG_DIEPINT_BERR
DECL|USB_OTG_DIEPINT_BNA_Msk|macro|USB_OTG_DIEPINT_BNA_Msk
DECL|USB_OTG_DIEPINT_BNA_Pos|macro|USB_OTG_DIEPINT_BNA_Pos
DECL|USB_OTG_DIEPINT_BNA|macro|USB_OTG_DIEPINT_BNA
DECL|USB_OTG_DIEPINT_EPDISD_Msk|macro|USB_OTG_DIEPINT_EPDISD_Msk
DECL|USB_OTG_DIEPINT_EPDISD_Pos|macro|USB_OTG_DIEPINT_EPDISD_Pos
DECL|USB_OTG_DIEPINT_EPDISD|macro|USB_OTG_DIEPINT_EPDISD
DECL|USB_OTG_DIEPINT_INEPNE_Msk|macro|USB_OTG_DIEPINT_INEPNE_Msk
DECL|USB_OTG_DIEPINT_INEPNE_Pos|macro|USB_OTG_DIEPINT_INEPNE_Pos
DECL|USB_OTG_DIEPINT_INEPNE|macro|USB_OTG_DIEPINT_INEPNE
DECL|USB_OTG_DIEPINT_ITTXFE_Msk|macro|USB_OTG_DIEPINT_ITTXFE_Msk
DECL|USB_OTG_DIEPINT_ITTXFE_Pos|macro|USB_OTG_DIEPINT_ITTXFE_Pos
DECL|USB_OTG_DIEPINT_ITTXFE|macro|USB_OTG_DIEPINT_ITTXFE
DECL|USB_OTG_DIEPINT_NAK_Msk|macro|USB_OTG_DIEPINT_NAK_Msk
DECL|USB_OTG_DIEPINT_NAK_Pos|macro|USB_OTG_DIEPINT_NAK_Pos
DECL|USB_OTG_DIEPINT_NAK|macro|USB_OTG_DIEPINT_NAK
DECL|USB_OTG_DIEPINT_PKTDRPSTS_Msk|macro|USB_OTG_DIEPINT_PKTDRPSTS_Msk
DECL|USB_OTG_DIEPINT_PKTDRPSTS_Pos|macro|USB_OTG_DIEPINT_PKTDRPSTS_Pos
DECL|USB_OTG_DIEPINT_PKTDRPSTS|macro|USB_OTG_DIEPINT_PKTDRPSTS
DECL|USB_OTG_DIEPINT_TOC_Msk|macro|USB_OTG_DIEPINT_TOC_Msk
DECL|USB_OTG_DIEPINT_TOC_Pos|macro|USB_OTG_DIEPINT_TOC_Pos
DECL|USB_OTG_DIEPINT_TOC|macro|USB_OTG_DIEPINT_TOC
DECL|USB_OTG_DIEPINT_TXFE_Msk|macro|USB_OTG_DIEPINT_TXFE_Msk
DECL|USB_OTG_DIEPINT_TXFE_Pos|macro|USB_OTG_DIEPINT_TXFE_Pos
DECL|USB_OTG_DIEPINT_TXFE|macro|USB_OTG_DIEPINT_TXFE
DECL|USB_OTG_DIEPINT_TXFIFOUDRN_Msk|macro|USB_OTG_DIEPINT_TXFIFOUDRN_Msk
DECL|USB_OTG_DIEPINT_TXFIFOUDRN_Pos|macro|USB_OTG_DIEPINT_TXFIFOUDRN_Pos
DECL|USB_OTG_DIEPINT_TXFIFOUDRN|macro|USB_OTG_DIEPINT_TXFIFOUDRN
DECL|USB_OTG_DIEPINT_XFRC_Msk|macro|USB_OTG_DIEPINT_XFRC_Msk
DECL|USB_OTG_DIEPINT_XFRC_Pos|macro|USB_OTG_DIEPINT_XFRC_Pos
DECL|USB_OTG_DIEPINT_XFRC|macro|USB_OTG_DIEPINT_XFRC
DECL|USB_OTG_DIEPMSK_BIM_Msk|macro|USB_OTG_DIEPMSK_BIM_Msk
DECL|USB_OTG_DIEPMSK_BIM_Pos|macro|USB_OTG_DIEPMSK_BIM_Pos
DECL|USB_OTG_DIEPMSK_BIM|macro|USB_OTG_DIEPMSK_BIM
DECL|USB_OTG_DIEPMSK_EPDM_Msk|macro|USB_OTG_DIEPMSK_EPDM_Msk
DECL|USB_OTG_DIEPMSK_EPDM_Pos|macro|USB_OTG_DIEPMSK_EPDM_Pos
DECL|USB_OTG_DIEPMSK_EPDM|macro|USB_OTG_DIEPMSK_EPDM
DECL|USB_OTG_DIEPMSK_INEPNEM_Msk|macro|USB_OTG_DIEPMSK_INEPNEM_Msk
DECL|USB_OTG_DIEPMSK_INEPNEM_Pos|macro|USB_OTG_DIEPMSK_INEPNEM_Pos
DECL|USB_OTG_DIEPMSK_INEPNEM|macro|USB_OTG_DIEPMSK_INEPNEM
DECL|USB_OTG_DIEPMSK_INEPNMM_Msk|macro|USB_OTG_DIEPMSK_INEPNMM_Msk
DECL|USB_OTG_DIEPMSK_INEPNMM_Pos|macro|USB_OTG_DIEPMSK_INEPNMM_Pos
DECL|USB_OTG_DIEPMSK_INEPNMM|macro|USB_OTG_DIEPMSK_INEPNMM
DECL|USB_OTG_DIEPMSK_ITTXFEMSK_Msk|macro|USB_OTG_DIEPMSK_ITTXFEMSK_Msk
DECL|USB_OTG_DIEPMSK_ITTXFEMSK_Pos|macro|USB_OTG_DIEPMSK_ITTXFEMSK_Pos
DECL|USB_OTG_DIEPMSK_ITTXFEMSK|macro|USB_OTG_DIEPMSK_ITTXFEMSK
DECL|USB_OTG_DIEPMSK_TOM_Msk|macro|USB_OTG_DIEPMSK_TOM_Msk
DECL|USB_OTG_DIEPMSK_TOM_Pos|macro|USB_OTG_DIEPMSK_TOM_Pos
DECL|USB_OTG_DIEPMSK_TOM|macro|USB_OTG_DIEPMSK_TOM
DECL|USB_OTG_DIEPMSK_TXFURM_Msk|macro|USB_OTG_DIEPMSK_TXFURM_Msk
DECL|USB_OTG_DIEPMSK_TXFURM_Pos|macro|USB_OTG_DIEPMSK_TXFURM_Pos
DECL|USB_OTG_DIEPMSK_TXFURM|macro|USB_OTG_DIEPMSK_TXFURM
DECL|USB_OTG_DIEPMSK_XFRCM_Msk|macro|USB_OTG_DIEPMSK_XFRCM_Msk
DECL|USB_OTG_DIEPMSK_XFRCM_Pos|macro|USB_OTG_DIEPMSK_XFRCM_Pos
DECL|USB_OTG_DIEPMSK_XFRCM|macro|USB_OTG_DIEPMSK_XFRCM
DECL|USB_OTG_DIEPTSIZ_MULCNT_Msk|macro|USB_OTG_DIEPTSIZ_MULCNT_Msk
DECL|USB_OTG_DIEPTSIZ_MULCNT_Pos|macro|USB_OTG_DIEPTSIZ_MULCNT_Pos
DECL|USB_OTG_DIEPTSIZ_MULCNT|macro|USB_OTG_DIEPTSIZ_MULCNT
DECL|USB_OTG_DIEPTSIZ_PKTCNT_Msk|macro|USB_OTG_DIEPTSIZ_PKTCNT_Msk
DECL|USB_OTG_DIEPTSIZ_PKTCNT_Pos|macro|USB_OTG_DIEPTSIZ_PKTCNT_Pos
DECL|USB_OTG_DIEPTSIZ_PKTCNT|macro|USB_OTG_DIEPTSIZ_PKTCNT
DECL|USB_OTG_DIEPTSIZ_XFRSIZ_Msk|macro|USB_OTG_DIEPTSIZ_XFRSIZ_Msk
DECL|USB_OTG_DIEPTSIZ_XFRSIZ_Pos|macro|USB_OTG_DIEPTSIZ_XFRSIZ_Pos
DECL|USB_OTG_DIEPTSIZ_XFRSIZ|macro|USB_OTG_DIEPTSIZ_XFRSIZ
DECL|USB_OTG_DIEPTXF_INEPTXFD_Msk|macro|USB_OTG_DIEPTXF_INEPTXFD_Msk
DECL|USB_OTG_DIEPTXF_INEPTXFD_Pos|macro|USB_OTG_DIEPTXF_INEPTXFD_Pos
DECL|USB_OTG_DIEPTXF_INEPTXFD|macro|USB_OTG_DIEPTXF_INEPTXFD
DECL|USB_OTG_DIEPTXF_INEPTXSA_Msk|macro|USB_OTG_DIEPTXF_INEPTXSA_Msk
DECL|USB_OTG_DIEPTXF_INEPTXSA_Pos|macro|USB_OTG_DIEPTXF_INEPTXSA_Pos
DECL|USB_OTG_DIEPTXF_INEPTXSA|macro|USB_OTG_DIEPTXF_INEPTXSA
DECL|USB_OTG_DOEPCTL_CNAK_Msk|macro|USB_OTG_DOEPCTL_CNAK_Msk
DECL|USB_OTG_DOEPCTL_CNAK_Pos|macro|USB_OTG_DOEPCTL_CNAK_Pos
DECL|USB_OTG_DOEPCTL_CNAK|macro|USB_OTG_DOEPCTL_CNAK
DECL|USB_OTG_DOEPCTL_EPDIS_Msk|macro|USB_OTG_DOEPCTL_EPDIS_Msk
DECL|USB_OTG_DOEPCTL_EPDIS_Pos|macro|USB_OTG_DOEPCTL_EPDIS_Pos
DECL|USB_OTG_DOEPCTL_EPDIS|macro|USB_OTG_DOEPCTL_EPDIS
DECL|USB_OTG_DOEPCTL_EPENA_Msk|macro|USB_OTG_DOEPCTL_EPENA_Msk
DECL|USB_OTG_DOEPCTL_EPENA_Pos|macro|USB_OTG_DOEPCTL_EPENA_Pos
DECL|USB_OTG_DOEPCTL_EPENA|macro|USB_OTG_DOEPCTL_EPENA
DECL|USB_OTG_DOEPCTL_EPTYP_0|macro|USB_OTG_DOEPCTL_EPTYP_0
DECL|USB_OTG_DOEPCTL_EPTYP_1|macro|USB_OTG_DOEPCTL_EPTYP_1
DECL|USB_OTG_DOEPCTL_EPTYP_Msk|macro|USB_OTG_DOEPCTL_EPTYP_Msk
DECL|USB_OTG_DOEPCTL_EPTYP_Pos|macro|USB_OTG_DOEPCTL_EPTYP_Pos
DECL|USB_OTG_DOEPCTL_EPTYP|macro|USB_OTG_DOEPCTL_EPTYP
DECL|USB_OTG_DOEPCTL_MPSIZ_Msk|macro|USB_OTG_DOEPCTL_MPSIZ_Msk
DECL|USB_OTG_DOEPCTL_MPSIZ_Pos|macro|USB_OTG_DOEPCTL_MPSIZ_Pos
DECL|USB_OTG_DOEPCTL_MPSIZ|macro|USB_OTG_DOEPCTL_MPSIZ
DECL|USB_OTG_DOEPCTL_NAKSTS_Msk|macro|USB_OTG_DOEPCTL_NAKSTS_Msk
DECL|USB_OTG_DOEPCTL_NAKSTS_Pos|macro|USB_OTG_DOEPCTL_NAKSTS_Pos
DECL|USB_OTG_DOEPCTL_NAKSTS|macro|USB_OTG_DOEPCTL_NAKSTS
DECL|USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk|macro|USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk
DECL|USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos|macro|USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos
DECL|USB_OTG_DOEPCTL_SD0PID_SEVNFRM|macro|USB_OTG_DOEPCTL_SD0PID_SEVNFRM
DECL|USB_OTG_DOEPCTL_SNAK_Msk|macro|USB_OTG_DOEPCTL_SNAK_Msk
DECL|USB_OTG_DOEPCTL_SNAK_Pos|macro|USB_OTG_DOEPCTL_SNAK_Pos
DECL|USB_OTG_DOEPCTL_SNAK|macro|USB_OTG_DOEPCTL_SNAK
DECL|USB_OTG_DOEPCTL_SNPM_Msk|macro|USB_OTG_DOEPCTL_SNPM_Msk
DECL|USB_OTG_DOEPCTL_SNPM_Pos|macro|USB_OTG_DOEPCTL_SNPM_Pos
DECL|USB_OTG_DOEPCTL_SNPM|macro|USB_OTG_DOEPCTL_SNPM
DECL|USB_OTG_DOEPCTL_SODDFRM_Msk|macro|USB_OTG_DOEPCTL_SODDFRM_Msk
DECL|USB_OTG_DOEPCTL_SODDFRM_Pos|macro|USB_OTG_DOEPCTL_SODDFRM_Pos
DECL|USB_OTG_DOEPCTL_SODDFRM|macro|USB_OTG_DOEPCTL_SODDFRM
DECL|USB_OTG_DOEPCTL_STALL_Msk|macro|USB_OTG_DOEPCTL_STALL_Msk
DECL|USB_OTG_DOEPCTL_STALL_Pos|macro|USB_OTG_DOEPCTL_STALL_Pos
DECL|USB_OTG_DOEPCTL_STALL|macro|USB_OTG_DOEPCTL_STALL
DECL|USB_OTG_DOEPCTL_USBAEP_Msk|macro|USB_OTG_DOEPCTL_USBAEP_Msk
DECL|USB_OTG_DOEPCTL_USBAEP_Pos|macro|USB_OTG_DOEPCTL_USBAEP_Pos
DECL|USB_OTG_DOEPCTL_USBAEP|macro|USB_OTG_DOEPCTL_USBAEP
DECL|USB_OTG_DOEPEACHMSK1_BERRM_Msk|macro|USB_OTG_DOEPEACHMSK1_BERRM_Msk
DECL|USB_OTG_DOEPEACHMSK1_BERRM_Pos|macro|USB_OTG_DOEPEACHMSK1_BERRM_Pos
DECL|USB_OTG_DOEPEACHMSK1_BERRM|macro|USB_OTG_DOEPEACHMSK1_BERRM
DECL|USB_OTG_DOEPEACHMSK1_BIM_Msk|macro|USB_OTG_DOEPEACHMSK1_BIM_Msk
DECL|USB_OTG_DOEPEACHMSK1_BIM_Pos|macro|USB_OTG_DOEPEACHMSK1_BIM_Pos
DECL|USB_OTG_DOEPEACHMSK1_BIM|macro|USB_OTG_DOEPEACHMSK1_BIM
DECL|USB_OTG_DOEPEACHMSK1_EPDM_Msk|macro|USB_OTG_DOEPEACHMSK1_EPDM_Msk
DECL|USB_OTG_DOEPEACHMSK1_EPDM_Pos|macro|USB_OTG_DOEPEACHMSK1_EPDM_Pos
DECL|USB_OTG_DOEPEACHMSK1_EPDM|macro|USB_OTG_DOEPEACHMSK1_EPDM
DECL|USB_OTG_DOEPEACHMSK1_INEPNEM_Msk|macro|USB_OTG_DOEPEACHMSK1_INEPNEM_Msk
DECL|USB_OTG_DOEPEACHMSK1_INEPNEM_Pos|macro|USB_OTG_DOEPEACHMSK1_INEPNEM_Pos
DECL|USB_OTG_DOEPEACHMSK1_INEPNEM|macro|USB_OTG_DOEPEACHMSK1_INEPNEM
DECL|USB_OTG_DOEPEACHMSK1_INEPNMM_Msk|macro|USB_OTG_DOEPEACHMSK1_INEPNMM_Msk
DECL|USB_OTG_DOEPEACHMSK1_INEPNMM_Pos|macro|USB_OTG_DOEPEACHMSK1_INEPNMM_Pos
DECL|USB_OTG_DOEPEACHMSK1_INEPNMM|macro|USB_OTG_DOEPEACHMSK1_INEPNMM
DECL|USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk|macro|USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk
DECL|USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos|macro|USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos
DECL|USB_OTG_DOEPEACHMSK1_ITTXFEMSK|macro|USB_OTG_DOEPEACHMSK1_ITTXFEMSK
DECL|USB_OTG_DOEPEACHMSK1_NAKM_Msk|macro|USB_OTG_DOEPEACHMSK1_NAKM_Msk
DECL|USB_OTG_DOEPEACHMSK1_NAKM_Pos|macro|USB_OTG_DOEPEACHMSK1_NAKM_Pos
DECL|USB_OTG_DOEPEACHMSK1_NAKM|macro|USB_OTG_DOEPEACHMSK1_NAKM
DECL|USB_OTG_DOEPEACHMSK1_NYETM_Msk|macro|USB_OTG_DOEPEACHMSK1_NYETM_Msk
DECL|USB_OTG_DOEPEACHMSK1_NYETM_Pos|macro|USB_OTG_DOEPEACHMSK1_NYETM_Pos
DECL|USB_OTG_DOEPEACHMSK1_NYETM|macro|USB_OTG_DOEPEACHMSK1_NYETM
DECL|USB_OTG_DOEPEACHMSK1_TOM_Msk|macro|USB_OTG_DOEPEACHMSK1_TOM_Msk
DECL|USB_OTG_DOEPEACHMSK1_TOM_Pos|macro|USB_OTG_DOEPEACHMSK1_TOM_Pos
DECL|USB_OTG_DOEPEACHMSK1_TOM|macro|USB_OTG_DOEPEACHMSK1_TOM
DECL|USB_OTG_DOEPEACHMSK1_TXFURM_Msk|macro|USB_OTG_DOEPEACHMSK1_TXFURM_Msk
DECL|USB_OTG_DOEPEACHMSK1_TXFURM_Pos|macro|USB_OTG_DOEPEACHMSK1_TXFURM_Pos
DECL|USB_OTG_DOEPEACHMSK1_TXFURM|macro|USB_OTG_DOEPEACHMSK1_TXFURM
DECL|USB_OTG_DOEPEACHMSK1_XFRCM_Msk|macro|USB_OTG_DOEPEACHMSK1_XFRCM_Msk
DECL|USB_OTG_DOEPEACHMSK1_XFRCM_Pos|macro|USB_OTG_DOEPEACHMSK1_XFRCM_Pos
DECL|USB_OTG_DOEPEACHMSK1_XFRCM|macro|USB_OTG_DOEPEACHMSK1_XFRCM
DECL|USB_OTG_DOEPINT_B2BSTUP_Msk|macro|USB_OTG_DOEPINT_B2BSTUP_Msk
DECL|USB_OTG_DOEPINT_B2BSTUP_Pos|macro|USB_OTG_DOEPINT_B2BSTUP_Pos
DECL|USB_OTG_DOEPINT_B2BSTUP|macro|USB_OTG_DOEPINT_B2BSTUP
DECL|USB_OTG_DOEPINT_EPDISD_Msk|macro|USB_OTG_DOEPINT_EPDISD_Msk
DECL|USB_OTG_DOEPINT_EPDISD_Pos|macro|USB_OTG_DOEPINT_EPDISD_Pos
DECL|USB_OTG_DOEPINT_EPDISD|macro|USB_OTG_DOEPINT_EPDISD
DECL|USB_OTG_DOEPINT_NYET_Msk|macro|USB_OTG_DOEPINT_NYET_Msk
DECL|USB_OTG_DOEPINT_NYET_Pos|macro|USB_OTG_DOEPINT_NYET_Pos
DECL|USB_OTG_DOEPINT_NYET|macro|USB_OTG_DOEPINT_NYET
DECL|USB_OTG_DOEPINT_OTEPDIS_Msk|macro|USB_OTG_DOEPINT_OTEPDIS_Msk
DECL|USB_OTG_DOEPINT_OTEPDIS_Pos|macro|USB_OTG_DOEPINT_OTEPDIS_Pos
DECL|USB_OTG_DOEPINT_OTEPDIS|macro|USB_OTG_DOEPINT_OTEPDIS
DECL|USB_OTG_DOEPINT_OTEPSPR_Msk|macro|USB_OTG_DOEPINT_OTEPSPR_Msk
DECL|USB_OTG_DOEPINT_OTEPSPR_Pos|macro|USB_OTG_DOEPINT_OTEPSPR_Pos
DECL|USB_OTG_DOEPINT_OTEPSPR|macro|USB_OTG_DOEPINT_OTEPSPR
DECL|USB_OTG_DOEPINT_STUP_Msk|macro|USB_OTG_DOEPINT_STUP_Msk
DECL|USB_OTG_DOEPINT_STUP_Pos|macro|USB_OTG_DOEPINT_STUP_Pos
DECL|USB_OTG_DOEPINT_STUP|macro|USB_OTG_DOEPINT_STUP
DECL|USB_OTG_DOEPINT_XFRC_Msk|macro|USB_OTG_DOEPINT_XFRC_Msk
DECL|USB_OTG_DOEPINT_XFRC_Pos|macro|USB_OTG_DOEPINT_XFRC_Pos
DECL|USB_OTG_DOEPINT_XFRC|macro|USB_OTG_DOEPINT_XFRC
DECL|USB_OTG_DOEPMSK_B2BSTUP_Msk|macro|USB_OTG_DOEPMSK_B2BSTUP_Msk
DECL|USB_OTG_DOEPMSK_B2BSTUP_Pos|macro|USB_OTG_DOEPMSK_B2BSTUP_Pos
DECL|USB_OTG_DOEPMSK_B2BSTUP|macro|USB_OTG_DOEPMSK_B2BSTUP
DECL|USB_OTG_DOEPMSK_BOIM_Msk|macro|USB_OTG_DOEPMSK_BOIM_Msk
DECL|USB_OTG_DOEPMSK_BOIM_Pos|macro|USB_OTG_DOEPMSK_BOIM_Pos
DECL|USB_OTG_DOEPMSK_BOIM|macro|USB_OTG_DOEPMSK_BOIM
DECL|USB_OTG_DOEPMSK_EPDM_Msk|macro|USB_OTG_DOEPMSK_EPDM_Msk
DECL|USB_OTG_DOEPMSK_EPDM_Pos|macro|USB_OTG_DOEPMSK_EPDM_Pos
DECL|USB_OTG_DOEPMSK_EPDM|macro|USB_OTG_DOEPMSK_EPDM
DECL|USB_OTG_DOEPMSK_OPEM_Msk|macro|USB_OTG_DOEPMSK_OPEM_Msk
DECL|USB_OTG_DOEPMSK_OPEM_Pos|macro|USB_OTG_DOEPMSK_OPEM_Pos
DECL|USB_OTG_DOEPMSK_OPEM|macro|USB_OTG_DOEPMSK_OPEM
DECL|USB_OTG_DOEPMSK_OTEPDM_Msk|macro|USB_OTG_DOEPMSK_OTEPDM_Msk
DECL|USB_OTG_DOEPMSK_OTEPDM_Pos|macro|USB_OTG_DOEPMSK_OTEPDM_Pos
DECL|USB_OTG_DOEPMSK_OTEPDM|macro|USB_OTG_DOEPMSK_OTEPDM
DECL|USB_OTG_DOEPMSK_OTEPSPRM_Msk|macro|USB_OTG_DOEPMSK_OTEPSPRM_Msk
DECL|USB_OTG_DOEPMSK_OTEPSPRM_Pos|macro|USB_OTG_DOEPMSK_OTEPSPRM_Pos
DECL|USB_OTG_DOEPMSK_OTEPSPRM|macro|USB_OTG_DOEPMSK_OTEPSPRM
DECL|USB_OTG_DOEPMSK_STUPM_Msk|macro|USB_OTG_DOEPMSK_STUPM_Msk
DECL|USB_OTG_DOEPMSK_STUPM_Pos|macro|USB_OTG_DOEPMSK_STUPM_Pos
DECL|USB_OTG_DOEPMSK_STUPM|macro|USB_OTG_DOEPMSK_STUPM
DECL|USB_OTG_DOEPMSK_XFRCM_Msk|macro|USB_OTG_DOEPMSK_XFRCM_Msk
DECL|USB_OTG_DOEPMSK_XFRCM_Pos|macro|USB_OTG_DOEPMSK_XFRCM_Pos
DECL|USB_OTG_DOEPMSK_XFRCM|macro|USB_OTG_DOEPMSK_XFRCM
DECL|USB_OTG_DOEPTSIZ_PKTCNT_Msk|macro|USB_OTG_DOEPTSIZ_PKTCNT_Msk
DECL|USB_OTG_DOEPTSIZ_PKTCNT_Pos|macro|USB_OTG_DOEPTSIZ_PKTCNT_Pos
DECL|USB_OTG_DOEPTSIZ_PKTCNT|macro|USB_OTG_DOEPTSIZ_PKTCNT
DECL|USB_OTG_DOEPTSIZ_STUPCNT_0|macro|USB_OTG_DOEPTSIZ_STUPCNT_0
DECL|USB_OTG_DOEPTSIZ_STUPCNT_1|macro|USB_OTG_DOEPTSIZ_STUPCNT_1
DECL|USB_OTG_DOEPTSIZ_STUPCNT_Msk|macro|USB_OTG_DOEPTSIZ_STUPCNT_Msk
DECL|USB_OTG_DOEPTSIZ_STUPCNT_Pos|macro|USB_OTG_DOEPTSIZ_STUPCNT_Pos
DECL|USB_OTG_DOEPTSIZ_STUPCNT|macro|USB_OTG_DOEPTSIZ_STUPCNT
DECL|USB_OTG_DOEPTSIZ_XFRSIZ_Msk|macro|USB_OTG_DOEPTSIZ_XFRSIZ_Msk
DECL|USB_OTG_DOEPTSIZ_XFRSIZ_Pos|macro|USB_OTG_DOEPTSIZ_XFRSIZ_Pos
DECL|USB_OTG_DOEPTSIZ_XFRSIZ|macro|USB_OTG_DOEPTSIZ_XFRSIZ
DECL|USB_OTG_DPID_0|macro|USB_OTG_DPID_0
DECL|USB_OTG_DPID_1|macro|USB_OTG_DPID_1
DECL|USB_OTG_DPID_Msk|macro|USB_OTG_DPID_Msk
DECL|USB_OTG_DPID_Pos|macro|USB_OTG_DPID_Pos
DECL|USB_OTG_DPID|macro|USB_OTG_DPID
DECL|USB_OTG_DSTS_EERR_Msk|macro|USB_OTG_DSTS_EERR_Msk
DECL|USB_OTG_DSTS_EERR_Pos|macro|USB_OTG_DSTS_EERR_Pos
DECL|USB_OTG_DSTS_EERR|macro|USB_OTG_DSTS_EERR
DECL|USB_OTG_DSTS_ENUMSPD_0|macro|USB_OTG_DSTS_ENUMSPD_0
DECL|USB_OTG_DSTS_ENUMSPD_1|macro|USB_OTG_DSTS_ENUMSPD_1
DECL|USB_OTG_DSTS_ENUMSPD_Msk|macro|USB_OTG_DSTS_ENUMSPD_Msk
DECL|USB_OTG_DSTS_ENUMSPD_Pos|macro|USB_OTG_DSTS_ENUMSPD_Pos
DECL|USB_OTG_DSTS_ENUMSPD|macro|USB_OTG_DSTS_ENUMSPD
DECL|USB_OTG_DSTS_FNSOF_Msk|macro|USB_OTG_DSTS_FNSOF_Msk
DECL|USB_OTG_DSTS_FNSOF_Pos|macro|USB_OTG_DSTS_FNSOF_Pos
DECL|USB_OTG_DSTS_FNSOF|macro|USB_OTG_DSTS_FNSOF
DECL|USB_OTG_DSTS_SUSPSTS_Msk|macro|USB_OTG_DSTS_SUSPSTS_Msk
DECL|USB_OTG_DSTS_SUSPSTS_Pos|macro|USB_OTG_DSTS_SUSPSTS_Pos
DECL|USB_OTG_DSTS_SUSPSTS|macro|USB_OTG_DSTS_SUSPSTS
DECL|USB_OTG_DTHRCTL_ARPEN_Msk|macro|USB_OTG_DTHRCTL_ARPEN_Msk
DECL|USB_OTG_DTHRCTL_ARPEN_Pos|macro|USB_OTG_DTHRCTL_ARPEN_Pos
DECL|USB_OTG_DTHRCTL_ARPEN|macro|USB_OTG_DTHRCTL_ARPEN
DECL|USB_OTG_DTHRCTL_ISOTHREN_Msk|macro|USB_OTG_DTHRCTL_ISOTHREN_Msk
DECL|USB_OTG_DTHRCTL_ISOTHREN_Pos|macro|USB_OTG_DTHRCTL_ISOTHREN_Pos
DECL|USB_OTG_DTHRCTL_ISOTHREN|macro|USB_OTG_DTHRCTL_ISOTHREN
DECL|USB_OTG_DTHRCTL_NONISOTHREN_Msk|macro|USB_OTG_DTHRCTL_NONISOTHREN_Msk
DECL|USB_OTG_DTHRCTL_NONISOTHREN_Pos|macro|USB_OTG_DTHRCTL_NONISOTHREN_Pos
DECL|USB_OTG_DTHRCTL_NONISOTHREN|macro|USB_OTG_DTHRCTL_NONISOTHREN
DECL|USB_OTG_DTHRCTL_RXTHREN_Msk|macro|USB_OTG_DTHRCTL_RXTHREN_Msk
DECL|USB_OTG_DTHRCTL_RXTHREN_Pos|macro|USB_OTG_DTHRCTL_RXTHREN_Pos
DECL|USB_OTG_DTHRCTL_RXTHREN|macro|USB_OTG_DTHRCTL_RXTHREN
DECL|USB_OTG_DTHRCTL_RXTHRLEN_0|macro|USB_OTG_DTHRCTL_RXTHRLEN_0
DECL|USB_OTG_DTHRCTL_RXTHRLEN_1|macro|USB_OTG_DTHRCTL_RXTHRLEN_1
DECL|USB_OTG_DTHRCTL_RXTHRLEN_2|macro|USB_OTG_DTHRCTL_RXTHRLEN_2
DECL|USB_OTG_DTHRCTL_RXTHRLEN_3|macro|USB_OTG_DTHRCTL_RXTHRLEN_3
DECL|USB_OTG_DTHRCTL_RXTHRLEN_4|macro|USB_OTG_DTHRCTL_RXTHRLEN_4
DECL|USB_OTG_DTHRCTL_RXTHRLEN_5|macro|USB_OTG_DTHRCTL_RXTHRLEN_5
DECL|USB_OTG_DTHRCTL_RXTHRLEN_6|macro|USB_OTG_DTHRCTL_RXTHRLEN_6
DECL|USB_OTG_DTHRCTL_RXTHRLEN_7|macro|USB_OTG_DTHRCTL_RXTHRLEN_7
DECL|USB_OTG_DTHRCTL_RXTHRLEN_8|macro|USB_OTG_DTHRCTL_RXTHRLEN_8
DECL|USB_OTG_DTHRCTL_RXTHRLEN_Msk|macro|USB_OTG_DTHRCTL_RXTHRLEN_Msk
DECL|USB_OTG_DTHRCTL_RXTHRLEN_Pos|macro|USB_OTG_DTHRCTL_RXTHRLEN_Pos
DECL|USB_OTG_DTHRCTL_RXTHRLEN|macro|USB_OTG_DTHRCTL_RXTHRLEN
DECL|USB_OTG_DTHRCTL_TXTHRLEN_0|macro|USB_OTG_DTHRCTL_TXTHRLEN_0
DECL|USB_OTG_DTHRCTL_TXTHRLEN_1|macro|USB_OTG_DTHRCTL_TXTHRLEN_1
DECL|USB_OTG_DTHRCTL_TXTHRLEN_2|macro|USB_OTG_DTHRCTL_TXTHRLEN_2
DECL|USB_OTG_DTHRCTL_TXTHRLEN_3|macro|USB_OTG_DTHRCTL_TXTHRLEN_3
DECL|USB_OTG_DTHRCTL_TXTHRLEN_4|macro|USB_OTG_DTHRCTL_TXTHRLEN_4
DECL|USB_OTG_DTHRCTL_TXTHRLEN_5|macro|USB_OTG_DTHRCTL_TXTHRLEN_5
DECL|USB_OTG_DTHRCTL_TXTHRLEN_6|macro|USB_OTG_DTHRCTL_TXTHRLEN_6
DECL|USB_OTG_DTHRCTL_TXTHRLEN_7|macro|USB_OTG_DTHRCTL_TXTHRLEN_7
DECL|USB_OTG_DTHRCTL_TXTHRLEN_8|macro|USB_OTG_DTHRCTL_TXTHRLEN_8
DECL|USB_OTG_DTHRCTL_TXTHRLEN_Msk|macro|USB_OTG_DTHRCTL_TXTHRLEN_Msk
DECL|USB_OTG_DTHRCTL_TXTHRLEN_Pos|macro|USB_OTG_DTHRCTL_TXTHRLEN_Pos
DECL|USB_OTG_DTHRCTL_TXTHRLEN|macro|USB_OTG_DTHRCTL_TXTHRLEN
DECL|USB_OTG_DTXFSTS_INEPTFSAV_Msk|macro|USB_OTG_DTXFSTS_INEPTFSAV_Msk
DECL|USB_OTG_DTXFSTS_INEPTFSAV_Pos|macro|USB_OTG_DTXFSTS_INEPTFSAV_Pos
DECL|USB_OTG_DTXFSTS_INEPTFSAV|macro|USB_OTG_DTXFSTS_INEPTFSAV
DECL|USB_OTG_DVBUSDIS_VBUSDT_Msk|macro|USB_OTG_DVBUSDIS_VBUSDT_Msk
DECL|USB_OTG_DVBUSDIS_VBUSDT_Pos|macro|USB_OTG_DVBUSDIS_VBUSDT_Pos
DECL|USB_OTG_DVBUSDIS_VBUSDT|macro|USB_OTG_DVBUSDIS_VBUSDT
DECL|USB_OTG_DVBUSPULSE_DVBUSP_Msk|macro|USB_OTG_DVBUSPULSE_DVBUSP_Msk
DECL|USB_OTG_DVBUSPULSE_DVBUSP_Pos|macro|USB_OTG_DVBUSPULSE_DVBUSP_Pos
DECL|USB_OTG_DVBUSPULSE_DVBUSP|macro|USB_OTG_DVBUSPULSE_DVBUSP
DECL|USB_OTG_DeviceTypeDef|typedef|} USB_OTG_DeviceTypeDef;
DECL|USB_OTG_EPNUM_0|macro|USB_OTG_EPNUM_0
DECL|USB_OTG_EPNUM_1|macro|USB_OTG_EPNUM_1
DECL|USB_OTG_EPNUM_2|macro|USB_OTG_EPNUM_2
DECL|USB_OTG_EPNUM_3|macro|USB_OTG_EPNUM_3
DECL|USB_OTG_EPNUM_Msk|macro|USB_OTG_EPNUM_Msk
DECL|USB_OTG_EPNUM_Pos|macro|USB_OTG_EPNUM_Pos
DECL|USB_OTG_EPNUM|macro|USB_OTG_EPNUM
DECL|USB_OTG_EP_REG_SIZE|macro|USB_OTG_EP_REG_SIZE
DECL|USB_OTG_FIFO_BASE|macro|USB_OTG_FIFO_BASE
DECL|USB_OTG_FIFO_SIZE|macro|USB_OTG_FIFO_SIZE
DECL|USB_OTG_FRMNUM_0|macro|USB_OTG_FRMNUM_0
DECL|USB_OTG_FRMNUM_1|macro|USB_OTG_FRMNUM_1
DECL|USB_OTG_FRMNUM_2|macro|USB_OTG_FRMNUM_2
DECL|USB_OTG_FRMNUM_3|macro|USB_OTG_FRMNUM_3
DECL|USB_OTG_FRMNUM_Msk|macro|USB_OTG_FRMNUM_Msk
DECL|USB_OTG_FRMNUM_Pos|macro|USB_OTG_FRMNUM_Pos
DECL|USB_OTG_FRMNUM|macro|USB_OTG_FRMNUM
DECL|USB_OTG_FS_HOST_MAX_CHANNEL_NBR|macro|USB_OTG_FS_HOST_MAX_CHANNEL_NBR
DECL|USB_OTG_FS_MAX_IN_ENDPOINTS|macro|USB_OTG_FS_MAX_IN_ENDPOINTS
DECL|USB_OTG_FS_MAX_OUT_ENDPOINTS|macro|USB_OTG_FS_MAX_OUT_ENDPOINTS
DECL|USB_OTG_FS_PERIPH_BASE|macro|USB_OTG_FS_PERIPH_BASE
DECL|USB_OTG_FS_TOTAL_FIFO_SIZE|macro|USB_OTG_FS_TOTAL_FIFO_SIZE
DECL|USB_OTG_FS|macro|USB_OTG_FS
DECL|USB_OTG_GAHBCFG_DMAEN_Msk|macro|USB_OTG_GAHBCFG_DMAEN_Msk
DECL|USB_OTG_GAHBCFG_DMAEN_Pos|macro|USB_OTG_GAHBCFG_DMAEN_Pos
DECL|USB_OTG_GAHBCFG_DMAEN|macro|USB_OTG_GAHBCFG_DMAEN
DECL|USB_OTG_GAHBCFG_GINT_Msk|macro|USB_OTG_GAHBCFG_GINT_Msk
DECL|USB_OTG_GAHBCFG_GINT_Pos|macro|USB_OTG_GAHBCFG_GINT_Pos
DECL|USB_OTG_GAHBCFG_GINT|macro|USB_OTG_GAHBCFG_GINT
DECL|USB_OTG_GAHBCFG_HBSTLEN_0|macro|USB_OTG_GAHBCFG_HBSTLEN_0
DECL|USB_OTG_GAHBCFG_HBSTLEN_1|macro|USB_OTG_GAHBCFG_HBSTLEN_1
DECL|USB_OTG_GAHBCFG_HBSTLEN_2|macro|USB_OTG_GAHBCFG_HBSTLEN_2
DECL|USB_OTG_GAHBCFG_HBSTLEN_3|macro|USB_OTG_GAHBCFG_HBSTLEN_3
DECL|USB_OTG_GAHBCFG_HBSTLEN_4|macro|USB_OTG_GAHBCFG_HBSTLEN_4
DECL|USB_OTG_GAHBCFG_HBSTLEN_Msk|macro|USB_OTG_GAHBCFG_HBSTLEN_Msk
DECL|USB_OTG_GAHBCFG_HBSTLEN_Pos|macro|USB_OTG_GAHBCFG_HBSTLEN_Pos
DECL|USB_OTG_GAHBCFG_HBSTLEN|macro|USB_OTG_GAHBCFG_HBSTLEN
DECL|USB_OTG_GAHBCFG_PTXFELVL_Msk|macro|USB_OTG_GAHBCFG_PTXFELVL_Msk
DECL|USB_OTG_GAHBCFG_PTXFELVL_Pos|macro|USB_OTG_GAHBCFG_PTXFELVL_Pos
DECL|USB_OTG_GAHBCFG_PTXFELVL|macro|USB_OTG_GAHBCFG_PTXFELVL
DECL|USB_OTG_GAHBCFG_TXFELVL_Msk|macro|USB_OTG_GAHBCFG_TXFELVL_Msk
DECL|USB_OTG_GAHBCFG_TXFELVL_Pos|macro|USB_OTG_GAHBCFG_TXFELVL_Pos
DECL|USB_OTG_GAHBCFG_TXFELVL|macro|USB_OTG_GAHBCFG_TXFELVL
DECL|USB_OTG_GCCFG_PWRDWN_Msk|macro|USB_OTG_GCCFG_PWRDWN_Msk
DECL|USB_OTG_GCCFG_PWRDWN_Pos|macro|USB_OTG_GCCFG_PWRDWN_Pos
DECL|USB_OTG_GCCFG_PWRDWN|macro|USB_OTG_GCCFG_PWRDWN
DECL|USB_OTG_GCCFG_VBDEN_Msk|macro|USB_OTG_GCCFG_VBDEN_Msk
DECL|USB_OTG_GCCFG_VBDEN_Pos|macro|USB_OTG_GCCFG_VBDEN_Pos
DECL|USB_OTG_GCCFG_VBDEN|macro|USB_OTG_GCCFG_VBDEN
DECL|USB_OTG_GINTMSK_CIDSCHGM_Msk|macro|USB_OTG_GINTMSK_CIDSCHGM_Msk
DECL|USB_OTG_GINTMSK_CIDSCHGM_Pos|macro|USB_OTG_GINTMSK_CIDSCHGM_Pos
DECL|USB_OTG_GINTMSK_CIDSCHGM|macro|USB_OTG_GINTMSK_CIDSCHGM
DECL|USB_OTG_GINTMSK_DISCINT_Msk|macro|USB_OTG_GINTMSK_DISCINT_Msk
DECL|USB_OTG_GINTMSK_DISCINT_Pos|macro|USB_OTG_GINTMSK_DISCINT_Pos
DECL|USB_OTG_GINTMSK_DISCINT|macro|USB_OTG_GINTMSK_DISCINT
DECL|USB_OTG_GINTMSK_ENUMDNEM_Msk|macro|USB_OTG_GINTMSK_ENUMDNEM_Msk
DECL|USB_OTG_GINTMSK_ENUMDNEM_Pos|macro|USB_OTG_GINTMSK_ENUMDNEM_Pos
DECL|USB_OTG_GINTMSK_ENUMDNEM|macro|USB_OTG_GINTMSK_ENUMDNEM
DECL|USB_OTG_GINTMSK_EOPFM_Msk|macro|USB_OTG_GINTMSK_EOPFM_Msk
DECL|USB_OTG_GINTMSK_EOPFM_Pos|macro|USB_OTG_GINTMSK_EOPFM_Pos
DECL|USB_OTG_GINTMSK_EOPFM|macro|USB_OTG_GINTMSK_EOPFM
DECL|USB_OTG_GINTMSK_EPMISM_Msk|macro|USB_OTG_GINTMSK_EPMISM_Msk
DECL|USB_OTG_GINTMSK_EPMISM_Pos|macro|USB_OTG_GINTMSK_EPMISM_Pos
DECL|USB_OTG_GINTMSK_EPMISM|macro|USB_OTG_GINTMSK_EPMISM
DECL|USB_OTG_GINTMSK_ESUSPM_Msk|macro|USB_OTG_GINTMSK_ESUSPM_Msk
DECL|USB_OTG_GINTMSK_ESUSPM_Pos|macro|USB_OTG_GINTMSK_ESUSPM_Pos
DECL|USB_OTG_GINTMSK_ESUSPM|macro|USB_OTG_GINTMSK_ESUSPM
DECL|USB_OTG_GINTMSK_FSUSPM_Msk|macro|USB_OTG_GINTMSK_FSUSPM_Msk
DECL|USB_OTG_GINTMSK_FSUSPM_Pos|macro|USB_OTG_GINTMSK_FSUSPM_Pos
DECL|USB_OTG_GINTMSK_FSUSPM|macro|USB_OTG_GINTMSK_FSUSPM
DECL|USB_OTG_GINTMSK_GINAKEFFM_Msk|macro|USB_OTG_GINTMSK_GINAKEFFM_Msk
DECL|USB_OTG_GINTMSK_GINAKEFFM_Pos|macro|USB_OTG_GINTMSK_GINAKEFFM_Pos
DECL|USB_OTG_GINTMSK_GINAKEFFM|macro|USB_OTG_GINTMSK_GINAKEFFM
DECL|USB_OTG_GINTMSK_GONAKEFFM_Msk|macro|USB_OTG_GINTMSK_GONAKEFFM_Msk
DECL|USB_OTG_GINTMSK_GONAKEFFM_Pos|macro|USB_OTG_GINTMSK_GONAKEFFM_Pos
DECL|USB_OTG_GINTMSK_GONAKEFFM|macro|USB_OTG_GINTMSK_GONAKEFFM
DECL|USB_OTG_GINTMSK_HCIM_Msk|macro|USB_OTG_GINTMSK_HCIM_Msk
DECL|USB_OTG_GINTMSK_HCIM_Pos|macro|USB_OTG_GINTMSK_HCIM_Pos
DECL|USB_OTG_GINTMSK_HCIM|macro|USB_OTG_GINTMSK_HCIM
DECL|USB_OTG_GINTMSK_IEPINT_Msk|macro|USB_OTG_GINTMSK_IEPINT_Msk
DECL|USB_OTG_GINTMSK_IEPINT_Pos|macro|USB_OTG_GINTMSK_IEPINT_Pos
DECL|USB_OTG_GINTMSK_IEPINT|macro|USB_OTG_GINTMSK_IEPINT
DECL|USB_OTG_GINTMSK_IISOIXFRM_Msk|macro|USB_OTG_GINTMSK_IISOIXFRM_Msk
DECL|USB_OTG_GINTMSK_IISOIXFRM_Pos|macro|USB_OTG_GINTMSK_IISOIXFRM_Pos
DECL|USB_OTG_GINTMSK_IISOIXFRM|macro|USB_OTG_GINTMSK_IISOIXFRM
DECL|USB_OTG_GINTMSK_ISOODRPM_Msk|macro|USB_OTG_GINTMSK_ISOODRPM_Msk
DECL|USB_OTG_GINTMSK_ISOODRPM_Pos|macro|USB_OTG_GINTMSK_ISOODRPM_Pos
DECL|USB_OTG_GINTMSK_ISOODRPM|macro|USB_OTG_GINTMSK_ISOODRPM
DECL|USB_OTG_GINTMSK_LPMINTM_Msk|macro|USB_OTG_GINTMSK_LPMINTM_Msk
DECL|USB_OTG_GINTMSK_LPMINTM_Pos|macro|USB_OTG_GINTMSK_LPMINTM_Pos
DECL|USB_OTG_GINTMSK_LPMINTM|macro|USB_OTG_GINTMSK_LPMINTM
DECL|USB_OTG_GINTMSK_MMISM_Msk|macro|USB_OTG_GINTMSK_MMISM_Msk
DECL|USB_OTG_GINTMSK_MMISM_Pos|macro|USB_OTG_GINTMSK_MMISM_Pos
DECL|USB_OTG_GINTMSK_MMISM|macro|USB_OTG_GINTMSK_MMISM
DECL|USB_OTG_GINTMSK_NPTXFEM_Msk|macro|USB_OTG_GINTMSK_NPTXFEM_Msk
DECL|USB_OTG_GINTMSK_NPTXFEM_Pos|macro|USB_OTG_GINTMSK_NPTXFEM_Pos
DECL|USB_OTG_GINTMSK_NPTXFEM|macro|USB_OTG_GINTMSK_NPTXFEM
DECL|USB_OTG_GINTMSK_OEPINT_Msk|macro|USB_OTG_GINTMSK_OEPINT_Msk
DECL|USB_OTG_GINTMSK_OEPINT_Pos|macro|USB_OTG_GINTMSK_OEPINT_Pos
DECL|USB_OTG_GINTMSK_OEPINT|macro|USB_OTG_GINTMSK_OEPINT
DECL|USB_OTG_GINTMSK_OTGINT_Msk|macro|USB_OTG_GINTMSK_OTGINT_Msk
DECL|USB_OTG_GINTMSK_OTGINT_Pos|macro|USB_OTG_GINTMSK_OTGINT_Pos
DECL|USB_OTG_GINTMSK_OTGINT|macro|USB_OTG_GINTMSK_OTGINT
DECL|USB_OTG_GINTMSK_PRTIM_Msk|macro|USB_OTG_GINTMSK_PRTIM_Msk
DECL|USB_OTG_GINTMSK_PRTIM_Pos|macro|USB_OTG_GINTMSK_PRTIM_Pos
DECL|USB_OTG_GINTMSK_PRTIM|macro|USB_OTG_GINTMSK_PRTIM
DECL|USB_OTG_GINTMSK_PTXFEM_Msk|macro|USB_OTG_GINTMSK_PTXFEM_Msk
DECL|USB_OTG_GINTMSK_PTXFEM_Pos|macro|USB_OTG_GINTMSK_PTXFEM_Pos
DECL|USB_OTG_GINTMSK_PTXFEM|macro|USB_OTG_GINTMSK_PTXFEM
DECL|USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk|macro|USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk
DECL|USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos|macro|USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos
DECL|USB_OTG_GINTMSK_PXFRM_IISOOXFRM|macro|USB_OTG_GINTMSK_PXFRM_IISOOXFRM
DECL|USB_OTG_GINTMSK_RSTDEM_Msk|macro|USB_OTG_GINTMSK_RSTDEM_Msk
DECL|USB_OTG_GINTMSK_RSTDEM_Pos|macro|USB_OTG_GINTMSK_RSTDEM_Pos
DECL|USB_OTG_GINTMSK_RSTDEM|macro|USB_OTG_GINTMSK_RSTDEM
DECL|USB_OTG_GINTMSK_RXFLVLM_Msk|macro|USB_OTG_GINTMSK_RXFLVLM_Msk
DECL|USB_OTG_GINTMSK_RXFLVLM_Pos|macro|USB_OTG_GINTMSK_RXFLVLM_Pos
DECL|USB_OTG_GINTMSK_RXFLVLM|macro|USB_OTG_GINTMSK_RXFLVLM
DECL|USB_OTG_GINTMSK_SOFM_Msk|macro|USB_OTG_GINTMSK_SOFM_Msk
DECL|USB_OTG_GINTMSK_SOFM_Pos|macro|USB_OTG_GINTMSK_SOFM_Pos
DECL|USB_OTG_GINTMSK_SOFM|macro|USB_OTG_GINTMSK_SOFM
DECL|USB_OTG_GINTMSK_SRQIM_Msk|macro|USB_OTG_GINTMSK_SRQIM_Msk
DECL|USB_OTG_GINTMSK_SRQIM_Pos|macro|USB_OTG_GINTMSK_SRQIM_Pos
DECL|USB_OTG_GINTMSK_SRQIM|macro|USB_OTG_GINTMSK_SRQIM
DECL|USB_OTG_GINTMSK_USBRST_Msk|macro|USB_OTG_GINTMSK_USBRST_Msk
DECL|USB_OTG_GINTMSK_USBRST_Pos|macro|USB_OTG_GINTMSK_USBRST_Pos
DECL|USB_OTG_GINTMSK_USBRST|macro|USB_OTG_GINTMSK_USBRST
DECL|USB_OTG_GINTMSK_USBSUSPM_Msk|macro|USB_OTG_GINTMSK_USBSUSPM_Msk
DECL|USB_OTG_GINTMSK_USBSUSPM_Pos|macro|USB_OTG_GINTMSK_USBSUSPM_Pos
DECL|USB_OTG_GINTMSK_USBSUSPM|macro|USB_OTG_GINTMSK_USBSUSPM
DECL|USB_OTG_GINTMSK_WUIM_Msk|macro|USB_OTG_GINTMSK_WUIM_Msk
DECL|USB_OTG_GINTMSK_WUIM_Pos|macro|USB_OTG_GINTMSK_WUIM_Pos
DECL|USB_OTG_GINTMSK_WUIM|macro|USB_OTG_GINTMSK_WUIM
DECL|USB_OTG_GINTSTS_BOUTNAKEFF_Msk|macro|USB_OTG_GINTSTS_BOUTNAKEFF_Msk
DECL|USB_OTG_GINTSTS_BOUTNAKEFF_Pos|macro|USB_OTG_GINTSTS_BOUTNAKEFF_Pos
DECL|USB_OTG_GINTSTS_BOUTNAKEFF|macro|USB_OTG_GINTSTS_BOUTNAKEFF
DECL|USB_OTG_GINTSTS_CIDSCHG_Msk|macro|USB_OTG_GINTSTS_CIDSCHG_Msk
DECL|USB_OTG_GINTSTS_CIDSCHG_Pos|macro|USB_OTG_GINTSTS_CIDSCHG_Pos
DECL|USB_OTG_GINTSTS_CIDSCHG|macro|USB_OTG_GINTSTS_CIDSCHG
DECL|USB_OTG_GINTSTS_CMOD_Msk|macro|USB_OTG_GINTSTS_CMOD_Msk
DECL|USB_OTG_GINTSTS_CMOD_Pos|macro|USB_OTG_GINTSTS_CMOD_Pos
DECL|USB_OTG_GINTSTS_CMOD|macro|USB_OTG_GINTSTS_CMOD
DECL|USB_OTG_GINTSTS_DATAFSUSP_Msk|macro|USB_OTG_GINTSTS_DATAFSUSP_Msk
DECL|USB_OTG_GINTSTS_DATAFSUSP_Pos|macro|USB_OTG_GINTSTS_DATAFSUSP_Pos
DECL|USB_OTG_GINTSTS_DATAFSUSP|macro|USB_OTG_GINTSTS_DATAFSUSP
DECL|USB_OTG_GINTSTS_DISCINT_Msk|macro|USB_OTG_GINTSTS_DISCINT_Msk
DECL|USB_OTG_GINTSTS_DISCINT_Pos|macro|USB_OTG_GINTSTS_DISCINT_Pos
DECL|USB_OTG_GINTSTS_DISCINT|macro|USB_OTG_GINTSTS_DISCINT
DECL|USB_OTG_GINTSTS_ENUMDNE_Msk|macro|USB_OTG_GINTSTS_ENUMDNE_Msk
DECL|USB_OTG_GINTSTS_ENUMDNE_Pos|macro|USB_OTG_GINTSTS_ENUMDNE_Pos
DECL|USB_OTG_GINTSTS_ENUMDNE|macro|USB_OTG_GINTSTS_ENUMDNE
DECL|USB_OTG_GINTSTS_EOPF_Msk|macro|USB_OTG_GINTSTS_EOPF_Msk
DECL|USB_OTG_GINTSTS_EOPF_Pos|macro|USB_OTG_GINTSTS_EOPF_Pos
DECL|USB_OTG_GINTSTS_EOPF|macro|USB_OTG_GINTSTS_EOPF
DECL|USB_OTG_GINTSTS_ESUSP_Msk|macro|USB_OTG_GINTSTS_ESUSP_Msk
DECL|USB_OTG_GINTSTS_ESUSP_Pos|macro|USB_OTG_GINTSTS_ESUSP_Pos
DECL|USB_OTG_GINTSTS_ESUSP|macro|USB_OTG_GINTSTS_ESUSP
DECL|USB_OTG_GINTSTS_GINAKEFF_Msk|macro|USB_OTG_GINTSTS_GINAKEFF_Msk
DECL|USB_OTG_GINTSTS_GINAKEFF_Pos|macro|USB_OTG_GINTSTS_GINAKEFF_Pos
DECL|USB_OTG_GINTSTS_GINAKEFF|macro|USB_OTG_GINTSTS_GINAKEFF
DECL|USB_OTG_GINTSTS_HCINT_Msk|macro|USB_OTG_GINTSTS_HCINT_Msk
DECL|USB_OTG_GINTSTS_HCINT_Pos|macro|USB_OTG_GINTSTS_HCINT_Pos
DECL|USB_OTG_GINTSTS_HCINT|macro|USB_OTG_GINTSTS_HCINT
DECL|USB_OTG_GINTSTS_HPRTINT_Msk|macro|USB_OTG_GINTSTS_HPRTINT_Msk
DECL|USB_OTG_GINTSTS_HPRTINT_Pos|macro|USB_OTG_GINTSTS_HPRTINT_Pos
DECL|USB_OTG_GINTSTS_HPRTINT|macro|USB_OTG_GINTSTS_HPRTINT
DECL|USB_OTG_GINTSTS_IEPINT_Msk|macro|USB_OTG_GINTSTS_IEPINT_Msk
DECL|USB_OTG_GINTSTS_IEPINT_Pos|macro|USB_OTG_GINTSTS_IEPINT_Pos
DECL|USB_OTG_GINTSTS_IEPINT|macro|USB_OTG_GINTSTS_IEPINT
DECL|USB_OTG_GINTSTS_IISOIXFR_Msk|macro|USB_OTG_GINTSTS_IISOIXFR_Msk
DECL|USB_OTG_GINTSTS_IISOIXFR_Pos|macro|USB_OTG_GINTSTS_IISOIXFR_Pos
DECL|USB_OTG_GINTSTS_IISOIXFR|macro|USB_OTG_GINTSTS_IISOIXFR
DECL|USB_OTG_GINTSTS_ISOODRP_Msk|macro|USB_OTG_GINTSTS_ISOODRP_Msk
DECL|USB_OTG_GINTSTS_ISOODRP_Pos|macro|USB_OTG_GINTSTS_ISOODRP_Pos
DECL|USB_OTG_GINTSTS_ISOODRP|macro|USB_OTG_GINTSTS_ISOODRP
DECL|USB_OTG_GINTSTS_LPMINT_Msk|macro|USB_OTG_GINTSTS_LPMINT_Msk
DECL|USB_OTG_GINTSTS_LPMINT_Pos|macro|USB_OTG_GINTSTS_LPMINT_Pos
DECL|USB_OTG_GINTSTS_LPMINT|macro|USB_OTG_GINTSTS_LPMINT
DECL|USB_OTG_GINTSTS_MMIS_Msk|macro|USB_OTG_GINTSTS_MMIS_Msk
DECL|USB_OTG_GINTSTS_MMIS_Pos|macro|USB_OTG_GINTSTS_MMIS_Pos
DECL|USB_OTG_GINTSTS_MMIS|macro|USB_OTG_GINTSTS_MMIS
DECL|USB_OTG_GINTSTS_NPTXFE_Msk|macro|USB_OTG_GINTSTS_NPTXFE_Msk
DECL|USB_OTG_GINTSTS_NPTXFE_Pos|macro|USB_OTG_GINTSTS_NPTXFE_Pos
DECL|USB_OTG_GINTSTS_NPTXFE|macro|USB_OTG_GINTSTS_NPTXFE
DECL|USB_OTG_GINTSTS_OEPINT_Msk|macro|USB_OTG_GINTSTS_OEPINT_Msk
DECL|USB_OTG_GINTSTS_OEPINT_Pos|macro|USB_OTG_GINTSTS_OEPINT_Pos
DECL|USB_OTG_GINTSTS_OEPINT|macro|USB_OTG_GINTSTS_OEPINT
DECL|USB_OTG_GINTSTS_OTGINT_Msk|macro|USB_OTG_GINTSTS_OTGINT_Msk
DECL|USB_OTG_GINTSTS_OTGINT_Pos|macro|USB_OTG_GINTSTS_OTGINT_Pos
DECL|USB_OTG_GINTSTS_OTGINT|macro|USB_OTG_GINTSTS_OTGINT
DECL|USB_OTG_GINTSTS_PTXFE_Msk|macro|USB_OTG_GINTSTS_PTXFE_Msk
DECL|USB_OTG_GINTSTS_PTXFE_Pos|macro|USB_OTG_GINTSTS_PTXFE_Pos
DECL|USB_OTG_GINTSTS_PTXFE|macro|USB_OTG_GINTSTS_PTXFE
DECL|USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk|macro|USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk
DECL|USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos|macro|USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos
DECL|USB_OTG_GINTSTS_PXFR_INCOMPISOOUT|macro|USB_OTG_GINTSTS_PXFR_INCOMPISOOUT
DECL|USB_OTG_GINTSTS_RSTDET_Msk|macro|USB_OTG_GINTSTS_RSTDET_Msk
DECL|USB_OTG_GINTSTS_RSTDET_Pos|macro|USB_OTG_GINTSTS_RSTDET_Pos
DECL|USB_OTG_GINTSTS_RSTDET|macro|USB_OTG_GINTSTS_RSTDET
DECL|USB_OTG_GINTSTS_RXFLVL_Msk|macro|USB_OTG_GINTSTS_RXFLVL_Msk
DECL|USB_OTG_GINTSTS_RXFLVL_Pos|macro|USB_OTG_GINTSTS_RXFLVL_Pos
DECL|USB_OTG_GINTSTS_RXFLVL|macro|USB_OTG_GINTSTS_RXFLVL
DECL|USB_OTG_GINTSTS_SOF_Msk|macro|USB_OTG_GINTSTS_SOF_Msk
DECL|USB_OTG_GINTSTS_SOF_Pos|macro|USB_OTG_GINTSTS_SOF_Pos
DECL|USB_OTG_GINTSTS_SOF|macro|USB_OTG_GINTSTS_SOF
DECL|USB_OTG_GINTSTS_SRQINT_Msk|macro|USB_OTG_GINTSTS_SRQINT_Msk
DECL|USB_OTG_GINTSTS_SRQINT_Pos|macro|USB_OTG_GINTSTS_SRQINT_Pos
DECL|USB_OTG_GINTSTS_SRQINT|macro|USB_OTG_GINTSTS_SRQINT
DECL|USB_OTG_GINTSTS_USBRST_Msk|macro|USB_OTG_GINTSTS_USBRST_Msk
DECL|USB_OTG_GINTSTS_USBRST_Pos|macro|USB_OTG_GINTSTS_USBRST_Pos
DECL|USB_OTG_GINTSTS_USBRST|macro|USB_OTG_GINTSTS_USBRST
DECL|USB_OTG_GINTSTS_USBSUSP_Msk|macro|USB_OTG_GINTSTS_USBSUSP_Msk
DECL|USB_OTG_GINTSTS_USBSUSP_Pos|macro|USB_OTG_GINTSTS_USBSUSP_Pos
DECL|USB_OTG_GINTSTS_USBSUSP|macro|USB_OTG_GINTSTS_USBSUSP
DECL|USB_OTG_GINTSTS_WKUINT_Msk|macro|USB_OTG_GINTSTS_WKUINT_Msk
DECL|USB_OTG_GINTSTS_WKUINT_Pos|macro|USB_OTG_GINTSTS_WKUINT_Pos
DECL|USB_OTG_GINTSTS_WKUINT|macro|USB_OTG_GINTSTS_WKUINT
DECL|USB_OTG_GLOBAL_BASE|macro|USB_OTG_GLOBAL_BASE
DECL|USB_OTG_GLPMCFG_BESLTHRS_Msk|macro|USB_OTG_GLPMCFG_BESLTHRS_Msk
DECL|USB_OTG_GLPMCFG_BESLTHRS_Pos|macro|USB_OTG_GLPMCFG_BESLTHRS_Pos
DECL|USB_OTG_GLPMCFG_BESLTHRS|macro|USB_OTG_GLPMCFG_BESLTHRS
DECL|USB_OTG_GLPMCFG_BESL_Msk|macro|USB_OTG_GLPMCFG_BESL_Msk
DECL|USB_OTG_GLPMCFG_BESL_Pos|macro|USB_OTG_GLPMCFG_BESL_Pos
DECL|USB_OTG_GLPMCFG_BESL|macro|USB_OTG_GLPMCFG_BESL
DECL|USB_OTG_GLPMCFG_ENBESL_Msk|macro|USB_OTG_GLPMCFG_ENBESL_Msk
DECL|USB_OTG_GLPMCFG_ENBESL_Pos|macro|USB_OTG_GLPMCFG_ENBESL_Pos
DECL|USB_OTG_GLPMCFG_ENBESL|macro|USB_OTG_GLPMCFG_ENBESL
DECL|USB_OTG_GLPMCFG_L1DSEN_Msk|macro|USB_OTG_GLPMCFG_L1DSEN_Msk
DECL|USB_OTG_GLPMCFG_L1DSEN_Pos|macro|USB_OTG_GLPMCFG_L1DSEN_Pos
DECL|USB_OTG_GLPMCFG_L1DSEN|macro|USB_OTG_GLPMCFG_L1DSEN
DECL|USB_OTG_GLPMCFG_L1RSMOK_Msk|macro|USB_OTG_GLPMCFG_L1RSMOK_Msk
DECL|USB_OTG_GLPMCFG_L1RSMOK_Pos|macro|USB_OTG_GLPMCFG_L1RSMOK_Pos
DECL|USB_OTG_GLPMCFG_L1RSMOK|macro|USB_OTG_GLPMCFG_L1RSMOK
DECL|USB_OTG_GLPMCFG_L1SSEN_Msk|macro|USB_OTG_GLPMCFG_L1SSEN_Msk
DECL|USB_OTG_GLPMCFG_L1SSEN_Pos|macro|USB_OTG_GLPMCFG_L1SSEN_Pos
DECL|USB_OTG_GLPMCFG_L1SSEN|macro|USB_OTG_GLPMCFG_L1SSEN
DECL|USB_OTG_GLPMCFG_LPMACK_Msk|macro|USB_OTG_GLPMCFG_LPMACK_Msk
DECL|USB_OTG_GLPMCFG_LPMACK_Pos|macro|USB_OTG_GLPMCFG_LPMACK_Pos
DECL|USB_OTG_GLPMCFG_LPMACK|macro|USB_OTG_GLPMCFG_LPMACK
DECL|USB_OTG_GLPMCFG_LPMCHIDX_Msk|macro|USB_OTG_GLPMCFG_LPMCHIDX_Msk
DECL|USB_OTG_GLPMCFG_LPMCHIDX_Pos|macro|USB_OTG_GLPMCFG_LPMCHIDX_Pos
DECL|USB_OTG_GLPMCFG_LPMCHIDX|macro|USB_OTG_GLPMCFG_LPMCHIDX
DECL|USB_OTG_GLPMCFG_LPMEN_Msk|macro|USB_OTG_GLPMCFG_LPMEN_Msk
DECL|USB_OTG_GLPMCFG_LPMEN_Pos|macro|USB_OTG_GLPMCFG_LPMEN_Pos
DECL|USB_OTG_GLPMCFG_LPMEN|macro|USB_OTG_GLPMCFG_LPMEN
DECL|USB_OTG_GLPMCFG_LPMRCNTSTS_Msk|macro|USB_OTG_GLPMCFG_LPMRCNTSTS_Msk
DECL|USB_OTG_GLPMCFG_LPMRCNTSTS_Pos|macro|USB_OTG_GLPMCFG_LPMRCNTSTS_Pos
DECL|USB_OTG_GLPMCFG_LPMRCNTSTS|macro|USB_OTG_GLPMCFG_LPMRCNTSTS
DECL|USB_OTG_GLPMCFG_LPMRCNT_Msk|macro|USB_OTG_GLPMCFG_LPMRCNT_Msk
DECL|USB_OTG_GLPMCFG_LPMRCNT_Pos|macro|USB_OTG_GLPMCFG_LPMRCNT_Pos
DECL|USB_OTG_GLPMCFG_LPMRCNT|macro|USB_OTG_GLPMCFG_LPMRCNT
DECL|USB_OTG_GLPMCFG_LPMRSP_Msk|macro|USB_OTG_GLPMCFG_LPMRSP_Msk
DECL|USB_OTG_GLPMCFG_LPMRSP_Pos|macro|USB_OTG_GLPMCFG_LPMRSP_Pos
DECL|USB_OTG_GLPMCFG_LPMRSP|macro|USB_OTG_GLPMCFG_LPMRSP
DECL|USB_OTG_GLPMCFG_REMWAKE_Msk|macro|USB_OTG_GLPMCFG_REMWAKE_Msk
DECL|USB_OTG_GLPMCFG_REMWAKE_Pos|macro|USB_OTG_GLPMCFG_REMWAKE_Pos
DECL|USB_OTG_GLPMCFG_REMWAKE|macro|USB_OTG_GLPMCFG_REMWAKE
DECL|USB_OTG_GLPMCFG_SLPSTS_Msk|macro|USB_OTG_GLPMCFG_SLPSTS_Msk
DECL|USB_OTG_GLPMCFG_SLPSTS_Pos|macro|USB_OTG_GLPMCFG_SLPSTS_Pos
DECL|USB_OTG_GLPMCFG_SLPSTS|macro|USB_OTG_GLPMCFG_SLPSTS
DECL|USB_OTG_GLPMCFG_SNDLPM_Msk|macro|USB_OTG_GLPMCFG_SNDLPM_Msk
DECL|USB_OTG_GLPMCFG_SNDLPM_Pos|macro|USB_OTG_GLPMCFG_SNDLPM_Pos
DECL|USB_OTG_GLPMCFG_SNDLPM|macro|USB_OTG_GLPMCFG_SNDLPM
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_0|macro|USB_OTG_GNPTXSTS_NPTQXSAV_0
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_1|macro|USB_OTG_GNPTXSTS_NPTQXSAV_1
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_2|macro|USB_OTG_GNPTXSTS_NPTQXSAV_2
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_3|macro|USB_OTG_GNPTXSTS_NPTQXSAV_3
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_4|macro|USB_OTG_GNPTXSTS_NPTQXSAV_4
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_5|macro|USB_OTG_GNPTXSTS_NPTQXSAV_5
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_6|macro|USB_OTG_GNPTXSTS_NPTQXSAV_6
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_7|macro|USB_OTG_GNPTXSTS_NPTQXSAV_7
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_Msk|macro|USB_OTG_GNPTXSTS_NPTQXSAV_Msk
DECL|USB_OTG_GNPTXSTS_NPTQXSAV_Pos|macro|USB_OTG_GNPTXSTS_NPTQXSAV_Pos
DECL|USB_OTG_GNPTXSTS_NPTQXSAV|macro|USB_OTG_GNPTXSTS_NPTQXSAV
DECL|USB_OTG_GNPTXSTS_NPTXFSAV_Msk|macro|USB_OTG_GNPTXSTS_NPTXFSAV_Msk
DECL|USB_OTG_GNPTXSTS_NPTXFSAV_Pos|macro|USB_OTG_GNPTXSTS_NPTXFSAV_Pos
DECL|USB_OTG_GNPTXSTS_NPTXFSAV|macro|USB_OTG_GNPTXSTS_NPTXFSAV
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_0|macro|USB_OTG_GNPTXSTS_NPTXQTOP_0
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_1|macro|USB_OTG_GNPTXSTS_NPTXQTOP_1
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_2|macro|USB_OTG_GNPTXSTS_NPTXQTOP_2
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_3|macro|USB_OTG_GNPTXSTS_NPTXQTOP_3
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_4|macro|USB_OTG_GNPTXSTS_NPTXQTOP_4
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_5|macro|USB_OTG_GNPTXSTS_NPTXQTOP_5
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_6|macro|USB_OTG_GNPTXSTS_NPTXQTOP_6
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_Msk|macro|USB_OTG_GNPTXSTS_NPTXQTOP_Msk
DECL|USB_OTG_GNPTXSTS_NPTXQTOP_Pos|macro|USB_OTG_GNPTXSTS_NPTXQTOP_Pos
DECL|USB_OTG_GNPTXSTS_NPTXQTOP|macro|USB_OTG_GNPTXSTS_NPTXQTOP
DECL|USB_OTG_GOTGCTL_ASVLD_Msk|macro|USB_OTG_GOTGCTL_ASVLD_Msk
DECL|USB_OTG_GOTGCTL_ASVLD_Pos|macro|USB_OTG_GOTGCTL_ASVLD_Pos
DECL|USB_OTG_GOTGCTL_ASVLD|macro|USB_OTG_GOTGCTL_ASVLD
DECL|USB_OTG_GOTGCTL_AVALOEN_Msk|macro|USB_OTG_GOTGCTL_AVALOEN_Msk
DECL|USB_OTG_GOTGCTL_AVALOEN_Pos|macro|USB_OTG_GOTGCTL_AVALOEN_Pos
DECL|USB_OTG_GOTGCTL_AVALOEN|macro|USB_OTG_GOTGCTL_AVALOEN
DECL|USB_OTG_GOTGCTL_AVALOVAL_Msk|macro|USB_OTG_GOTGCTL_AVALOVAL_Msk
DECL|USB_OTG_GOTGCTL_AVALOVAL_Pos|macro|USB_OTG_GOTGCTL_AVALOVAL_Pos
DECL|USB_OTG_GOTGCTL_AVALOVAL|macro|USB_OTG_GOTGCTL_AVALOVAL
DECL|USB_OTG_GOTGCTL_BSESVLD_Msk|macro|USB_OTG_GOTGCTL_BSESVLD_Msk
DECL|USB_OTG_GOTGCTL_BSESVLD_Pos|macro|USB_OTG_GOTGCTL_BSESVLD_Pos
DECL|USB_OTG_GOTGCTL_BSESVLD|macro|USB_OTG_GOTGCTL_BSESVLD
DECL|USB_OTG_GOTGCTL_BVALOEN_Msk|macro|USB_OTG_GOTGCTL_BVALOEN_Msk
DECL|USB_OTG_GOTGCTL_BVALOEN_Pos|macro|USB_OTG_GOTGCTL_BVALOEN_Pos
DECL|USB_OTG_GOTGCTL_BVALOEN|macro|USB_OTG_GOTGCTL_BVALOEN
DECL|USB_OTG_GOTGCTL_BVALOVAL_Msk|macro|USB_OTG_GOTGCTL_BVALOVAL_Msk
DECL|USB_OTG_GOTGCTL_BVALOVAL_Pos|macro|USB_OTG_GOTGCTL_BVALOVAL_Pos
DECL|USB_OTG_GOTGCTL_BVALOVAL|macro|USB_OTG_GOTGCTL_BVALOVAL
DECL|USB_OTG_GOTGCTL_CIDSTS_Msk|macro|USB_OTG_GOTGCTL_CIDSTS_Msk
DECL|USB_OTG_GOTGCTL_CIDSTS_Pos|macro|USB_OTG_GOTGCTL_CIDSTS_Pos
DECL|USB_OTG_GOTGCTL_CIDSTS|macro|USB_OTG_GOTGCTL_CIDSTS
DECL|USB_OTG_GOTGCTL_DBCT_Msk|macro|USB_OTG_GOTGCTL_DBCT_Msk
DECL|USB_OTG_GOTGCTL_DBCT_Pos|macro|USB_OTG_GOTGCTL_DBCT_Pos
DECL|USB_OTG_GOTGCTL_DBCT|macro|USB_OTG_GOTGCTL_DBCT
DECL|USB_OTG_GOTGCTL_DHNPEN_Msk|macro|USB_OTG_GOTGCTL_DHNPEN_Msk
DECL|USB_OTG_GOTGCTL_DHNPEN_Pos|macro|USB_OTG_GOTGCTL_DHNPEN_Pos
DECL|USB_OTG_GOTGCTL_DHNPEN|macro|USB_OTG_GOTGCTL_DHNPEN
DECL|USB_OTG_GOTGCTL_EHEN_Msk|macro|USB_OTG_GOTGCTL_EHEN_Msk
DECL|USB_OTG_GOTGCTL_EHEN_Pos|macro|USB_OTG_GOTGCTL_EHEN_Pos
DECL|USB_OTG_GOTGCTL_EHEN|macro|USB_OTG_GOTGCTL_EHEN
DECL|USB_OTG_GOTGCTL_HNGSCS_Msk|macro|USB_OTG_GOTGCTL_HNGSCS_Msk
DECL|USB_OTG_GOTGCTL_HNGSCS_Pos|macro|USB_OTG_GOTGCTL_HNGSCS_Pos
DECL|USB_OTG_GOTGCTL_HNGSCS|macro|USB_OTG_GOTGCTL_HNGSCS
DECL|USB_OTG_GOTGCTL_HNPRQ_Msk|macro|USB_OTG_GOTGCTL_HNPRQ_Msk
DECL|USB_OTG_GOTGCTL_HNPRQ_Pos|macro|USB_OTG_GOTGCTL_HNPRQ_Pos
DECL|USB_OTG_GOTGCTL_HNPRQ|macro|USB_OTG_GOTGCTL_HNPRQ
DECL|USB_OTG_GOTGCTL_HSHNPEN_Msk|macro|USB_OTG_GOTGCTL_HSHNPEN_Msk
DECL|USB_OTG_GOTGCTL_HSHNPEN_Pos|macro|USB_OTG_GOTGCTL_HSHNPEN_Pos
DECL|USB_OTG_GOTGCTL_HSHNPEN|macro|USB_OTG_GOTGCTL_HSHNPEN
DECL|USB_OTG_GOTGCTL_OTGVER_Msk|macro|USB_OTG_GOTGCTL_OTGVER_Msk
DECL|USB_OTG_GOTGCTL_OTGVER_Pos|macro|USB_OTG_GOTGCTL_OTGVER_Pos
DECL|USB_OTG_GOTGCTL_OTGVER|macro|USB_OTG_GOTGCTL_OTGVER
DECL|USB_OTG_GOTGCTL_SRQSCS_Msk|macro|USB_OTG_GOTGCTL_SRQSCS_Msk
DECL|USB_OTG_GOTGCTL_SRQSCS_Pos|macro|USB_OTG_GOTGCTL_SRQSCS_Pos
DECL|USB_OTG_GOTGCTL_SRQSCS|macro|USB_OTG_GOTGCTL_SRQSCS
DECL|USB_OTG_GOTGCTL_SRQ_Msk|macro|USB_OTG_GOTGCTL_SRQ_Msk
DECL|USB_OTG_GOTGCTL_SRQ_Pos|macro|USB_OTG_GOTGCTL_SRQ_Pos
DECL|USB_OTG_GOTGCTL_SRQ|macro|USB_OTG_GOTGCTL_SRQ
DECL|USB_OTG_GOTGCTL_VBVALOEN_Msk|macro|USB_OTG_GOTGCTL_VBVALOEN_Msk
DECL|USB_OTG_GOTGCTL_VBVALOEN_Pos|macro|USB_OTG_GOTGCTL_VBVALOEN_Pos
DECL|USB_OTG_GOTGCTL_VBVALOEN|macro|USB_OTG_GOTGCTL_VBVALOEN
DECL|USB_OTG_GOTGCTL_VBVALOVAL_Msk|macro|USB_OTG_GOTGCTL_VBVALOVAL_Msk
DECL|USB_OTG_GOTGCTL_VBVALOVAL_Pos|macro|USB_OTG_GOTGCTL_VBVALOVAL_Pos
DECL|USB_OTG_GOTGCTL_VBVALOVAL|macro|USB_OTG_GOTGCTL_VBVALOVAL
DECL|USB_OTG_GOTGINT_ADTOCHG_Msk|macro|USB_OTG_GOTGINT_ADTOCHG_Msk
DECL|USB_OTG_GOTGINT_ADTOCHG_Pos|macro|USB_OTG_GOTGINT_ADTOCHG_Pos
DECL|USB_OTG_GOTGINT_ADTOCHG|macro|USB_OTG_GOTGINT_ADTOCHG
DECL|USB_OTG_GOTGINT_DBCDNE_Msk|macro|USB_OTG_GOTGINT_DBCDNE_Msk
DECL|USB_OTG_GOTGINT_DBCDNE_Pos|macro|USB_OTG_GOTGINT_DBCDNE_Pos
DECL|USB_OTG_GOTGINT_DBCDNE|macro|USB_OTG_GOTGINT_DBCDNE
DECL|USB_OTG_GOTGINT_HNGDET_Msk|macro|USB_OTG_GOTGINT_HNGDET_Msk
DECL|USB_OTG_GOTGINT_HNGDET_Pos|macro|USB_OTG_GOTGINT_HNGDET_Pos
DECL|USB_OTG_GOTGINT_HNGDET|macro|USB_OTG_GOTGINT_HNGDET
DECL|USB_OTG_GOTGINT_HNSSCHG_Msk|macro|USB_OTG_GOTGINT_HNSSCHG_Msk
DECL|USB_OTG_GOTGINT_HNSSCHG_Pos|macro|USB_OTG_GOTGINT_HNSSCHG_Pos
DECL|USB_OTG_GOTGINT_HNSSCHG|macro|USB_OTG_GOTGINT_HNSSCHG
DECL|USB_OTG_GOTGINT_IDCHNG_Msk|macro|USB_OTG_GOTGINT_IDCHNG_Msk
DECL|USB_OTG_GOTGINT_IDCHNG_Pos|macro|USB_OTG_GOTGINT_IDCHNG_Pos
DECL|USB_OTG_GOTGINT_IDCHNG|macro|USB_OTG_GOTGINT_IDCHNG
DECL|USB_OTG_GOTGINT_SEDET_Msk|macro|USB_OTG_GOTGINT_SEDET_Msk
DECL|USB_OTG_GOTGINT_SEDET_Pos|macro|USB_OTG_GOTGINT_SEDET_Pos
DECL|USB_OTG_GOTGINT_SEDET|macro|USB_OTG_GOTGINT_SEDET
DECL|USB_OTG_GOTGINT_SRSSCHG_Msk|macro|USB_OTG_GOTGINT_SRSSCHG_Msk
DECL|USB_OTG_GOTGINT_SRSSCHG_Pos|macro|USB_OTG_GOTGINT_SRSSCHG_Pos
DECL|USB_OTG_GOTGINT_SRSSCHG|macro|USB_OTG_GOTGINT_SRSSCHG
DECL|USB_OTG_GRSTCTL_AHBIDL_Msk|macro|USB_OTG_GRSTCTL_AHBIDL_Msk
DECL|USB_OTG_GRSTCTL_AHBIDL_Pos|macro|USB_OTG_GRSTCTL_AHBIDL_Pos
DECL|USB_OTG_GRSTCTL_AHBIDL|macro|USB_OTG_GRSTCTL_AHBIDL
DECL|USB_OTG_GRSTCTL_CSRST_Msk|macro|USB_OTG_GRSTCTL_CSRST_Msk
DECL|USB_OTG_GRSTCTL_CSRST_Pos|macro|USB_OTG_GRSTCTL_CSRST_Pos
DECL|USB_OTG_GRSTCTL_CSRST|macro|USB_OTG_GRSTCTL_CSRST
DECL|USB_OTG_GRSTCTL_DMAREQ_Msk|macro|USB_OTG_GRSTCTL_DMAREQ_Msk
DECL|USB_OTG_GRSTCTL_DMAREQ_Pos|macro|USB_OTG_GRSTCTL_DMAREQ_Pos
DECL|USB_OTG_GRSTCTL_DMAREQ|macro|USB_OTG_GRSTCTL_DMAREQ
DECL|USB_OTG_GRSTCTL_FCRST_Msk|macro|USB_OTG_GRSTCTL_FCRST_Msk
DECL|USB_OTG_GRSTCTL_FCRST_Pos|macro|USB_OTG_GRSTCTL_FCRST_Pos
DECL|USB_OTG_GRSTCTL_FCRST|macro|USB_OTG_GRSTCTL_FCRST
DECL|USB_OTG_GRSTCTL_HSRST_Msk|macro|USB_OTG_GRSTCTL_HSRST_Msk
DECL|USB_OTG_GRSTCTL_HSRST_Pos|macro|USB_OTG_GRSTCTL_HSRST_Pos
DECL|USB_OTG_GRSTCTL_HSRST|macro|USB_OTG_GRSTCTL_HSRST
DECL|USB_OTG_GRSTCTL_RXFFLSH_Msk|macro|USB_OTG_GRSTCTL_RXFFLSH_Msk
DECL|USB_OTG_GRSTCTL_RXFFLSH_Pos|macro|USB_OTG_GRSTCTL_RXFFLSH_Pos
DECL|USB_OTG_GRSTCTL_RXFFLSH|macro|USB_OTG_GRSTCTL_RXFFLSH
DECL|USB_OTG_GRSTCTL_TXFFLSH_Msk|macro|USB_OTG_GRSTCTL_TXFFLSH_Msk
DECL|USB_OTG_GRSTCTL_TXFFLSH_Pos|macro|USB_OTG_GRSTCTL_TXFFLSH_Pos
DECL|USB_OTG_GRSTCTL_TXFFLSH|macro|USB_OTG_GRSTCTL_TXFFLSH
DECL|USB_OTG_GRSTCTL_TXFNUM_0|macro|USB_OTG_GRSTCTL_TXFNUM_0
DECL|USB_OTG_GRSTCTL_TXFNUM_1|macro|USB_OTG_GRSTCTL_TXFNUM_1
DECL|USB_OTG_GRSTCTL_TXFNUM_2|macro|USB_OTG_GRSTCTL_TXFNUM_2
DECL|USB_OTG_GRSTCTL_TXFNUM_3|macro|USB_OTG_GRSTCTL_TXFNUM_3
DECL|USB_OTG_GRSTCTL_TXFNUM_4|macro|USB_OTG_GRSTCTL_TXFNUM_4
DECL|USB_OTG_GRSTCTL_TXFNUM_Msk|macro|USB_OTG_GRSTCTL_TXFNUM_Msk
DECL|USB_OTG_GRSTCTL_TXFNUM_Pos|macro|USB_OTG_GRSTCTL_TXFNUM_Pos
DECL|USB_OTG_GRSTCTL_TXFNUM|macro|USB_OTG_GRSTCTL_TXFNUM
DECL|USB_OTG_GRXFSIZ_RXFD_Msk|macro|USB_OTG_GRXFSIZ_RXFD_Msk
DECL|USB_OTG_GRXFSIZ_RXFD_Pos|macro|USB_OTG_GRXFSIZ_RXFD_Pos
DECL|USB_OTG_GRXFSIZ_RXFD|macro|USB_OTG_GRXFSIZ_RXFD
DECL|USB_OTG_GRXSTSP_BCNT_Msk|macro|USB_OTG_GRXSTSP_BCNT_Msk
DECL|USB_OTG_GRXSTSP_BCNT_Pos|macro|USB_OTG_GRXSTSP_BCNT_Pos
DECL|USB_OTG_GRXSTSP_BCNT|macro|USB_OTG_GRXSTSP_BCNT
DECL|USB_OTG_GRXSTSP_DPID_Msk|macro|USB_OTG_GRXSTSP_DPID_Msk
DECL|USB_OTG_GRXSTSP_DPID_Pos|macro|USB_OTG_GRXSTSP_DPID_Pos
DECL|USB_OTG_GRXSTSP_DPID|macro|USB_OTG_GRXSTSP_DPID
DECL|USB_OTG_GRXSTSP_EPNUM_Msk|macro|USB_OTG_GRXSTSP_EPNUM_Msk
DECL|USB_OTG_GRXSTSP_EPNUM_Pos|macro|USB_OTG_GRXSTSP_EPNUM_Pos
DECL|USB_OTG_GRXSTSP_EPNUM|macro|USB_OTG_GRXSTSP_EPNUM
DECL|USB_OTG_GRXSTSP_PKTSTS_Msk|macro|USB_OTG_GRXSTSP_PKTSTS_Msk
DECL|USB_OTG_GRXSTSP_PKTSTS_Pos|macro|USB_OTG_GRXSTSP_PKTSTS_Pos
DECL|USB_OTG_GRXSTSP_PKTSTS|macro|USB_OTG_GRXSTSP_PKTSTS
DECL|USB_OTG_GUSBCFG_CTXPKT_Msk|macro|USB_OTG_GUSBCFG_CTXPKT_Msk
DECL|USB_OTG_GUSBCFG_CTXPKT_Pos|macro|USB_OTG_GUSBCFG_CTXPKT_Pos
DECL|USB_OTG_GUSBCFG_CTXPKT|macro|USB_OTG_GUSBCFG_CTXPKT
DECL|USB_OTG_GUSBCFG_FDMOD_Msk|macro|USB_OTG_GUSBCFG_FDMOD_Msk
DECL|USB_OTG_GUSBCFG_FDMOD_Pos|macro|USB_OTG_GUSBCFG_FDMOD_Pos
DECL|USB_OTG_GUSBCFG_FDMOD|macro|USB_OTG_GUSBCFG_FDMOD
DECL|USB_OTG_GUSBCFG_FHMOD_Msk|macro|USB_OTG_GUSBCFG_FHMOD_Msk
DECL|USB_OTG_GUSBCFG_FHMOD_Pos|macro|USB_OTG_GUSBCFG_FHMOD_Pos
DECL|USB_OTG_GUSBCFG_FHMOD|macro|USB_OTG_GUSBCFG_FHMOD
DECL|USB_OTG_GUSBCFG_HNPCAP_Msk|macro|USB_OTG_GUSBCFG_HNPCAP_Msk
DECL|USB_OTG_GUSBCFG_HNPCAP_Pos|macro|USB_OTG_GUSBCFG_HNPCAP_Pos
DECL|USB_OTG_GUSBCFG_HNPCAP|macro|USB_OTG_GUSBCFG_HNPCAP
DECL|USB_OTG_GUSBCFG_PCCI_Msk|macro|USB_OTG_GUSBCFG_PCCI_Msk
DECL|USB_OTG_GUSBCFG_PCCI_Pos|macro|USB_OTG_GUSBCFG_PCCI_Pos
DECL|USB_OTG_GUSBCFG_PCCI|macro|USB_OTG_GUSBCFG_PCCI
DECL|USB_OTG_GUSBCFG_PHYLPCS_Msk|macro|USB_OTG_GUSBCFG_PHYLPCS_Msk
DECL|USB_OTG_GUSBCFG_PHYLPCS_Pos|macro|USB_OTG_GUSBCFG_PHYLPCS_Pos
DECL|USB_OTG_GUSBCFG_PHYLPCS|macro|USB_OTG_GUSBCFG_PHYLPCS
DECL|USB_OTG_GUSBCFG_PHYSEL_Msk|macro|USB_OTG_GUSBCFG_PHYSEL_Msk
DECL|USB_OTG_GUSBCFG_PHYSEL_Pos|macro|USB_OTG_GUSBCFG_PHYSEL_Pos
DECL|USB_OTG_GUSBCFG_PHYSEL|macro|USB_OTG_GUSBCFG_PHYSEL
DECL|USB_OTG_GUSBCFG_PTCI_Msk|macro|USB_OTG_GUSBCFG_PTCI_Msk
DECL|USB_OTG_GUSBCFG_PTCI_Pos|macro|USB_OTG_GUSBCFG_PTCI_Pos
DECL|USB_OTG_GUSBCFG_PTCI|macro|USB_OTG_GUSBCFG_PTCI
DECL|USB_OTG_GUSBCFG_SRPCAP_Msk|macro|USB_OTG_GUSBCFG_SRPCAP_Msk
DECL|USB_OTG_GUSBCFG_SRPCAP_Pos|macro|USB_OTG_GUSBCFG_SRPCAP_Pos
DECL|USB_OTG_GUSBCFG_SRPCAP|macro|USB_OTG_GUSBCFG_SRPCAP
DECL|USB_OTG_GUSBCFG_TOCAL_0|macro|USB_OTG_GUSBCFG_TOCAL_0
DECL|USB_OTG_GUSBCFG_TOCAL_1|macro|USB_OTG_GUSBCFG_TOCAL_1
DECL|USB_OTG_GUSBCFG_TOCAL_2|macro|USB_OTG_GUSBCFG_TOCAL_2
DECL|USB_OTG_GUSBCFG_TOCAL_Msk|macro|USB_OTG_GUSBCFG_TOCAL_Msk
DECL|USB_OTG_GUSBCFG_TOCAL_Pos|macro|USB_OTG_GUSBCFG_TOCAL_Pos
DECL|USB_OTG_GUSBCFG_TOCAL|macro|USB_OTG_GUSBCFG_TOCAL
DECL|USB_OTG_GUSBCFG_TRDT_0|macro|USB_OTG_GUSBCFG_TRDT_0
DECL|USB_OTG_GUSBCFG_TRDT_1|macro|USB_OTG_GUSBCFG_TRDT_1
DECL|USB_OTG_GUSBCFG_TRDT_2|macro|USB_OTG_GUSBCFG_TRDT_2
DECL|USB_OTG_GUSBCFG_TRDT_3|macro|USB_OTG_GUSBCFG_TRDT_3
DECL|USB_OTG_GUSBCFG_TRDT_Msk|macro|USB_OTG_GUSBCFG_TRDT_Msk
DECL|USB_OTG_GUSBCFG_TRDT_Pos|macro|USB_OTG_GUSBCFG_TRDT_Pos
DECL|USB_OTG_GUSBCFG_TRDT|macro|USB_OTG_GUSBCFG_TRDT
DECL|USB_OTG_GUSBCFG_TSDPS_Msk|macro|USB_OTG_GUSBCFG_TSDPS_Msk
DECL|USB_OTG_GUSBCFG_TSDPS_Pos|macro|USB_OTG_GUSBCFG_TSDPS_Pos
DECL|USB_OTG_GUSBCFG_TSDPS|macro|USB_OTG_GUSBCFG_TSDPS
DECL|USB_OTG_GUSBCFG_ULPIAR_Msk|macro|USB_OTG_GUSBCFG_ULPIAR_Msk
DECL|USB_OTG_GUSBCFG_ULPIAR_Pos|macro|USB_OTG_GUSBCFG_ULPIAR_Pos
DECL|USB_OTG_GUSBCFG_ULPIAR|macro|USB_OTG_GUSBCFG_ULPIAR
DECL|USB_OTG_GUSBCFG_ULPICSM_Msk|macro|USB_OTG_GUSBCFG_ULPICSM_Msk
DECL|USB_OTG_GUSBCFG_ULPICSM_Pos|macro|USB_OTG_GUSBCFG_ULPICSM_Pos
DECL|USB_OTG_GUSBCFG_ULPICSM|macro|USB_OTG_GUSBCFG_ULPICSM
DECL|USB_OTG_GUSBCFG_ULPIEVBUSD_Msk|macro|USB_OTG_GUSBCFG_ULPIEVBUSD_Msk
DECL|USB_OTG_GUSBCFG_ULPIEVBUSD_Pos|macro|USB_OTG_GUSBCFG_ULPIEVBUSD_Pos
DECL|USB_OTG_GUSBCFG_ULPIEVBUSD|macro|USB_OTG_GUSBCFG_ULPIEVBUSD
DECL|USB_OTG_GUSBCFG_ULPIEVBUSI_Msk|macro|USB_OTG_GUSBCFG_ULPIEVBUSI_Msk
DECL|USB_OTG_GUSBCFG_ULPIEVBUSI_Pos|macro|USB_OTG_GUSBCFG_ULPIEVBUSI_Pos
DECL|USB_OTG_GUSBCFG_ULPIEVBUSI|macro|USB_OTG_GUSBCFG_ULPIEVBUSI
DECL|USB_OTG_GUSBCFG_ULPIFSLS_Msk|macro|USB_OTG_GUSBCFG_ULPIFSLS_Msk
DECL|USB_OTG_GUSBCFG_ULPIFSLS_Pos|macro|USB_OTG_GUSBCFG_ULPIFSLS_Pos
DECL|USB_OTG_GUSBCFG_ULPIFSLS|macro|USB_OTG_GUSBCFG_ULPIFSLS
DECL|USB_OTG_GUSBCFG_ULPIIPD_Msk|macro|USB_OTG_GUSBCFG_ULPIIPD_Msk
DECL|USB_OTG_GUSBCFG_ULPIIPD_Pos|macro|USB_OTG_GUSBCFG_ULPIIPD_Pos
DECL|USB_OTG_GUSBCFG_ULPIIPD|macro|USB_OTG_GUSBCFG_ULPIIPD
DECL|USB_OTG_GlobalTypeDef|typedef|} USB_OTG_GlobalTypeDef;
DECL|USB_OTG_HAINTMSK_HAINTM_Msk|macro|USB_OTG_HAINTMSK_HAINTM_Msk
DECL|USB_OTG_HAINTMSK_HAINTM_Pos|macro|USB_OTG_HAINTMSK_HAINTM_Pos
DECL|USB_OTG_HAINTMSK_HAINTM|macro|USB_OTG_HAINTMSK_HAINTM
DECL|USB_OTG_HAINT_HAINT_Msk|macro|USB_OTG_HAINT_HAINT_Msk
DECL|USB_OTG_HAINT_HAINT_Pos|macro|USB_OTG_HAINT_HAINT_Pos
DECL|USB_OTG_HAINT_HAINT|macro|USB_OTG_HAINT_HAINT
DECL|USB_OTG_HCCHAR_CHDIS_Msk|macro|USB_OTG_HCCHAR_CHDIS_Msk
DECL|USB_OTG_HCCHAR_CHDIS_Pos|macro|USB_OTG_HCCHAR_CHDIS_Pos
DECL|USB_OTG_HCCHAR_CHDIS|macro|USB_OTG_HCCHAR_CHDIS
DECL|USB_OTG_HCCHAR_CHENA_Msk|macro|USB_OTG_HCCHAR_CHENA_Msk
DECL|USB_OTG_HCCHAR_CHENA_Pos|macro|USB_OTG_HCCHAR_CHENA_Pos
DECL|USB_OTG_HCCHAR_CHENA|macro|USB_OTG_HCCHAR_CHENA
DECL|USB_OTG_HCCHAR_DAD_0|macro|USB_OTG_HCCHAR_DAD_0
DECL|USB_OTG_HCCHAR_DAD_1|macro|USB_OTG_HCCHAR_DAD_1
DECL|USB_OTG_HCCHAR_DAD_2|macro|USB_OTG_HCCHAR_DAD_2
DECL|USB_OTG_HCCHAR_DAD_3|macro|USB_OTG_HCCHAR_DAD_3
DECL|USB_OTG_HCCHAR_DAD_4|macro|USB_OTG_HCCHAR_DAD_4
DECL|USB_OTG_HCCHAR_DAD_5|macro|USB_OTG_HCCHAR_DAD_5
DECL|USB_OTG_HCCHAR_DAD_6|macro|USB_OTG_HCCHAR_DAD_6
DECL|USB_OTG_HCCHAR_DAD_Msk|macro|USB_OTG_HCCHAR_DAD_Msk
DECL|USB_OTG_HCCHAR_DAD_Pos|macro|USB_OTG_HCCHAR_DAD_Pos
DECL|USB_OTG_HCCHAR_DAD|macro|USB_OTG_HCCHAR_DAD
DECL|USB_OTG_HCCHAR_EPDIR_Msk|macro|USB_OTG_HCCHAR_EPDIR_Msk
DECL|USB_OTG_HCCHAR_EPDIR_Pos|macro|USB_OTG_HCCHAR_EPDIR_Pos
DECL|USB_OTG_HCCHAR_EPDIR|macro|USB_OTG_HCCHAR_EPDIR
DECL|USB_OTG_HCCHAR_EPNUM_0|macro|USB_OTG_HCCHAR_EPNUM_0
DECL|USB_OTG_HCCHAR_EPNUM_1|macro|USB_OTG_HCCHAR_EPNUM_1
DECL|USB_OTG_HCCHAR_EPNUM_2|macro|USB_OTG_HCCHAR_EPNUM_2
DECL|USB_OTG_HCCHAR_EPNUM_3|macro|USB_OTG_HCCHAR_EPNUM_3
DECL|USB_OTG_HCCHAR_EPNUM_Msk|macro|USB_OTG_HCCHAR_EPNUM_Msk
DECL|USB_OTG_HCCHAR_EPNUM_Pos|macro|USB_OTG_HCCHAR_EPNUM_Pos
DECL|USB_OTG_HCCHAR_EPNUM|macro|USB_OTG_HCCHAR_EPNUM
DECL|USB_OTG_HCCHAR_EPTYP_0|macro|USB_OTG_HCCHAR_EPTYP_0
DECL|USB_OTG_HCCHAR_EPTYP_1|macro|USB_OTG_HCCHAR_EPTYP_1
DECL|USB_OTG_HCCHAR_EPTYP_Msk|macro|USB_OTG_HCCHAR_EPTYP_Msk
DECL|USB_OTG_HCCHAR_EPTYP_Pos|macro|USB_OTG_HCCHAR_EPTYP_Pos
DECL|USB_OTG_HCCHAR_EPTYP|macro|USB_OTG_HCCHAR_EPTYP
DECL|USB_OTG_HCCHAR_LSDEV_Msk|macro|USB_OTG_HCCHAR_LSDEV_Msk
DECL|USB_OTG_HCCHAR_LSDEV_Pos|macro|USB_OTG_HCCHAR_LSDEV_Pos
DECL|USB_OTG_HCCHAR_LSDEV|macro|USB_OTG_HCCHAR_LSDEV
DECL|USB_OTG_HCCHAR_MC_0|macro|USB_OTG_HCCHAR_MC_0
DECL|USB_OTG_HCCHAR_MC_1|macro|USB_OTG_HCCHAR_MC_1
DECL|USB_OTG_HCCHAR_MC_Msk|macro|USB_OTG_HCCHAR_MC_Msk
DECL|USB_OTG_HCCHAR_MC_Pos|macro|USB_OTG_HCCHAR_MC_Pos
DECL|USB_OTG_HCCHAR_MC|macro|USB_OTG_HCCHAR_MC
DECL|USB_OTG_HCCHAR_MPSIZ_Msk|macro|USB_OTG_HCCHAR_MPSIZ_Msk
DECL|USB_OTG_HCCHAR_MPSIZ_Pos|macro|USB_OTG_HCCHAR_MPSIZ_Pos
DECL|USB_OTG_HCCHAR_MPSIZ|macro|USB_OTG_HCCHAR_MPSIZ
DECL|USB_OTG_HCCHAR_ODDFRM_Msk|macro|USB_OTG_HCCHAR_ODDFRM_Msk
DECL|USB_OTG_HCCHAR_ODDFRM_Pos|macro|USB_OTG_HCCHAR_ODDFRM_Pos
DECL|USB_OTG_HCCHAR_ODDFRM|macro|USB_OTG_HCCHAR_ODDFRM
DECL|USB_OTG_HCDMA_DMAADDR_Msk|macro|USB_OTG_HCDMA_DMAADDR_Msk
DECL|USB_OTG_HCDMA_DMAADDR_Pos|macro|USB_OTG_HCDMA_DMAADDR_Pos
DECL|USB_OTG_HCDMA_DMAADDR|macro|USB_OTG_HCDMA_DMAADDR
DECL|USB_OTG_HCFG_FSLSPCS_0|macro|USB_OTG_HCFG_FSLSPCS_0
DECL|USB_OTG_HCFG_FSLSPCS_1|macro|USB_OTG_HCFG_FSLSPCS_1
DECL|USB_OTG_HCFG_FSLSPCS_Msk|macro|USB_OTG_HCFG_FSLSPCS_Msk
DECL|USB_OTG_HCFG_FSLSPCS_Pos|macro|USB_OTG_HCFG_FSLSPCS_Pos
DECL|USB_OTG_HCFG_FSLSPCS|macro|USB_OTG_HCFG_FSLSPCS
DECL|USB_OTG_HCFG_FSLSS_Msk|macro|USB_OTG_HCFG_FSLSS_Msk
DECL|USB_OTG_HCFG_FSLSS_Pos|macro|USB_OTG_HCFG_FSLSS_Pos
DECL|USB_OTG_HCFG_FSLSS|macro|USB_OTG_HCFG_FSLSS
DECL|USB_OTG_HCINTMSK_ACKM_Msk|macro|USB_OTG_HCINTMSK_ACKM_Msk
DECL|USB_OTG_HCINTMSK_ACKM_Pos|macro|USB_OTG_HCINTMSK_ACKM_Pos
DECL|USB_OTG_HCINTMSK_ACKM|macro|USB_OTG_HCINTMSK_ACKM
DECL|USB_OTG_HCINTMSK_AHBERR_Msk|macro|USB_OTG_HCINTMSK_AHBERR_Msk
DECL|USB_OTG_HCINTMSK_AHBERR_Pos|macro|USB_OTG_HCINTMSK_AHBERR_Pos
DECL|USB_OTG_HCINTMSK_AHBERR|macro|USB_OTG_HCINTMSK_AHBERR
DECL|USB_OTG_HCINTMSK_BBERRM_Msk|macro|USB_OTG_HCINTMSK_BBERRM_Msk
DECL|USB_OTG_HCINTMSK_BBERRM_Pos|macro|USB_OTG_HCINTMSK_BBERRM_Pos
DECL|USB_OTG_HCINTMSK_BBERRM|macro|USB_OTG_HCINTMSK_BBERRM
DECL|USB_OTG_HCINTMSK_CHHM_Msk|macro|USB_OTG_HCINTMSK_CHHM_Msk
DECL|USB_OTG_HCINTMSK_CHHM_Pos|macro|USB_OTG_HCINTMSK_CHHM_Pos
DECL|USB_OTG_HCINTMSK_CHHM|macro|USB_OTG_HCINTMSK_CHHM
DECL|USB_OTG_HCINTMSK_DTERRM_Msk|macro|USB_OTG_HCINTMSK_DTERRM_Msk
DECL|USB_OTG_HCINTMSK_DTERRM_Pos|macro|USB_OTG_HCINTMSK_DTERRM_Pos
DECL|USB_OTG_HCINTMSK_DTERRM|macro|USB_OTG_HCINTMSK_DTERRM
DECL|USB_OTG_HCINTMSK_FRMORM_Msk|macro|USB_OTG_HCINTMSK_FRMORM_Msk
DECL|USB_OTG_HCINTMSK_FRMORM_Pos|macro|USB_OTG_HCINTMSK_FRMORM_Pos
DECL|USB_OTG_HCINTMSK_FRMORM|macro|USB_OTG_HCINTMSK_FRMORM
DECL|USB_OTG_HCINTMSK_NAKM_Msk|macro|USB_OTG_HCINTMSK_NAKM_Msk
DECL|USB_OTG_HCINTMSK_NAKM_Pos|macro|USB_OTG_HCINTMSK_NAKM_Pos
DECL|USB_OTG_HCINTMSK_NAKM|macro|USB_OTG_HCINTMSK_NAKM
DECL|USB_OTG_HCINTMSK_NYET_Msk|macro|USB_OTG_HCINTMSK_NYET_Msk
DECL|USB_OTG_HCINTMSK_NYET_Pos|macro|USB_OTG_HCINTMSK_NYET_Pos
DECL|USB_OTG_HCINTMSK_NYET|macro|USB_OTG_HCINTMSK_NYET
DECL|USB_OTG_HCINTMSK_STALLM_Msk|macro|USB_OTG_HCINTMSK_STALLM_Msk
DECL|USB_OTG_HCINTMSK_STALLM_Pos|macro|USB_OTG_HCINTMSK_STALLM_Pos
DECL|USB_OTG_HCINTMSK_STALLM|macro|USB_OTG_HCINTMSK_STALLM
DECL|USB_OTG_HCINTMSK_TXERRM_Msk|macro|USB_OTG_HCINTMSK_TXERRM_Msk
DECL|USB_OTG_HCINTMSK_TXERRM_Pos|macro|USB_OTG_HCINTMSK_TXERRM_Pos
DECL|USB_OTG_HCINTMSK_TXERRM|macro|USB_OTG_HCINTMSK_TXERRM
DECL|USB_OTG_HCINTMSK_XFRCM_Msk|macro|USB_OTG_HCINTMSK_XFRCM_Msk
DECL|USB_OTG_HCINTMSK_XFRCM_Pos|macro|USB_OTG_HCINTMSK_XFRCM_Pos
DECL|USB_OTG_HCINTMSK_XFRCM|macro|USB_OTG_HCINTMSK_XFRCM
DECL|USB_OTG_HCINT_ACK_Msk|macro|USB_OTG_HCINT_ACK_Msk
DECL|USB_OTG_HCINT_ACK_Pos|macro|USB_OTG_HCINT_ACK_Pos
DECL|USB_OTG_HCINT_ACK|macro|USB_OTG_HCINT_ACK
DECL|USB_OTG_HCINT_AHBERR_Msk|macro|USB_OTG_HCINT_AHBERR_Msk
DECL|USB_OTG_HCINT_AHBERR_Pos|macro|USB_OTG_HCINT_AHBERR_Pos
DECL|USB_OTG_HCINT_AHBERR|macro|USB_OTG_HCINT_AHBERR
DECL|USB_OTG_HCINT_BBERR_Msk|macro|USB_OTG_HCINT_BBERR_Msk
DECL|USB_OTG_HCINT_BBERR_Pos|macro|USB_OTG_HCINT_BBERR_Pos
DECL|USB_OTG_HCINT_BBERR|macro|USB_OTG_HCINT_BBERR
DECL|USB_OTG_HCINT_CHH_Msk|macro|USB_OTG_HCINT_CHH_Msk
DECL|USB_OTG_HCINT_CHH_Pos|macro|USB_OTG_HCINT_CHH_Pos
DECL|USB_OTG_HCINT_CHH|macro|USB_OTG_HCINT_CHH
DECL|USB_OTG_HCINT_DTERR_Msk|macro|USB_OTG_HCINT_DTERR_Msk
DECL|USB_OTG_HCINT_DTERR_Pos|macro|USB_OTG_HCINT_DTERR_Pos
DECL|USB_OTG_HCINT_DTERR|macro|USB_OTG_HCINT_DTERR
DECL|USB_OTG_HCINT_FRMOR_Msk|macro|USB_OTG_HCINT_FRMOR_Msk
DECL|USB_OTG_HCINT_FRMOR_Pos|macro|USB_OTG_HCINT_FRMOR_Pos
DECL|USB_OTG_HCINT_FRMOR|macro|USB_OTG_HCINT_FRMOR
DECL|USB_OTG_HCINT_NAK_Msk|macro|USB_OTG_HCINT_NAK_Msk
DECL|USB_OTG_HCINT_NAK_Pos|macro|USB_OTG_HCINT_NAK_Pos
DECL|USB_OTG_HCINT_NAK|macro|USB_OTG_HCINT_NAK
DECL|USB_OTG_HCINT_NYET_Msk|macro|USB_OTG_HCINT_NYET_Msk
DECL|USB_OTG_HCINT_NYET_Pos|macro|USB_OTG_HCINT_NYET_Pos
DECL|USB_OTG_HCINT_NYET|macro|USB_OTG_HCINT_NYET
DECL|USB_OTG_HCINT_STALL_Msk|macro|USB_OTG_HCINT_STALL_Msk
DECL|USB_OTG_HCINT_STALL_Pos|macro|USB_OTG_HCINT_STALL_Pos
DECL|USB_OTG_HCINT_STALL|macro|USB_OTG_HCINT_STALL
DECL|USB_OTG_HCINT_TXERR_Msk|macro|USB_OTG_HCINT_TXERR_Msk
DECL|USB_OTG_HCINT_TXERR_Pos|macro|USB_OTG_HCINT_TXERR_Pos
DECL|USB_OTG_HCINT_TXERR|macro|USB_OTG_HCINT_TXERR
DECL|USB_OTG_HCINT_XFRC_Msk|macro|USB_OTG_HCINT_XFRC_Msk
DECL|USB_OTG_HCINT_XFRC_Pos|macro|USB_OTG_HCINT_XFRC_Pos
DECL|USB_OTG_HCINT_XFRC|macro|USB_OTG_HCINT_XFRC
DECL|USB_OTG_HCSPLT_COMPLSPLT_Msk|macro|USB_OTG_HCSPLT_COMPLSPLT_Msk
DECL|USB_OTG_HCSPLT_COMPLSPLT_Pos|macro|USB_OTG_HCSPLT_COMPLSPLT_Pos
DECL|USB_OTG_HCSPLT_COMPLSPLT|macro|USB_OTG_HCSPLT_COMPLSPLT
DECL|USB_OTG_HCSPLT_HUBADDR_0|macro|USB_OTG_HCSPLT_HUBADDR_0
DECL|USB_OTG_HCSPLT_HUBADDR_1|macro|USB_OTG_HCSPLT_HUBADDR_1
DECL|USB_OTG_HCSPLT_HUBADDR_2|macro|USB_OTG_HCSPLT_HUBADDR_2
DECL|USB_OTG_HCSPLT_HUBADDR_3|macro|USB_OTG_HCSPLT_HUBADDR_3
DECL|USB_OTG_HCSPLT_HUBADDR_4|macro|USB_OTG_HCSPLT_HUBADDR_4
DECL|USB_OTG_HCSPLT_HUBADDR_5|macro|USB_OTG_HCSPLT_HUBADDR_5
DECL|USB_OTG_HCSPLT_HUBADDR_6|macro|USB_OTG_HCSPLT_HUBADDR_6
DECL|USB_OTG_HCSPLT_HUBADDR_Msk|macro|USB_OTG_HCSPLT_HUBADDR_Msk
DECL|USB_OTG_HCSPLT_HUBADDR_Pos|macro|USB_OTG_HCSPLT_HUBADDR_Pos
DECL|USB_OTG_HCSPLT_HUBADDR|macro|USB_OTG_HCSPLT_HUBADDR
DECL|USB_OTG_HCSPLT_PRTADDR_0|macro|USB_OTG_HCSPLT_PRTADDR_0
DECL|USB_OTG_HCSPLT_PRTADDR_1|macro|USB_OTG_HCSPLT_PRTADDR_1
DECL|USB_OTG_HCSPLT_PRTADDR_2|macro|USB_OTG_HCSPLT_PRTADDR_2
DECL|USB_OTG_HCSPLT_PRTADDR_3|macro|USB_OTG_HCSPLT_PRTADDR_3
DECL|USB_OTG_HCSPLT_PRTADDR_4|macro|USB_OTG_HCSPLT_PRTADDR_4
DECL|USB_OTG_HCSPLT_PRTADDR_5|macro|USB_OTG_HCSPLT_PRTADDR_5
DECL|USB_OTG_HCSPLT_PRTADDR_6|macro|USB_OTG_HCSPLT_PRTADDR_6
DECL|USB_OTG_HCSPLT_PRTADDR_Msk|macro|USB_OTG_HCSPLT_PRTADDR_Msk
DECL|USB_OTG_HCSPLT_PRTADDR_Pos|macro|USB_OTG_HCSPLT_PRTADDR_Pos
DECL|USB_OTG_HCSPLT_PRTADDR|macro|USB_OTG_HCSPLT_PRTADDR
DECL|USB_OTG_HCSPLT_SPLITEN_Msk|macro|USB_OTG_HCSPLT_SPLITEN_Msk
DECL|USB_OTG_HCSPLT_SPLITEN_Pos|macro|USB_OTG_HCSPLT_SPLITEN_Pos
DECL|USB_OTG_HCSPLT_SPLITEN|macro|USB_OTG_HCSPLT_SPLITEN
DECL|USB_OTG_HCSPLT_XACTPOS_0|macro|USB_OTG_HCSPLT_XACTPOS_0
DECL|USB_OTG_HCSPLT_XACTPOS_1|macro|USB_OTG_HCSPLT_XACTPOS_1
DECL|USB_OTG_HCSPLT_XACTPOS_Msk|macro|USB_OTG_HCSPLT_XACTPOS_Msk
DECL|USB_OTG_HCSPLT_XACTPOS_Pos|macro|USB_OTG_HCSPLT_XACTPOS_Pos
DECL|USB_OTG_HCSPLT_XACTPOS|macro|USB_OTG_HCSPLT_XACTPOS
DECL|USB_OTG_HCTSIZ_DOPING_Msk|macro|USB_OTG_HCTSIZ_DOPING_Msk
DECL|USB_OTG_HCTSIZ_DOPING_Pos|macro|USB_OTG_HCTSIZ_DOPING_Pos
DECL|USB_OTG_HCTSIZ_DOPING|macro|USB_OTG_HCTSIZ_DOPING
DECL|USB_OTG_HCTSIZ_DPID_0|macro|USB_OTG_HCTSIZ_DPID_0
DECL|USB_OTG_HCTSIZ_DPID_1|macro|USB_OTG_HCTSIZ_DPID_1
DECL|USB_OTG_HCTSIZ_DPID_Msk|macro|USB_OTG_HCTSIZ_DPID_Msk
DECL|USB_OTG_HCTSIZ_DPID_Pos|macro|USB_OTG_HCTSIZ_DPID_Pos
DECL|USB_OTG_HCTSIZ_DPID|macro|USB_OTG_HCTSIZ_DPID
DECL|USB_OTG_HCTSIZ_PKTCNT_Msk|macro|USB_OTG_HCTSIZ_PKTCNT_Msk
DECL|USB_OTG_HCTSIZ_PKTCNT_Pos|macro|USB_OTG_HCTSIZ_PKTCNT_Pos
DECL|USB_OTG_HCTSIZ_PKTCNT|macro|USB_OTG_HCTSIZ_PKTCNT
DECL|USB_OTG_HCTSIZ_XFRSIZ_Msk|macro|USB_OTG_HCTSIZ_XFRSIZ_Msk
DECL|USB_OTG_HCTSIZ_XFRSIZ_Pos|macro|USB_OTG_HCTSIZ_XFRSIZ_Pos
DECL|USB_OTG_HCTSIZ_XFRSIZ|macro|USB_OTG_HCTSIZ_XFRSIZ
DECL|USB_OTG_HFIR_FRIVL_Msk|macro|USB_OTG_HFIR_FRIVL_Msk
DECL|USB_OTG_HFIR_FRIVL_Pos|macro|USB_OTG_HFIR_FRIVL_Pos
DECL|USB_OTG_HFIR_FRIVL|macro|USB_OTG_HFIR_FRIVL
DECL|USB_OTG_HFNUM_FRNUM_Msk|macro|USB_OTG_HFNUM_FRNUM_Msk
DECL|USB_OTG_HFNUM_FRNUM_Pos|macro|USB_OTG_HFNUM_FRNUM_Pos
DECL|USB_OTG_HFNUM_FRNUM|macro|USB_OTG_HFNUM_FRNUM
DECL|USB_OTG_HFNUM_FTREM_Msk|macro|USB_OTG_HFNUM_FTREM_Msk
DECL|USB_OTG_HFNUM_FTREM_Pos|macro|USB_OTG_HFNUM_FTREM_Pos
DECL|USB_OTG_HFNUM_FTREM|macro|USB_OTG_HFNUM_FTREM
DECL|USB_OTG_HOST_BASE|macro|USB_OTG_HOST_BASE
DECL|USB_OTG_HOST_CHANNEL_BASE|macro|USB_OTG_HOST_CHANNEL_BASE
DECL|USB_OTG_HOST_CHANNEL_SIZE|macro|USB_OTG_HOST_CHANNEL_SIZE
DECL|USB_OTG_HOST_PORT_BASE|macro|USB_OTG_HOST_PORT_BASE
DECL|USB_OTG_HPRT_PCDET_Msk|macro|USB_OTG_HPRT_PCDET_Msk
DECL|USB_OTG_HPRT_PCDET_Pos|macro|USB_OTG_HPRT_PCDET_Pos
DECL|USB_OTG_HPRT_PCDET|macro|USB_OTG_HPRT_PCDET
DECL|USB_OTG_HPRT_PCSTS_Msk|macro|USB_OTG_HPRT_PCSTS_Msk
DECL|USB_OTG_HPRT_PCSTS_Pos|macro|USB_OTG_HPRT_PCSTS_Pos
DECL|USB_OTG_HPRT_PCSTS|macro|USB_OTG_HPRT_PCSTS
DECL|USB_OTG_HPRT_PENA_Msk|macro|USB_OTG_HPRT_PENA_Msk
DECL|USB_OTG_HPRT_PENA_Pos|macro|USB_OTG_HPRT_PENA_Pos
DECL|USB_OTG_HPRT_PENA|macro|USB_OTG_HPRT_PENA
DECL|USB_OTG_HPRT_PENCHNG_Msk|macro|USB_OTG_HPRT_PENCHNG_Msk
DECL|USB_OTG_HPRT_PENCHNG_Pos|macro|USB_OTG_HPRT_PENCHNG_Pos
DECL|USB_OTG_HPRT_PENCHNG|macro|USB_OTG_HPRT_PENCHNG
DECL|USB_OTG_HPRT_PLSTS_0|macro|USB_OTG_HPRT_PLSTS_0
DECL|USB_OTG_HPRT_PLSTS_1|macro|USB_OTG_HPRT_PLSTS_1
DECL|USB_OTG_HPRT_PLSTS_Msk|macro|USB_OTG_HPRT_PLSTS_Msk
DECL|USB_OTG_HPRT_PLSTS_Pos|macro|USB_OTG_HPRT_PLSTS_Pos
DECL|USB_OTG_HPRT_PLSTS|macro|USB_OTG_HPRT_PLSTS
DECL|USB_OTG_HPRT_POCA_Msk|macro|USB_OTG_HPRT_POCA_Msk
DECL|USB_OTG_HPRT_POCA_Pos|macro|USB_OTG_HPRT_POCA_Pos
DECL|USB_OTG_HPRT_POCA|macro|USB_OTG_HPRT_POCA
DECL|USB_OTG_HPRT_POCCHNG_Msk|macro|USB_OTG_HPRT_POCCHNG_Msk
DECL|USB_OTG_HPRT_POCCHNG_Pos|macro|USB_OTG_HPRT_POCCHNG_Pos
DECL|USB_OTG_HPRT_POCCHNG|macro|USB_OTG_HPRT_POCCHNG
DECL|USB_OTG_HPRT_PPWR_Msk|macro|USB_OTG_HPRT_PPWR_Msk
DECL|USB_OTG_HPRT_PPWR_Pos|macro|USB_OTG_HPRT_PPWR_Pos
DECL|USB_OTG_HPRT_PPWR|macro|USB_OTG_HPRT_PPWR
DECL|USB_OTG_HPRT_PRES_Msk|macro|USB_OTG_HPRT_PRES_Msk
DECL|USB_OTG_HPRT_PRES_Pos|macro|USB_OTG_HPRT_PRES_Pos
DECL|USB_OTG_HPRT_PRES|macro|USB_OTG_HPRT_PRES
DECL|USB_OTG_HPRT_PRST_Msk|macro|USB_OTG_HPRT_PRST_Msk
DECL|USB_OTG_HPRT_PRST_Pos|macro|USB_OTG_HPRT_PRST_Pos
DECL|USB_OTG_HPRT_PRST|macro|USB_OTG_HPRT_PRST
DECL|USB_OTG_HPRT_PSPD_0|macro|USB_OTG_HPRT_PSPD_0
DECL|USB_OTG_HPRT_PSPD_1|macro|USB_OTG_HPRT_PSPD_1
DECL|USB_OTG_HPRT_PSPD_Msk|macro|USB_OTG_HPRT_PSPD_Msk
DECL|USB_OTG_HPRT_PSPD_Pos|macro|USB_OTG_HPRT_PSPD_Pos
DECL|USB_OTG_HPRT_PSPD|macro|USB_OTG_HPRT_PSPD
DECL|USB_OTG_HPRT_PSUSP_Msk|macro|USB_OTG_HPRT_PSUSP_Msk
DECL|USB_OTG_HPRT_PSUSP_Pos|macro|USB_OTG_HPRT_PSUSP_Pos
DECL|USB_OTG_HPRT_PSUSP|macro|USB_OTG_HPRT_PSUSP
DECL|USB_OTG_HPRT_PTCTL_0|macro|USB_OTG_HPRT_PTCTL_0
DECL|USB_OTG_HPRT_PTCTL_1|macro|USB_OTG_HPRT_PTCTL_1
DECL|USB_OTG_HPRT_PTCTL_2|macro|USB_OTG_HPRT_PTCTL_2
DECL|USB_OTG_HPRT_PTCTL_3|macro|USB_OTG_HPRT_PTCTL_3
DECL|USB_OTG_HPRT_PTCTL_Msk|macro|USB_OTG_HPRT_PTCTL_Msk
DECL|USB_OTG_HPRT_PTCTL_Pos|macro|USB_OTG_HPRT_PTCTL_Pos
DECL|USB_OTG_HPRT_PTCTL|macro|USB_OTG_HPRT_PTCTL
DECL|USB_OTG_HPTXFSIZ_PTXFD_Msk|macro|USB_OTG_HPTXFSIZ_PTXFD_Msk
DECL|USB_OTG_HPTXFSIZ_PTXFD_Pos|macro|USB_OTG_HPTXFSIZ_PTXFD_Pos
DECL|USB_OTG_HPTXFSIZ_PTXFD|macro|USB_OTG_HPTXFSIZ_PTXFD
DECL|USB_OTG_HPTXFSIZ_PTXSA_Msk|macro|USB_OTG_HPTXFSIZ_PTXSA_Msk
DECL|USB_OTG_HPTXFSIZ_PTXSA_Pos|macro|USB_OTG_HPTXFSIZ_PTXSA_Pos
DECL|USB_OTG_HPTXFSIZ_PTXSA|macro|USB_OTG_HPTXFSIZ_PTXSA
DECL|USB_OTG_HPTXSTS_PTXFSAVL_Msk|macro|USB_OTG_HPTXSTS_PTXFSAVL_Msk
DECL|USB_OTG_HPTXSTS_PTXFSAVL_Pos|macro|USB_OTG_HPTXSTS_PTXFSAVL_Pos
DECL|USB_OTG_HPTXSTS_PTXFSAVL|macro|USB_OTG_HPTXSTS_PTXFSAVL
DECL|USB_OTG_HPTXSTS_PTXQSAV_0|macro|USB_OTG_HPTXSTS_PTXQSAV_0
DECL|USB_OTG_HPTXSTS_PTXQSAV_1|macro|USB_OTG_HPTXSTS_PTXQSAV_1
DECL|USB_OTG_HPTXSTS_PTXQSAV_2|macro|USB_OTG_HPTXSTS_PTXQSAV_2
DECL|USB_OTG_HPTXSTS_PTXQSAV_3|macro|USB_OTG_HPTXSTS_PTXQSAV_3
DECL|USB_OTG_HPTXSTS_PTXQSAV_4|macro|USB_OTG_HPTXSTS_PTXQSAV_4
DECL|USB_OTG_HPTXSTS_PTXQSAV_5|macro|USB_OTG_HPTXSTS_PTXQSAV_5
DECL|USB_OTG_HPTXSTS_PTXQSAV_6|macro|USB_OTG_HPTXSTS_PTXQSAV_6
DECL|USB_OTG_HPTXSTS_PTXQSAV_7|macro|USB_OTG_HPTXSTS_PTXQSAV_7
DECL|USB_OTG_HPTXSTS_PTXQSAV_Msk|macro|USB_OTG_HPTXSTS_PTXQSAV_Msk
DECL|USB_OTG_HPTXSTS_PTXQSAV_Pos|macro|USB_OTG_HPTXSTS_PTXQSAV_Pos
DECL|USB_OTG_HPTXSTS_PTXQSAV|macro|USB_OTG_HPTXSTS_PTXQSAV
DECL|USB_OTG_HPTXSTS_PTXQTOP_0|macro|USB_OTG_HPTXSTS_PTXQTOP_0
DECL|USB_OTG_HPTXSTS_PTXQTOP_1|macro|USB_OTG_HPTXSTS_PTXQTOP_1
DECL|USB_OTG_HPTXSTS_PTXQTOP_2|macro|USB_OTG_HPTXSTS_PTXQTOP_2
DECL|USB_OTG_HPTXSTS_PTXQTOP_3|macro|USB_OTG_HPTXSTS_PTXQTOP_3
DECL|USB_OTG_HPTXSTS_PTXQTOP_4|macro|USB_OTG_HPTXSTS_PTXQTOP_4
DECL|USB_OTG_HPTXSTS_PTXQTOP_5|macro|USB_OTG_HPTXSTS_PTXQTOP_5
DECL|USB_OTG_HPTXSTS_PTXQTOP_6|macro|USB_OTG_HPTXSTS_PTXQTOP_6
DECL|USB_OTG_HPTXSTS_PTXQTOP_7|macro|USB_OTG_HPTXSTS_PTXQTOP_7
DECL|USB_OTG_HPTXSTS_PTXQTOP_Msk|macro|USB_OTG_HPTXSTS_PTXQTOP_Msk
DECL|USB_OTG_HPTXSTS_PTXQTOP_Pos|macro|USB_OTG_HPTXSTS_PTXQTOP_Pos
DECL|USB_OTG_HPTXSTS_PTXQTOP|macro|USB_OTG_HPTXSTS_PTXQTOP
DECL|USB_OTG_HS_HOST_MAX_CHANNEL_NBR|macro|USB_OTG_HS_HOST_MAX_CHANNEL_NBR
DECL|USB_OTG_HS_MAX_IN_ENDPOINTS|macro|USB_OTG_HS_MAX_IN_ENDPOINTS
DECL|USB_OTG_HS_MAX_OUT_ENDPOINTS|macro|USB_OTG_HS_MAX_OUT_ENDPOINTS
DECL|USB_OTG_HS_PERIPH_BASE|macro|USB_OTG_HS_PERIPH_BASE
DECL|USB_OTG_HS_TOTAL_FIFO_SIZE|macro|USB_OTG_HS_TOTAL_FIFO_SIZE
DECL|USB_OTG_HS|macro|USB_OTG_HS
DECL|USB_OTG_HostChannelTypeDef|typedef|} USB_OTG_HostChannelTypeDef;
DECL|USB_OTG_HostTypeDef|typedef|} USB_OTG_HostTypeDef;
DECL|USB_OTG_INEndpointTypeDef|typedef|} USB_OTG_INEndpointTypeDef;
DECL|USB_OTG_IN_ENDPOINT_BASE|macro|USB_OTG_IN_ENDPOINT_BASE
DECL|USB_OTG_NPTXFD_Msk|macro|USB_OTG_NPTXFD_Msk
DECL|USB_OTG_NPTXFD_Pos|macro|USB_OTG_NPTXFD_Pos
DECL|USB_OTG_NPTXFD|macro|USB_OTG_NPTXFD
DECL|USB_OTG_NPTXFSA_Msk|macro|USB_OTG_NPTXFSA_Msk
DECL|USB_OTG_NPTXFSA_Pos|macro|USB_OTG_NPTXFSA_Pos
DECL|USB_OTG_NPTXFSA|macro|USB_OTG_NPTXFSA
DECL|USB_OTG_OUTEndpointTypeDef|typedef|} USB_OTG_OUTEndpointTypeDef;
DECL|USB_OTG_OUT_ENDPOINT_BASE|macro|USB_OTG_OUT_ENDPOINT_BASE
DECL|USB_OTG_PCGCCTL_BASE|macro|USB_OTG_PCGCCTL_BASE
DECL|USB_OTG_PCGCCTL_GATECLK_Msk|macro|USB_OTG_PCGCCTL_GATECLK_Msk
DECL|USB_OTG_PCGCCTL_GATECLK_Pos|macro|USB_OTG_PCGCCTL_GATECLK_Pos
DECL|USB_OTG_PCGCCTL_GATECLK|macro|USB_OTG_PCGCCTL_GATECLK
DECL|USB_OTG_PCGCCTL_PHYSUSP_Msk|macro|USB_OTG_PCGCCTL_PHYSUSP_Msk
DECL|USB_OTG_PCGCCTL_PHYSUSP_Pos|macro|USB_OTG_PCGCCTL_PHYSUSP_Pos
DECL|USB_OTG_PCGCCTL_PHYSUSP|macro|USB_OTG_PCGCCTL_PHYSUSP
DECL|USB_OTG_PCGCCTL_STOPCLK_Msk|macro|USB_OTG_PCGCCTL_STOPCLK_Msk
DECL|USB_OTG_PCGCCTL_STOPCLK_Pos|macro|USB_OTG_PCGCCTL_STOPCLK_Pos
DECL|USB_OTG_PCGCCTL_STOPCLK|macro|USB_OTG_PCGCCTL_STOPCLK
DECL|USB_OTG_PCGCR_GATEHCLK_Msk|macro|USB_OTG_PCGCR_GATEHCLK_Msk
DECL|USB_OTG_PCGCR_GATEHCLK_Pos|macro|USB_OTG_PCGCR_GATEHCLK_Pos
DECL|USB_OTG_PCGCR_GATEHCLK|macro|USB_OTG_PCGCR_GATEHCLK
DECL|USB_OTG_PCGCR_PHYSUSP_Msk|macro|USB_OTG_PCGCR_PHYSUSP_Msk
DECL|USB_OTG_PCGCR_PHYSUSP_Pos|macro|USB_OTG_PCGCR_PHYSUSP_Pos
DECL|USB_OTG_PCGCR_PHYSUSP|macro|USB_OTG_PCGCR_PHYSUSP
DECL|USB_OTG_PCGCR_STPPCLK_Msk|macro|USB_OTG_PCGCR_STPPCLK_Msk
DECL|USB_OTG_PCGCR_STPPCLK_Pos|macro|USB_OTG_PCGCR_STPPCLK_Pos
DECL|USB_OTG_PCGCR_STPPCLK|macro|USB_OTG_PCGCR_STPPCLK
DECL|USB_OTG_PKTSTS_0|macro|USB_OTG_PKTSTS_0
DECL|USB_OTG_PKTSTS_1|macro|USB_OTG_PKTSTS_1
DECL|USB_OTG_PKTSTS_2|macro|USB_OTG_PKTSTS_2
DECL|USB_OTG_PKTSTS_3|macro|USB_OTG_PKTSTS_3
DECL|USB_OTG_PKTSTS_Msk|macro|USB_OTG_PKTSTS_Msk
DECL|USB_OTG_PKTSTS_Pos|macro|USB_OTG_PKTSTS_Pos
DECL|USB_OTG_PKTSTS|macro|USB_OTG_PKTSTS
DECL|USB_OTG_TX0FD_Msk|macro|USB_OTG_TX0FD_Msk
DECL|USB_OTG_TX0FD_Pos|macro|USB_OTG_TX0FD_Pos
DECL|USB_OTG_TX0FD|macro|USB_OTG_TX0FD
DECL|USB_OTG_TX0FSA_Msk|macro|USB_OTG_TX0FSA_Msk
DECL|USB_OTG_TX0FSA_Pos|macro|USB_OTG_TX0FSA_Pos
DECL|USB_OTG_TX0FSA|macro|USB_OTG_TX0FSA
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /*!< 6 Cortex-M4 Usage Fault Interrupt */
DECL|VCCCR|member|__IO uint32_t VCCCR; /*!< DSI Host Video Chuncks Current Configuration Register, Address offset: 0x140 */
DECL|VCCR|member|__IO uint32_t VCCR; /*!< DSI Host Video Chunks Configuration Register, Address offset: 0x40 */
DECL|VHBPCCR|member|__IO uint32_t VHBPCCR; /*!< DSI Host Video HBP Current Configuration Register, Address offset: 0x14C */
DECL|VHBPCR|member|__IO uint32_t VHBPCR; /*!< DSI Host Video HBP Configuration Register, Address offset: 0x4C */
DECL|VHSACCR|member|__IO uint32_t VHSACCR; /*!< DSI Host Video HSA Current Configuration Register, Address offset: 0x148 */
DECL|VHSACR|member|__IO uint32_t VHSACR; /*!< DSI Host Video HSA Configuration Register, Address offset: 0x48 */
DECL|VLCCR|member|__IO uint32_t VLCCR; /*!< DSI Host Video Line Current Configuration Register, Address offset: 0x150 */
DECL|VLCR|member|__IO uint32_t VLCR; /*!< DSI Host Video Line Configuration Register, Address offset: 0x50 */
DECL|VMCCR|member|__IO uint32_t VMCCR; /*!< DSI Host Video Mode Current Configuration Register, Address offset: 0x138 */
DECL|VMCR|member|__IO uint32_t VMCR; /*!< DSI Host Video Mode Configuration Register, Address offset: 0x38 */
DECL|VNPCCR|member|__IO uint32_t VNPCCR; /*!< DSI Host Video Null Packet Current Configuration Register, Address offset: 0x144 */
DECL|VNPCR|member|__IO uint32_t VNPCR; /*!< DSI Host Video Null Packet Configuration Register, Address offset: 0x44 */
DECL|VPCCR|member|__IO uint32_t VPCCR; /*!< DSI Host Video Packet Current Configuration Register, Address offset: 0x13C */
DECL|VPCR|member|__IO uint32_t VPCR; /*!< DSI Host Video Packet Configuration Register, Address offset: 0x3C */
DECL|VR|member|__IO uint32_t VR; /*!< DSI Host Version Register, Address offset: 0x00 */
DECL|VSCR|member|__IO uint32_t VSCR; /*!< DSI Host Video Shadow Control Register, Address offset: 0x100 */
DECL|VVACCR|member|__IO uint32_t VVACCR; /*!< DSI Host Video VA Current Configuration Register, Address offset: 0x160 */
DECL|VVACR|member|__IO uint32_t VVACR; /*!< DSI Host Video VA Configuration Register, Address offset: 0x60 */
DECL|VVBPCCR|member|__IO uint32_t VVBPCCR; /*!< DSI Host Video VBP Current Configuration Register, Address offset: 0x158 */
DECL|VVBPCR|member|__IO uint32_t VVBPCR; /*!< DSI Host Video VBP Configuration Register, Address offset: 0x58 */
DECL|VVFPCCR|member|__IO uint32_t VVFPCCR; /*!< DSI Host Video VFP Current Configuration Register, Address offset: 0x15C */
DECL|VVFPCR|member|__IO uint32_t VVFPCR; /*!< DSI Host Video VFP Configuration Register, Address offset: 0x5C */
DECL|VVSACCR|member|__IO uint32_t VVSACCR; /*!< DSI Host Video VSA Current Configuration Register, Address offset: 0x154 */
DECL|VVSACR|member|__IO uint32_t VVSACR; /*!< DSI Host Video VSA Configuration Register, Address offset: 0x54 */
DECL|WCFGR|member|__IO uint32_t WCFGR; /*!< DSI Wrapper Configuration Register, Address offset: 0x400 */
DECL|WCR|member|__IO uint32_t WCR; /*!< DSI Wrapper Control Register, Address offset: 0x404 */
DECL|WHPCR|member|__IO uint32_t WHPCR; /*!< LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 */
DECL|WIER|member|__IO uint32_t WIER; /*!< DSI Wrapper Interrupt Enable Register, Address offset: 0x408 */
DECL|WIFCR|member|__IO uint32_t WIFCR; /*!< DSI Wrapper Interrupt Flag Clear Register, Address offset: 0x410 */
DECL|WISR|member|__IO uint32_t WISR; /*!< DSI Wrapper Interrupt and Status Register, Address offset: 0x40C */
DECL|WPCR|member|__IO uint32_t WPCR[5]; /*!< DSI Wrapper PHY Configuration Register, Address offset: 0x418-0x42B */
DECL|WPR|member|__IO uint32_t WPR; /*!< RTC write protection register, Address offset: 0x24 */
DECL|WRPCR|member|__IO uint32_t WRPCR; /*!< DSI Wrapper Regulator and PLL Control Register, Address offset: 0x430 */
DECL|WUTR|member|__IO uint32_t WUTR; /*!< RTC wakeup timer register, Address offset: 0x14 */
DECL|WVPCR|member|__IO uint32_t WVPCR; /*!< LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C */
DECL|WWDG_BASE|macro|WWDG_BASE
DECL|WWDG_CFR_EWI_Msk|macro|WWDG_CFR_EWI_Msk
DECL|WWDG_CFR_EWI_Pos|macro|WWDG_CFR_EWI_Pos
DECL|WWDG_CFR_EWI|macro|WWDG_CFR_EWI
DECL|WWDG_CFR_W0|macro|WWDG_CFR_W0
DECL|WWDG_CFR_W1|macro|WWDG_CFR_W1
DECL|WWDG_CFR_W2|macro|WWDG_CFR_W2
DECL|WWDG_CFR_W3|macro|WWDG_CFR_W3
DECL|WWDG_CFR_W4|macro|WWDG_CFR_W4
DECL|WWDG_CFR_W5|macro|WWDG_CFR_W5
DECL|WWDG_CFR_W6|macro|WWDG_CFR_W6
DECL|WWDG_CFR_WDGTB0|macro|WWDG_CFR_WDGTB0
DECL|WWDG_CFR_WDGTB1|macro|WWDG_CFR_WDGTB1
DECL|WWDG_CFR_WDGTB_0|macro|WWDG_CFR_WDGTB_0
DECL|WWDG_CFR_WDGTB_1|macro|WWDG_CFR_WDGTB_1
DECL|WWDG_CFR_WDGTB_Msk|macro|WWDG_CFR_WDGTB_Msk
DECL|WWDG_CFR_WDGTB_Pos|macro|WWDG_CFR_WDGTB_Pos
DECL|WWDG_CFR_WDGTB|macro|WWDG_CFR_WDGTB
DECL|WWDG_CFR_W_0|macro|WWDG_CFR_W_0
DECL|WWDG_CFR_W_1|macro|WWDG_CFR_W_1
DECL|WWDG_CFR_W_2|macro|WWDG_CFR_W_2
DECL|WWDG_CFR_W_3|macro|WWDG_CFR_W_3
DECL|WWDG_CFR_W_4|macro|WWDG_CFR_W_4
DECL|WWDG_CFR_W_5|macro|WWDG_CFR_W_5
DECL|WWDG_CFR_W_6|macro|WWDG_CFR_W_6
DECL|WWDG_CFR_W_Msk|macro|WWDG_CFR_W_Msk
DECL|WWDG_CFR_W_Pos|macro|WWDG_CFR_W_Pos
DECL|WWDG_CFR_W|macro|WWDG_CFR_W
DECL|WWDG_CR_T0|macro|WWDG_CR_T0
DECL|WWDG_CR_T1|macro|WWDG_CR_T1
DECL|WWDG_CR_T2|macro|WWDG_CR_T2
DECL|WWDG_CR_T3|macro|WWDG_CR_T3
DECL|WWDG_CR_T4|macro|WWDG_CR_T4
DECL|WWDG_CR_T5|macro|WWDG_CR_T5
DECL|WWDG_CR_T6|macro|WWDG_CR_T6
DECL|WWDG_CR_T_0|macro|WWDG_CR_T_0
DECL|WWDG_CR_T_1|macro|WWDG_CR_T_1
DECL|WWDG_CR_T_2|macro|WWDG_CR_T_2
DECL|WWDG_CR_T_3|macro|WWDG_CR_T_3
DECL|WWDG_CR_T_4|macro|WWDG_CR_T_4
DECL|WWDG_CR_T_5|macro|WWDG_CR_T_5
DECL|WWDG_CR_T_6|macro|WWDG_CR_T_6
DECL|WWDG_CR_T_Msk|macro|WWDG_CR_T_Msk
DECL|WWDG_CR_T_Pos|macro|WWDG_CR_T_Pos
DECL|WWDG_CR_T|macro|WWDG_CR_T
DECL|WWDG_CR_WDGA_Msk|macro|WWDG_CR_WDGA_Msk
DECL|WWDG_CR_WDGA_Pos|macro|WWDG_CR_WDGA_Pos
DECL|WWDG_CR_WDGA|macro|WWDG_CR_WDGA
DECL|WWDG_IRQn|enumerator|WWDG_IRQn = 0, /*!< Window WatchDog Interrupt */
DECL|WWDG_SR_EWIF_Msk|macro|WWDG_SR_EWIF_Msk
DECL|WWDG_SR_EWIF_Pos|macro|WWDG_SR_EWIF_Pos
DECL|WWDG_SR_EWIF|macro|WWDG_SR_EWIF
DECL|WWDG_TypeDef|typedef|} WWDG_TypeDef;
DECL|WWDG|macro|WWDG
DECL|__CM4_REV|macro|__CM4_REV
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__STM32F479xx_H|macro|__STM32F479xx_H
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|sFIFOMailBox|member|CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]; /*!< CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC */
DECL|sFilterRegister|member|CAN_FilterRegister_TypeDef sFilterRegister[28]; /*!< CAN Filter Register, Address offset: 0x240-0x31C */
DECL|sTxMailBox|member|CAN_TxMailBox_TypeDef sTxMailBox[3]; /*!< CAN Tx MailBox, Address offset: 0x180 - 0x1AC */
