/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [25:0] _01_;
  wire [9:0] _02_;
  reg [8:0] _03_;
  wire [14:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [23:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  reg [5:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  reg [10:0] celloutsig_0_30z;
  wire [8:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  reg [4:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = in_data[25] ? celloutsig_0_0z[8] : in_data[75];
  assign celloutsig_0_13z = ~(celloutsig_0_5z | celloutsig_0_8z);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_1z[0]) & celloutsig_0_1z[8]);
  assign celloutsig_0_4z = { celloutsig_0_3z[6:0], celloutsig_0_2z } + celloutsig_0_0z[8:1];
  assign celloutsig_1_12z = { celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_10z } + celloutsig_1_9z[5:1];
  assign celloutsig_0_12z = { celloutsig_0_1z[21:14], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z } + { celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z };
  reg [9:0] _10_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _10_ <= 10'h000;
    else _10_ <= { in_data[123:122], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z };
  assign { _02_[9], _00_, _02_[7:0] } = _10_;
  always_ff @(posedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 9'h000;
    else _03_ <= in_data[181:173];
  always_ff @(posedge clkin_data[96], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 26'h0000000;
    else _01_ <= in_data[121:96];
  assign celloutsig_0_1z = in_data[72:49] & { celloutsig_0_0z[11:3], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_4z[7:5], celloutsig_0_5z, celloutsig_0_9z } === { celloutsig_0_3z[3:0], celloutsig_0_8z };
  assign celloutsig_1_19z = celloutsig_1_7z[10:4] >= { celloutsig_1_15z[3], celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_7z = { celloutsig_0_0z[14:10], celloutsig_0_2z } >= { celloutsig_0_3z[7:3], celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_1z[12:11], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z } >= { celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_16z[10:2], celloutsig_0_9z } >= { celloutsig_0_6z[10:2], celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[122:111] >= in_data[144:133];
  assign celloutsig_1_2z = { _01_[9:5], celloutsig_1_0z } && in_data[153:148];
  assign celloutsig_1_8z = { _02_[9], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z } && { _02_[6:3], _01_, celloutsig_1_3z };
  assign celloutsig_0_22z = ! celloutsig_0_20z[8:1];
  assign celloutsig_0_11z = celloutsig_0_3z[4] & ~(celloutsig_0_9z);
  assign celloutsig_0_14z = { celloutsig_0_3z[7:6], celloutsig_0_10z, celloutsig_0_2z } % { 1'h1, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_0z[10:6] % { 1'h1, celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_17z[4:0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_19z } % { 1'h1, celloutsig_0_18z[8:1] };
  assign celloutsig_1_9z = _03_[6:1] * celloutsig_1_5z[11:6];
  assign celloutsig_1_18z = celloutsig_1_5z[11:1] * in_data[176:166];
  assign celloutsig_0_18z = celloutsig_0_6z[11:0] * { celloutsig_0_3z[8:6], celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z };
  assign celloutsig_0_3z = ~ in_data[83:75];
  assign celloutsig_1_10z = ~^ { _01_[13:6], celloutsig_1_2z };
  assign celloutsig_0_9z = ~^ { celloutsig_0_6z[4:2], celloutsig_0_5z };
  assign celloutsig_0_0z = in_data[80:66] <<< in_data[49:35];
  assign celloutsig_1_5z = { in_data[141:131], celloutsig_1_2z } <<< _01_[20:9];
  assign celloutsig_1_13z = { in_data[161:153], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_10z } <<< { _01_[20:9], celloutsig_1_12z };
  assign celloutsig_0_6z = { celloutsig_0_0z[3], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z } - { celloutsig_0_4z[7:3], celloutsig_0_4z };
  assign celloutsig_1_7z = { _01_[9:7], _03_ } ~^ { _01_[22:12], celloutsig_1_2z };
  assign celloutsig_1_15z = _03_[7:3] ~^ celloutsig_1_13z[16:12];
  assign celloutsig_0_16z = in_data[49:39] ~^ celloutsig_0_12z[10:0];
  assign celloutsig_0_17z = { celloutsig_0_4z[0], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_13z } ~^ { celloutsig_0_3z[3:1], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 5'h00;
    else if (clkin_data[0]) celloutsig_1_3z = { in_data[105], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_29z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_29z = { celloutsig_0_6z[12:8], celloutsig_0_22z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_30z = 11'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_30z = { celloutsig_0_12z[11:2], celloutsig_0_10z };
  assign _02_[8] = _00_;
  assign { out_data[138:128], out_data[96], out_data[37:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
