#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec  9 09:10:28 2022
# Process ID: 44752
# Current directory: G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent38820 G:\My Drive\School\UMD\Fall 2022\enee245\Xilinx\Lab 8\mulitiplier\mulitiplier.xpr
# Log file: G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/vivado.log
# Journal file: G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.xpr}
INFO: [Project 1-313] Project file moved from 'D:/ENEE245 Verilog code/Lab 8/mulitiplier' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 909.707 ; gain = 215.699
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Dec  9 09:11:03 2022] Launched synth_1...
Run output will be captured here: G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:32]
ERROR: [VRFC 10-3180] cannot find port 'c_out' on this module [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'sum_out' [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:26]
WARNING: [VRFC 10-3705] select index -1 into 'c_out' is out of bounds [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'c_in' [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:25]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'c_out' [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:27]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'sum_out' [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'sum_out' [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'sum_out' [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:28]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'sum_out' [G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_arr_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_arr_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_block
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/array_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array_row
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_arr_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_arr_mult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_arr_mult_behav xil_defaultlib.TB_com_arr_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.array_block
Compiling module xil_defaultlib.array_row_default
Compiling module xil_defaultlib.array_com_mult_default
Compiling module xil_defaultlib.TB_com_arr_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top TB_com_mult [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/new/com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/nbit_ripple_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_ripple_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.srcs/sim_1/new/TB_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_mult
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.nbit_ripple_add(N=5)
Compiling module xil_defaultlib.nbit_ripple_add(N=6)
Compiling module xil_defaultlib.nbit_ripple_add(N=7)
Compiling module xil_defaultlib.com_mult_default
Compiling module xil_defaultlib.TB_com_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
create_project mult {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult} -part xc7a35ticpg236-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1059.102 ; gain = 17.035
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new
can't create directory "G:/My": no such file or directory
file mkdir {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/booth_mult.v} w ]
add_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/booth_mult.v}}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_com_mult.v} w ]
add_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_com_mult.v}}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/BOARD_mult.v} w ]
add_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/BOARD_mult.v}}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/com_mult.v} w ]
add_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/com_mult.v}}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/BOARD_DELAYS_mult.v} w ]
add_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/BOARD_DELAYS_mult.v}}
update_compile_order -fileset sources_1
current_project mulitiplier
current_project mult
update_compile_order -fileset sources_1
current_project mulitiplier
current_project mult
import_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/decoder_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/mux_4bit_4to1.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg/hex_to_7seg.srcs/sources_1/imports/new/n_bit_count.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/board_hex_to_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/board_decoder_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/anode_driver.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/clock_converter.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 6/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/hex_to_7seg.v}}
update_compile_order -fileset sources_1
current_project mulitiplier
current_project mult
current_project mulitiplier
current_project mult
update_compile_order -fileset sources_1
import_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sim_1/new/TB_ripple_carry_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/board_hex_to_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/imports/new/n_bit_count.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_mux.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/hex_to_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/lookahead_4bit_adder.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.sim/sim_1/behav/xsim/glbl.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/decoder_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/add_delays.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sim_1/new/TB_lookahead.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/board_decoder_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/mux_4bit_4to1.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/board_nbit_ripple_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_current_anode.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/anode_driver.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/clock_converter.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/nbit_ripple_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_anode_decoder.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_clock_converter.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_h2seg_modular.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_hex_to_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 7/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/board_lookahead.v}}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_block.v} w ]
add_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_block.v}}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_row.v} w ]
add_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_row.v}}
current_project mulitiplier
current_project mult
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_h2seg_modular.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_h2seg_modular.v}}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_mux.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_mux.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_mux.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_anode_decoder.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_anode_decoder.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_anode_decoder.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_current_anode.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_current_anode.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_current_anode.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_clock_converter.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_clock_converter.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_clock_converter.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_hex_to_7seg.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_hex_to_7seg.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sim_1/new/TB_hex_to_7seg.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sim_1/new/TB_lookahead.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sim_1/new/TB_lookahead.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sim_1/new/TB_lookahead.v}
current_project mulitiplier
current_project mult
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/sources_1/new/board_decoder_7seg.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/sources_1/new/board_decoder_7seg.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/sources_1/new/board_decoder_7seg.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/anode_driver.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/anode_driver.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/anode_driver.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/board_hex_to_7seg.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/clock_converter.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/decoder_7seg.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.sim/sim_1/behav/xsim/glbl.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/hex_to_7seg.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/lookahead_4bit_adder.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/mux_4bit_4to1.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/imports/new/n_bit_count.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/board_hex_to_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/clock_converter.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/decoder_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.sim/sim_1/behav/xsim/glbl.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/hex_to_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/lookahead_4bit_adder.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/mux_4bit_4to1.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/imports/new/n_bit_count.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/board_hex_to_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/clock_converter.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/decoder_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.sim/sim_1/behav/xsim/glbl.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/hex_to_7seg.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/lookahead_4bit_adder.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/mux_4bit_4to1.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/imports/new/n_bit_count.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/add_delays.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sim_1/new/TB_ripple_carry_add.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/board_nbit_ripple_add.v}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/board_lookahead.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/add_delays.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sim_1/new/TB_ripple_carry_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/board_nbit_ripple_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/board_lookahead.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/add_delays.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sim_1/new/TB_ripple_carry_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/board_nbit_ripple_add.v} {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/board_lookahead.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/board_decoder_7seg.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/board_decoder_7seg.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/hex_to_7seg.srcs/sources_1/new/board_decoder_7seg.v}
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/sources_1/new/board_hex_to_7seg.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/sources_1/new/board_hex_to_7seg.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/sources_1/new/board_hex_to_7seg.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_blk.v} w ]
add_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_blk.v}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_blk.v}}] -no_script -reset -force -quiet
remove_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_blk.v}}
file delete -force {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_blk.v}
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new
can't create directory "G:/My": no such file or directory
file mkdir {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_booth_mult.v} w ]
add_files -fileset sim_1 {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_booth_mult.v}}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_array_com_mult.v} w ]
add_files -fileset sim_1 {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_array_com_mult.v}}
close [ open {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_com_mult.v} w ]
add_files -fileset sim_1 {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_com_mult.v}}
update_compile_order -fileset sim_1
current_project mulitiplier
current_project mult
current_project mulitiplier
current_project mult
current_project mulitiplier
current_project mult
current_project mulitiplier
close_project
set_property top TB_com_mult [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
set_property top com_mult [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_mult_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/imports/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/ripple_carry_add/ripple_carry_add.srcs/sources_1/new/nbit_ripple_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nbit_ripple_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_com_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_com_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim'
"xelab -wto d7ad4eb7ab4a47f59be013ae493d1dd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d7ad4eb7ab4a47f59be013ae493d1dd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.nbit_ripple_add(N=5)
Compiling module xil_defaultlib.nbit_ripple_add(N=6)
Compiling module xil_defaultlib.nbit_ripple_add(N=7)
Compiling module xil_defaultlib.com_mult_default
Compiling module xil_defaultlib.TB_com_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
[Fri Dec  9 09:46:48 2022] Launched synth_1...
Run output will be captured here: G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.runs/synth_1/runme.log
[Fri Dec  9 09:46:48 2022] Launched impl_1...
Run output will be captured here: G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_mult_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim'
"xelab -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 261905fa66144b55828cfc8e9d633356 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.nbit_ripple_add(N=5)
Compiling module xil_defaultlib.nbit_ripple_add(N=6)
Compiling module xil_defaultlib.nbit_ripple_add(N=7)
Compiling module xil_defaultlib.com_mult_default
Compiling module xil_defaultlib.TB_com_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mulitiplier/mulitiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_project {G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_com_mult.v}}]
set_property is_enabled false [get_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/BOARD_mult.v}}]
set_property is_enabled false [get_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/BOARD_DELAYS_mult.v}}]
set_property is_enabled false [get_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/imports/sources_1/new/hex_to_7seg.v}}]
set_property is_enabled false [get_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sources_1/new/array_row.v}}]
set_property is_enabled false [get_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_booth_mult.v}}]
set_property is_enabled false [get_files  {{G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.srcs/sim_1/new/TB_array_com_mult.v}}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_com_mult' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TB_com_mult_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim'
"xelab -wto d7ad4eb7ab4a47f59be013ae493d1dd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d7ad4eb7ab4a47f59be013ae493d1dd0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_com_mult_behav xil_defaultlib.TB_com_mult xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_add
Compiling module xil_defaultlib.full_add
Compiling module xil_defaultlib.nbit_ripple_add(N=5)
Compiling module xil_defaultlib.nbit_ripple_add(N=6)
Compiling module xil_defaultlib.nbit_ripple_add(N=7)
Compiling module xil_defaultlib.com_mult_default
Compiling module xil_defaultlib.TB_com_mult
Compiling module xil_defaultlib.glbl
Access is denied.
ERROR: [XSIM 43-3238] Failed to link the design.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 8/mult/mult.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec  9 10:01:25 2022...
