<stg><name>dateport_DC5_layer</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="38">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="2">
<condition id="40">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="4">
<condition id="42">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="44">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="4" to="15">
<condition id="43">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="5" to="6">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="6" to="7">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="7" to="8">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="8" to="9">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="11" to="12">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="12" to="13">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="13" to="14">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="14" to="4">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="15" to="16">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="16" to="17">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="17" to="18">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="18" to="19">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="19" to="20">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="20" to="21">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="21" to="22">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="22" to="23">
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="23" to="24">
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="24" to="25">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="25" to="3">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %i = phi i5 [ 0, %0 ], [ %i_11, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %exitcond2 = icmp eq i5 %i, -2

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %i_11 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %.preheader3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp = zext i5 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C5_d_addr = getelementptr [30 x float]* @C5_d, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="C5_d_addr"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2  store float 0.000000e+00, float* %C5_d_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader3:0  %i_1 = phi i5 [ %i_2, %4 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:1  %exitcond1 = icmp eq i5 %i_1, -2

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader3:3  %i_2 = add i5 %i_1, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %exitcond1, label %5, label %.preheader.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="5">
<![CDATA[
.preheader.preheader:0  %tmp_s = zext i5 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1  %C5_d_addr_1 = getelementptr [30 x float]* @C5_d, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C5_d_addr_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader.preheader:2  %tmp_91 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1, i3 0)

]]></node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="8">
<![CDATA[
.preheader.preheader:3  %p_shl_cast = zext i8 %tmp_91 to i9

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader.preheader:4  %tmp_92 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_1, i1 false)

]]></node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="9" op_0_bw="6">
<![CDATA[
.preheader.preheader:5  %p_shl3_cast = zext i6 %tmp_92 to i9

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:6  %output_wei_addr1 = add i9 %p_shl3_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="output_wei_addr1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:7  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %j = phi i4 [ %j_8, %3 ], [ 0, %.preheader.preheader ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %j, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %j_8 = add i4 %j, 1

]]></node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %4, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_45 = zext i4 %j to i64

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_d_addr = getelementptr [10 x float]* @output_d, i64 0, i64 %tmp_45

]]></node>
<StgValue><ssdm name="output_d_addr"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="4">
<![CDATA[
:3  %output_d_load = load float* %output_d_addr, align 4

]]></node>
<StgValue><ssdm name="output_d_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="9" op_0_bw="4">
<![CDATA[
:4  %tmp_66_trn_cast = zext i4 %j to i9

]]></node>
<StgValue><ssdm name="tmp_66_trn_cast"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %output_wei_addr2 = add i9 %tmp_66_trn_cast, %output_wei_addr1

]]></node>
<StgValue><ssdm name="output_wei_addr2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_93 = zext i9 %output_wei_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_wei_addr = getelementptr [300 x float]* @output_wei, i64 0, i64 %tmp_93

]]></node>
<StgValue><ssdm name="output_wei_addr"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="9">
<![CDATA[
:8  %output_wei_load = load float* %output_wei_addr, align 4

]]></node>
<StgValue><ssdm name="output_wei_load"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %C5_v_addr = getelementptr [30 x float]* @C5_v, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C5_v_addr"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="5">
<![CDATA[
:2  %C5_v_load = load float* %C5_v_addr, align 4

]]></node>
<StgValue><ssdm name="C5_v_load"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C5_bias_addr = getelementptr [30 x float]* @C5_bias, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C5_bias_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="5">
<![CDATA[
:4  %C5_bias_load = load float* %C5_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_bias_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="4">
<![CDATA[
:3  %output_d_load = load float* %output_d_addr, align 4

]]></node>
<StgValue><ssdm name="output_d_load"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="9">
<![CDATA[
:8  %output_wei_load = load float* %output_wei_addr, align 4

]]></node>
<StgValue><ssdm name="output_wei_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_46 = fmul float %output_d_load, %output_wei_load

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_46 = fmul float %output_d_load, %output_wei_load

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="5">
<![CDATA[
:0  %C5_d_load_1 = load float* %C5_d_addr_1, align 4

]]></node>
<StgValue><ssdm name="C5_d_load_1"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_46 = fmul float %output_d_load, %output_wei_load

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="5">
<![CDATA[
:0  %C5_d_load_1 = load float* %C5_d_addr_1, align 4

]]></node>
<StgValue><ssdm name="C5_d_load_1"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_46 = fmul float %output_d_load, %output_wei_load

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="75" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_47 = fadd float %C5_d_load_1, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_47 = fadd float %C5_d_load_1, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="77" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_47 = fadd float %C5_d_load_1, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="78" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_47 = fadd float %C5_d_load_1, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_47 = fadd float %C5_d_load_1, %tmp_46

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="80" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:11  store float %tmp_47, float* %C5_d_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="82" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="5">
<![CDATA[
:2  %C5_v_load = load float* %C5_v_addr, align 4

]]></node>
<StgValue><ssdm name="C5_v_load"/></StgValue>
</operation>

<operation id="83" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="5">
<![CDATA[
:4  %C5_bias_load = load float* %C5_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_bias_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="84" st_id="16" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C5_v_load, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="85" st_id="17" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C5_v_load, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="86" st_id="18" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C5_v_load, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="87" st_id="19" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C5_v_load, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="88" st_id="20" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %temp = fadd float %C5_v_load, %C5_bias_load

]]></node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="89" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="5">
<![CDATA[
:0  %C5_d_load = load float* %C5_d_addr_1, align 4

]]></node>
<StgValue><ssdm name="C5_d_load"/></StgValue>
</operation>

<operation id="90" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32">
<![CDATA[
:6  %temp_to_int = bitcast float %temp to i32

]]></node>
<StgValue><ssdm name="temp_to_int"/></StgValue>
</operation>

<operation id="91" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="92" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="23" op_0_bw="32">
<![CDATA[
:8  %tmp_82 = trunc i32 %temp_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="93" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %notlhs = icmp ne i8 %tmp_35, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="94" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:10  %notrhs = icmp eq i23 %tmp_82, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="95" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %tmp_37 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="96" st_id="21" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_38 = fcmp ogt float %temp, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="97" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13  %tmp_39 = and i1 %tmp_37, %tmp_38

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="98" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="5">
<![CDATA[
:0  %C5_d_load = load float* %C5_d_addr_1, align 4

]]></node>
<StgValue><ssdm name="C5_d_load"/></StgValue>
</operation>

<operation id="99" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %p_0_i = select i1 %tmp_39, float 1.000000e+00, float 0.000000e+00

]]></node>
<StgValue><ssdm name="p_0_i"/></StgValue>
</operation>

<operation id="100" st_id="22" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44 = fmul float %C5_d_load, %p_0_i

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="101" st_id="23" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44 = fmul float %C5_d_load, %p_0_i

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="102" st_id="24" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44 = fmul float %C5_d_load, %p_0_i

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="103" st_id="25" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_44 = fmul float %C5_d_load, %p_0_i

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="104" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:16  store float %tmp_44, float* %C5_d_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %.preheader3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="135" name="C5_d" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="C5_d"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="136" name="output_d" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="137" name="output_wei" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_wei"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="138" name="C5_v" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C5_v"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="139" name="C5_bias" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="C5_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="141" from="stg_140" to="i" fromId="140" toId="27">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="142" from="stg_26" to="i" fromId="26" toId="27">
</dataflow>
<dataflow id="143" from="i_11" to="i" fromId="30" toId="27">
<BackEdge/>
<condition id="96">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="144" from="stg_35" to="i" fromId="35" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="145" from="i" to="exitcond2" fromId="27" toId="28">
</dataflow>
<dataflow id="147" from="stg_146" to="exitcond2" fromId="146" toId="28">
</dataflow>
<dataflow id="149" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="148" toId="29">
</dataflow>
<dataflow id="151" from="stg_150" to="empty" fromId="150" toId="29">
</dataflow>
<dataflow id="152" from="stg_150" to="empty" fromId="150" toId="29">
</dataflow>
<dataflow id="153" from="stg_150" to="empty" fromId="150" toId="29">
</dataflow>
<dataflow id="154" from="i" to="i_11" fromId="27" toId="30">
</dataflow>
<dataflow id="156" from="stg_155" to="i_11" fromId="155" toId="30">
</dataflow>
<dataflow id="157" from="exitcond2" to="stg_31" fromId="28" toId="31">
</dataflow>
<dataflow id="158" from="i" to="tmp" fromId="27" toId="32">
</dataflow>
<dataflow id="159" from="C5_d" to="C5_d_addr" fromId="135" toId="33">
</dataflow>
<dataflow id="161" from="stg_160" to="C5_d_addr" fromId="160" toId="33">
</dataflow>
<dataflow id="162" from="tmp" to="C5_d_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="164" from="stg_163" to="stg_34" fromId="163" toId="34">
</dataflow>
<dataflow id="165" from="C5_d_addr" to="stg_34" fromId="33" toId="34">
</dataflow>
<dataflow id="166" from="i_2" to="i_1" fromId="39" toId="36">
<BackEdge/>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="stg_105" to="i_1" fromId="105" toId="36">
<BackEdge/>
</dataflow>
<dataflow id="168" from="stg_140" to="i_1" fromId="140" toId="36">
<condition id="98">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="169" from="stg_31" to="i_1" fromId="31" toId="36">
</dataflow>
<dataflow id="170" from="i_1" to="exitcond1" fromId="36" toId="37">
</dataflow>
<dataflow id="171" from="stg_146" to="exitcond1" fromId="146" toId="37">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopTripCount" to="empty_29" fromId="148" toId="38">
</dataflow>
<dataflow id="173" from="stg_150" to="empty_29" fromId="150" toId="38">
</dataflow>
<dataflow id="174" from="stg_150" to="empty_29" fromId="150" toId="38">
</dataflow>
<dataflow id="175" from="stg_150" to="empty_29" fromId="150" toId="38">
</dataflow>
<dataflow id="176" from="i_1" to="i_2" fromId="36" toId="39">
</dataflow>
<dataflow id="177" from="stg_155" to="i_2" fromId="155" toId="39">
</dataflow>
<dataflow id="178" from="exitcond1" to="stg_40" fromId="37" toId="40">
</dataflow>
<dataflow id="179" from="i_1" to="tmp_s" fromId="36" toId="41">
</dataflow>
<dataflow id="180" from="C5_d" to="C5_d_addr_1" fromId="135" toId="42">
</dataflow>
<dataflow id="181" from="stg_160" to="C5_d_addr_1" fromId="160" toId="42">
</dataflow>
<dataflow id="182" from="tmp_s" to="C5_d_addr_1" fromId="41" toId="42">
</dataflow>
<dataflow id="184" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_91" fromId="183" toId="43">
</dataflow>
<dataflow id="185" from="i_1" to="tmp_91" fromId="36" toId="43">
</dataflow>
<dataflow id="187" from="stg_186" to="tmp_91" fromId="186" toId="43">
</dataflow>
<dataflow id="188" from="tmp_91" to="p_shl_cast" fromId="43" toId="44">
</dataflow>
<dataflow id="190" from="_ssdm_op_BitConcatenate.i6.i5.i1" to="tmp_92" fromId="189" toId="45">
</dataflow>
<dataflow id="191" from="i_1" to="tmp_92" fromId="36" toId="45">
</dataflow>
<dataflow id="193" from="stg_192" to="tmp_92" fromId="192" toId="45">
</dataflow>
<dataflow id="194" from="tmp_92" to="p_shl3_cast" fromId="45" toId="46">
</dataflow>
<dataflow id="195" from="p_shl3_cast" to="output_wei_addr1" fromId="46" toId="47">
</dataflow>
<dataflow id="196" from="p_shl_cast" to="output_wei_addr1" fromId="44" toId="47">
</dataflow>
<dataflow id="197" from="j_8" to="j" fromId="53" toId="50">
<BackEdge/>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="198" from="stg_81" to="j" fromId="81" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="200" from="stg_199" to="j" fromId="199" toId="50">
<condition id="100">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="stg_48" to="j" fromId="48" toId="50">
</dataflow>
<dataflow id="202" from="j" to="exitcond" fromId="50" toId="51">
</dataflow>
<dataflow id="204" from="stg_203" to="exitcond" fromId="203" toId="51">
</dataflow>
<dataflow id="205" from="_ssdm_op_SpecLoopTripCount" to="empty_30" fromId="148" toId="52">
</dataflow>
<dataflow id="207" from="stg_206" to="empty_30" fromId="206" toId="52">
</dataflow>
<dataflow id="208" from="stg_206" to="empty_30" fromId="206" toId="52">
</dataflow>
<dataflow id="209" from="stg_206" to="empty_30" fromId="206" toId="52">
</dataflow>
<dataflow id="210" from="j" to="j_8" fromId="50" toId="53">
</dataflow>
<dataflow id="212" from="stg_211" to="j_8" fromId="211" toId="53">
</dataflow>
<dataflow id="213" from="exitcond" to="stg_54" fromId="51" toId="54">
</dataflow>
<dataflow id="214" from="j" to="tmp_45" fromId="50" toId="55">
</dataflow>
<dataflow id="215" from="output_d" to="output_d_addr" fromId="136" toId="56">
</dataflow>
<dataflow id="216" from="stg_160" to="output_d_addr" fromId="160" toId="56">
</dataflow>
<dataflow id="217" from="tmp_45" to="output_d_addr" fromId="55" toId="56">
</dataflow>
<dataflow id="218" from="output_d_addr" to="output_d_load" fromId="56" toId="57">
</dataflow>
<dataflow id="219" from="j" to="tmp_66_trn_cast" fromId="50" toId="58">
</dataflow>
<dataflow id="220" from="tmp_66_trn_cast" to="output_wei_addr2" fromId="58" toId="59">
</dataflow>
<dataflow id="221" from="output_wei_addr1" to="output_wei_addr2" fromId="47" toId="59">
</dataflow>
<dataflow id="222" from="output_wei_addr2" to="tmp_93" fromId="59" toId="60">
</dataflow>
<dataflow id="223" from="output_wei" to="output_wei_addr" fromId="137" toId="61">
</dataflow>
<dataflow id="224" from="stg_160" to="output_wei_addr" fromId="160" toId="61">
</dataflow>
<dataflow id="225" from="tmp_93" to="output_wei_addr" fromId="60" toId="61">
</dataflow>
<dataflow id="226" from="output_wei_addr" to="output_wei_load" fromId="61" toId="62">
</dataflow>
<dataflow id="227" from="C5_v" to="C5_v_addr" fromId="138" toId="63">
</dataflow>
<dataflow id="228" from="stg_160" to="C5_v_addr" fromId="160" toId="63">
</dataflow>
<dataflow id="229" from="tmp_s" to="C5_v_addr" fromId="41" toId="63">
</dataflow>
<dataflow id="230" from="C5_v_addr" to="C5_v_load" fromId="63" toId="64">
</dataflow>
<dataflow id="231" from="C5_bias" to="C5_bias_addr" fromId="139" toId="65">
</dataflow>
<dataflow id="232" from="stg_160" to="C5_bias_addr" fromId="160" toId="65">
</dataflow>
<dataflow id="233" from="tmp_s" to="C5_bias_addr" fromId="41" toId="65">
</dataflow>
<dataflow id="234" from="C5_bias_addr" to="C5_bias_load" fromId="65" toId="66">
</dataflow>
<dataflow id="235" from="output_d_addr" to="output_d_load" fromId="56" toId="67">
</dataflow>
<dataflow id="236" from="output_wei_addr" to="output_wei_load" fromId="61" toId="68">
</dataflow>
<dataflow id="237" from="output_d_load" to="tmp_46" fromId="67" toId="69">
</dataflow>
<dataflow id="238" from="output_wei_load" to="tmp_46" fromId="68" toId="69">
</dataflow>
<dataflow id="239" from="output_d_load" to="tmp_46" fromId="67" toId="70">
</dataflow>
<dataflow id="240" from="output_wei_load" to="tmp_46" fromId="68" toId="70">
</dataflow>
<dataflow id="241" from="C5_d_addr_1" to="C5_d_load_1" fromId="42" toId="71">
</dataflow>
<dataflow id="242" from="output_d_load" to="tmp_46" fromId="67" toId="72">
</dataflow>
<dataflow id="243" from="output_wei_load" to="tmp_46" fromId="68" toId="72">
</dataflow>
<dataflow id="244" from="C5_d_addr_1" to="C5_d_load_1" fromId="42" toId="73">
</dataflow>
<dataflow id="245" from="output_d_load" to="tmp_46" fromId="67" toId="74">
</dataflow>
<dataflow id="246" from="output_wei_load" to="tmp_46" fromId="68" toId="74">
</dataflow>
<dataflow id="247" from="C5_d_load_1" to="tmp_47" fromId="73" toId="75">
</dataflow>
<dataflow id="248" from="tmp_46" to="tmp_47" fromId="74" toId="75">
</dataflow>
<dataflow id="249" from="C5_d_load_1" to="tmp_47" fromId="73" toId="76">
</dataflow>
<dataflow id="250" from="tmp_46" to="tmp_47" fromId="74" toId="76">
</dataflow>
<dataflow id="251" from="C5_d_load_1" to="tmp_47" fromId="73" toId="77">
</dataflow>
<dataflow id="252" from="tmp_46" to="tmp_47" fromId="74" toId="77">
</dataflow>
<dataflow id="253" from="C5_d_load_1" to="tmp_47" fromId="73" toId="78">
</dataflow>
<dataflow id="254" from="tmp_46" to="tmp_47" fromId="74" toId="78">
</dataflow>
<dataflow id="255" from="C5_d_load_1" to="tmp_47" fromId="73" toId="79">
</dataflow>
<dataflow id="256" from="tmp_46" to="tmp_47" fromId="74" toId="79">
</dataflow>
<dataflow id="257" from="tmp_47" to="stg_80" fromId="79" toId="80">
</dataflow>
<dataflow id="258" from="C5_d_addr_1" to="stg_80" fromId="42" toId="80">
</dataflow>
<dataflow id="259" from="C5_v_addr" to="C5_v_load" fromId="63" toId="82">
</dataflow>
<dataflow id="260" from="C5_bias_addr" to="C5_bias_load" fromId="65" toId="83">
</dataflow>
<dataflow id="261" from="C5_v_load" to="temp" fromId="82" toId="84">
</dataflow>
<dataflow id="262" from="C5_bias_load" to="temp" fromId="83" toId="84">
</dataflow>
<dataflow id="263" from="C5_v_load" to="temp" fromId="82" toId="85">
</dataflow>
<dataflow id="264" from="C5_bias_load" to="temp" fromId="83" toId="85">
</dataflow>
<dataflow id="265" from="C5_v_load" to="temp" fromId="82" toId="86">
</dataflow>
<dataflow id="266" from="C5_bias_load" to="temp" fromId="83" toId="86">
</dataflow>
<dataflow id="267" from="C5_v_load" to="temp" fromId="82" toId="87">
</dataflow>
<dataflow id="268" from="C5_bias_load" to="temp" fromId="83" toId="87">
</dataflow>
<dataflow id="269" from="C5_v_load" to="temp" fromId="82" toId="88">
</dataflow>
<dataflow id="270" from="C5_bias_load" to="temp" fromId="83" toId="88">
</dataflow>
<dataflow id="271" from="C5_d_addr_1" to="C5_d_load" fromId="42" toId="89">
</dataflow>
<dataflow id="272" from="temp" to="temp_to_int" fromId="88" toId="90">
</dataflow>
<dataflow id="274" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_35" fromId="273" toId="91">
</dataflow>
<dataflow id="275" from="temp_to_int" to="tmp_35" fromId="90" toId="91">
</dataflow>
<dataflow id="277" from="stg_276" to="tmp_35" fromId="276" toId="91">
</dataflow>
<dataflow id="279" from="stg_278" to="tmp_35" fromId="278" toId="91">
</dataflow>
<dataflow id="280" from="temp_to_int" to="tmp_82" fromId="90" toId="92">
</dataflow>
<dataflow id="281" from="tmp_35" to="notlhs" fromId="91" toId="93">
</dataflow>
<dataflow id="283" from="stg_282" to="notlhs" fromId="282" toId="93">
</dataflow>
<dataflow id="284" from="tmp_82" to="notrhs" fromId="92" toId="94">
</dataflow>
<dataflow id="286" from="stg_285" to="notrhs" fromId="285" toId="94">
</dataflow>
<dataflow id="287" from="notrhs" to="tmp_37" fromId="94" toId="95">
</dataflow>
<dataflow id="288" from="notlhs" to="tmp_37" fromId="93" toId="95">
</dataflow>
<dataflow id="289" from="temp" to="tmp_38" fromId="88" toId="96">
</dataflow>
<dataflow id="290" from="stg_163" to="tmp_38" fromId="163" toId="96">
</dataflow>
<dataflow id="291" from="tmp_37" to="tmp_39" fromId="95" toId="97">
</dataflow>
<dataflow id="292" from="tmp_38" to="tmp_39" fromId="96" toId="97">
</dataflow>
<dataflow id="293" from="C5_d_addr_1" to="C5_d_load" fromId="42" toId="98">
</dataflow>
<dataflow id="294" from="tmp_39" to="p_0_i" fromId="97" toId="99">
</dataflow>
<dataflow id="296" from="stg_295" to="p_0_i" fromId="295" toId="99">
</dataflow>
<dataflow id="297" from="stg_163" to="p_0_i" fromId="163" toId="99">
</dataflow>
<dataflow id="298" from="C5_d_load" to="tmp_44" fromId="98" toId="100">
</dataflow>
<dataflow id="299" from="p_0_i" to="tmp_44" fromId="99" toId="100">
</dataflow>
<dataflow id="300" from="C5_d_load" to="tmp_44" fromId="98" toId="101">
</dataflow>
<dataflow id="301" from="p_0_i" to="tmp_44" fromId="99" toId="101">
</dataflow>
<dataflow id="302" from="C5_d_load" to="tmp_44" fromId="98" toId="102">
</dataflow>
<dataflow id="303" from="p_0_i" to="tmp_44" fromId="99" toId="102">
</dataflow>
<dataflow id="304" from="C5_d_load" to="tmp_44" fromId="98" toId="103">
</dataflow>
<dataflow id="305" from="p_0_i" to="tmp_44" fromId="99" toId="103">
</dataflow>
<dataflow id="306" from="tmp_44" to="stg_104" fromId="103" toId="104">
</dataflow>
<dataflow id="307" from="C5_d_addr_1" to="stg_104" fromId="42" toId="104">
</dataflow>
<dataflow id="308" from="exitcond2" to="stg_2" fromId="28" toId="2">
</dataflow>
<dataflow id="309" from="exitcond1" to="stg_3" fromId="37" toId="3">
</dataflow>
<dataflow id="310" from="exitcond" to="stg_4" fromId="51" toId="4">
</dataflow>
</dataflows>


</stg>
