Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 1631b41710224f308a5f2e09c66e89f1 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_func_impl xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_ctl_reg
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_stat_reg
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_stat_reg_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_ctl_reg__...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_ctl_reg__...
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff__param...
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff__param...
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff__param...
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff__param...
Compiling module xil_defaultlib.dbg_hub_CVclk_x_pntrs_3
Compiling module unisims_ver.ffsrce_fdpe
Compiling module unisims_ver.FDPE
Compiling module xil_defaultlib.dbg_hub_CVrd_fwft
Compiling module xil_defaultlib.dbg_hub_CVrd_status_flags_as_12
Compiling module xil_defaultlib.dbg_hub_CVrd_bin_cntr_13
Compiling module xil_defaultlib.dbg_hub_CVrd_logic__parameterize...
Compiling module xil_defaultlib.dbg_hub_CVwr_status_flags_as_10
Compiling module xil_defaultlib.dbg_hub_CVwr_bin_cntr_11
Compiling module xil_defaultlib.dbg_hub_CVwr_logic__parameterize...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.dbg_hub_CVdmem_9
Compiling module xil_defaultlib.dbg_hub_CVmemory__parameterized0
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff_5
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff_6
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff_7
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff_8
Compiling module unisims_ver.FDPE(INIT=1'b0)
Compiling module xil_defaultlib.dbg_hub_CVreset_blk_ramfifo_4
Compiling module xil_defaultlib.dbg_hub_CVfifo_generator_ramfifo...
Compiling module xil_defaultlib.dbg_hub_CVfifo_generator_top__pa...
Compiling module xil_defaultlib.dbg_hub_CVfifo_generator_v13_1_3...
Compiling module xil_defaultlib.dbg_hub_CVfifo_generator_v13_1_3...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_rdfifo
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_rdreg
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff__param...
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff__param...
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff__param...
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff__param...
Compiling module xil_defaultlib.dbg_hub_CVclk_x_pntrs
Compiling module xil_defaultlib.dbg_hub_CVrd_status_flags_as
Compiling module xil_defaultlib.dbg_hub_CVrd_bin_cntr
Compiling module xil_defaultlib.dbg_hub_CVrd_logic
Compiling module xil_defaultlib.dbg_hub_CVwr_status_flags_as
Compiling module xil_defaultlib.dbg_hub_CVwr_bin_cntr
Compiling module xil_defaultlib.dbg_hub_CVwr_logic
Compiling module xil_defaultlib.dbg_hub_CVdmem
Compiling module xil_defaultlib.dbg_hub_CVmemory
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff_0
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff_1
Compiling module xil_defaultlib.dbg_hub_CVsynchronizer_ff_2
Compiling module xil_defaultlib.dbg_hub_CVreset_blk_ramfifo
Compiling module xil_defaultlib.dbg_hub_CVfifo_generator_ramfifo
Compiling module xil_defaultlib.dbg_hub_CVfifo_generator_top
Compiling module xil_defaultlib.dbg_hub_CVfifo_generator_v13_1_3...
Compiling module xil_defaultlib.dbg_hub_CVfifo_generator_v13_1_3
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_wrfifo
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_wrreg
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_ctl_reg__...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_stat_reg_...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_if_static...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_if
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_addr_ctl
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_burst_wdl...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_bus_ctl_f...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_bus_ctl_f...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_bus_ctl_c...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_bus_ctl
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_bus_mstr2...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_icon2xsdb
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_cmd_decod...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_stat
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_sync
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_icon
Compiling module unisims_ver.GND
Compiling module unisims_ver.BSCANE2
Compiling module xil_defaultlib.dbg_hub_CVltlib_v1_0_0_bscan
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_bscan_swi...
Compiling module xil_defaultlib.dbg_hub_CVxsdbm_v2_0_2_xsdbm
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.RAM32X1S
Compiling module xil_defaultlib.dist_mem_gen_0_spram
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module unisims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module xil_defaultlib.u_ila_0_CVblk_mem_gen_prim_wrapp...
Compiling module xil_defaultlib.u_ila_0_CVblk_mem_gen_prim_width
Compiling module xil_defaultlib.u_ila_0_CVblk_mem_gen_generic_cs...
Compiling module xil_defaultlib.u_ila_0_CVblk_mem_gen_top
Compiling module xil_defaultlib.u_ila_0_CVblk_mem_gen_v8_3_5_syn...
Compiling module xil_defaultlib.u_ila_0_CVblk_mem_gen_v8_3_5
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_trace_m...
Compiling module unisims_ver.SRL16E
Compiling module unisims_ver.SRLC32E
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut6__...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut7
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut7_2...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut6
Compiling module unisims_ver.SRLC16E
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut4_3...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut5_3...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut6_3...
Compiling module unisims_ver.CFGLUT5
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match_nod...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_cap_sam...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut4
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut5
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_cfglut5_3...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match_nod...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match_nod...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_cap_win...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_cap_add...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_cap_ctr...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_p2s
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_p2s__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_p2s__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_p2s__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_p2s__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_p2s__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_xsdbs
Compiling module unisims_ver.sffsrce_fdse
Compiling module unisims_ver.FDSE
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_2...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_2...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_2...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_2...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_2...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_2...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_stat_...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_2...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_1...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_1...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl_1...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_stat_...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_stat_...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_stat_...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_stat_...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg__para...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_p2s__...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_ctl
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_strea...
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_stat
Compiling module xil_defaultlib.u_ila_0_CVxsdbs_v1_0_2_reg_strea...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_registe...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_rising_ed...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_async_edg...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_async_edg...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_async_edg...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_async_edg...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_rising_ed...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_reset_c...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match__pa...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match__pa...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match__pa...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match__pa...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_all_typeA
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_allx_type...
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_match__pa...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_trig_ma...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_trigger
Compiling module xil_defaultlib.u_ila_0_CVltlib_v1_0_0_generic_m...
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila_core
Compiling module xil_defaultlib.u_ila_0_CVila_v6_2_1_ila
Compiling module xil_defaultlib.u_ila_0_CV
Compiling module xil_defaultlib.ALC
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_func_impl
