# Verilog-DataPathDesign
This is an Data-path-design project written in Verilog, compiled and simulated by Modelsim. Please take a look at this pdf file.

[readMe.pdf](doc.pdf)
