#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Jan 13 14:37:37 2021
# Process ID: 48741
# Current directory: /users/tareelou/neural_network_sfixed/neural_network_sfixed.runs/synth_1
# Command line: vivado -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: /users/tareelou/neural_network_sfixed/neural_network_sfixed.runs/synth_1/top_level.vds
# Journal file: /users/tareelou/neural_network_sfixed/neural_network_sfixed.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7z045ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-1223] The version limit for your license is '2019.01' and will expire in -713 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 48761 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1130.535 ; gain = 200.105 ; free physical = 36205 ; free virtual = 75252
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:27]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
INFO: [Synth 8-638] synthesizing module 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:30]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:37]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:38]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:39]
WARNING: [Synth 8-614] signal 'flag_t_vector' is read in the process but is not in the sensitivity list [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'flag_t_vector_reg' and it is trimmed from '17' to '1' bits. [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'neuro_bio' (1#1) [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:30]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'neuro_bio' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/neuro_bio.vhd:13' bound to instance 'U1' of component 'neuro_bio' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:74]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'tree_reduction' declared at '/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/tree_reduction.vhd:15' bound to instance 'U2' of component 'tree_reduction' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:81]
INFO: [Synth 8-638] synthesizing module 'tree_reduction' [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/tree_reduction.vhd:30]
	Parameter SIZE_WIDTH bound to: 16 - type: integer 
	Parameter NBR_NEURON bound to: 20 - type: integer 
	Parameter NBR_PIXELS bound to: 20 - type: integer 
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/tree_reduction.vhd:31]
WARNING: [Synth 8-614] signal 'mux_table_input' is read in the process but is not in the sensitivity list [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/tree_reduction.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'tree_reduction' (2#1) [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/tree_reduction.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'top_level' (3#1) [/users/tareelou/neural_network_sfixed/neural_network_sfixed.srcs/sources_1/imports/Neural_HDL_V_SFIXED/top_level.vhd:27]
WARNING: [Synth 8-3331] design tree_reduction has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1187.004 ; gain = 256.574 ; free physical = 36146 ; free virtual = 75194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1187.004 ; gain = 256.574 ; free physical = 36147 ; free virtual = 75194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1195.008 ; gain = 264.578 ; free physical = 36147 ; free virtual = 75194
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-5545] ROM "flag_t" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flag_t" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.070 ; gain = 322.641 ; free physical = 36091 ; free virtual = 75138
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[1].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[2].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[3].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[4].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[5].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[6].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[7].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[8].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[9].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[10].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[11].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[12].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[13].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[14].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[15].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[16].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[17].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[18].U1'
INFO: [Synth 8-223] decloning instance 'Concurrent_loop_for_pixels[0].U1' (neuro_bio) to 'Concurrent_loop_for_pixels[19].U1'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
	   2 Input     41 Bit       Adders := 2     
	   2 Input     38 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 2     
	               22 Bit    Registers := 21    
+---Muxes : 
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 411   
	   3 Input     22 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tree_reduction 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 20    
+---Muxes : 
	   2 Input     22 Bit        Muxes := 380   
Module neuro_bio 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     44 Bit       Adders := 1     
	   2 Input     41 Bit       Adders := 2     
	   2 Input     38 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 2     
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     41 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 31    
	   3 Input     22 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "flag_t" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "flag_t" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design tree_reduction has unconnected port reset
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][10]' (FDE) to 'U2/mux_table_t_reg[19][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][11]' (FDE) to 'U2/mux_table_t_reg[19][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][12]' (FDE) to 'U2/mux_table_t_reg[19][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][13]' (FDE) to 'U2/mux_table_t_reg[19][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[18][10]' (FDE) to 'U2/mux_table_t_reg[18][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[18][11]' (FDE) to 'U2/mux_table_t_reg[18][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[18][12]' (FDE) to 'U2/mux_table_t_reg[18][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[18][13]' (FDE) to 'U2/mux_table_t_reg[18][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[17][10]' (FDE) to 'U2/mux_table_t_reg[17][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[17][11]' (FDE) to 'U2/mux_table_t_reg[17][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[17][12]' (FDE) to 'U2/mux_table_t_reg[17][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[17][13]' (FDE) to 'U2/mux_table_t_reg[17][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[16][10]' (FDE) to 'U2/mux_table_t_reg[16][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[16][11]' (FDE) to 'U2/mux_table_t_reg[16][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[16][12]' (FDE) to 'U2/mux_table_t_reg[16][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[16][13]' (FDE) to 'U2/mux_table_t_reg[16][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[15][10]' (FDE) to 'U2/mux_table_t_reg[15][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[15][11]' (FDE) to 'U2/mux_table_t_reg[15][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[15][12]' (FDE) to 'U2/mux_table_t_reg[15][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[15][13]' (FDE) to 'U2/mux_table_t_reg[15][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[14][10]' (FDE) to 'U2/mux_table_t_reg[14][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[14][11]' (FDE) to 'U2/mux_table_t_reg[14][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[14][12]' (FDE) to 'U2/mux_table_t_reg[14][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[14][13]' (FDE) to 'U2/mux_table_t_reg[14][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[13][10]' (FDE) to 'U2/mux_table_t_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[13][11]' (FDE) to 'U2/mux_table_t_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[13][12]' (FDE) to 'U2/mux_table_t_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[13][13]' (FDE) to 'U2/mux_table_t_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[12][10]' (FDE) to 'U2/mux_table_t_reg[12][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[12][11]' (FDE) to 'U2/mux_table_t_reg[12][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[12][12]' (FDE) to 'U2/mux_table_t_reg[12][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[12][13]' (FDE) to 'U2/mux_table_t_reg[12][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[11][10]' (FDE) to 'U2/mux_table_t_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[11][11]' (FDE) to 'U2/mux_table_t_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[11][12]' (FDE) to 'U2/mux_table_t_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[11][13]' (FDE) to 'U2/mux_table_t_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[10][10]' (FDE) to 'U2/mux_table_t_reg[10][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[10][11]' (FDE) to 'U2/mux_table_t_reg[10][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[10][12]' (FDE) to 'U2/mux_table_t_reg[10][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[10][13]' (FDE) to 'U2/mux_table_t_reg[10][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[9][10]' (FDE) to 'U2/mux_table_t_reg[9][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[9][11]' (FDE) to 'U2/mux_table_t_reg[9][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[9][12]' (FDE) to 'U2/mux_table_t_reg[9][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[9][13]' (FDE) to 'U2/mux_table_t_reg[9][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[8][10]' (FDE) to 'U2/mux_table_t_reg[8][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[8][11]' (FDE) to 'U2/mux_table_t_reg[8][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[8][12]' (FDE) to 'U2/mux_table_t_reg[8][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[8][13]' (FDE) to 'U2/mux_table_t_reg[8][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[7][10]' (FDE) to 'U2/mux_table_t_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[7][11]' (FDE) to 'U2/mux_table_t_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[7][12]' (FDE) to 'U2/mux_table_t_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[7][13]' (FDE) to 'U2/mux_table_t_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[6][10]' (FDE) to 'U2/mux_table_t_reg[6][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[6][11]' (FDE) to 'U2/mux_table_t_reg[6][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[6][12]' (FDE) to 'U2/mux_table_t_reg[6][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[6][13]' (FDE) to 'U2/mux_table_t_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[5][10]' (FDE) to 'U2/mux_table_t_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[5][11]' (FDE) to 'U2/mux_table_t_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[5][12]' (FDE) to 'U2/mux_table_t_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[5][13]' (FDE) to 'U2/mux_table_t_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[4][10]' (FDE) to 'U2/mux_table_t_reg[4][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[4][11]' (FDE) to 'U2/mux_table_t_reg[4][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[4][12]' (FDE) to 'U2/mux_table_t_reg[4][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[4][13]' (FDE) to 'U2/mux_table_t_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[3][10]' (FDE) to 'U2/mux_table_t_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[3][11]' (FDE) to 'U2/mux_table_t_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[3][12]' (FDE) to 'U2/mux_table_t_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[3][13]' (FDE) to 'U2/mux_table_t_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[2][10]' (FDE) to 'U2/mux_table_t_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[2][11]' (FDE) to 'U2/mux_table_t_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[2][12]' (FDE) to 'U2/mux_table_t_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[2][13]' (FDE) to 'U2/mux_table_t_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[1][10]' (FDE) to 'U2/mux_table_t_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[1][11]' (FDE) to 'U2/mux_table_t_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[1][12]' (FDE) to 'U2/mux_table_t_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[1][13]' (FDE) to 'U2/mux_table_t_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[0][10]' (FDE) to 'U2/mux_table_t_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[0][11]' (FDE) to 'U2/mux_table_t_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[0][12]' (FDE) to 'U2/mux_table_t_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[0][13]' (FDE) to 'U2/mux_table_t_reg[0][14]'
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[30]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[29]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[28]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[27]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[26]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[25]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[24]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[23]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[22]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[21]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[20]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[19]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[18]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[17]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[16]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[15]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[14]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[13]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[12]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[11]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[10]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[9]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[8]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[7]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[6]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[5]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[4]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[3]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[2]) is unused and will be removed from module neuro_bio.
WARNING: [Synth 8-3332] Sequential element (flag_t_reg[1]) is unused and will be removed from module neuro_bio.
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][-6]' (FDE) to 'U2/mux_table_t_reg[18][-6]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][-5]' (FDE) to 'U2/mux_table_t_reg[18][-5]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][-4]' (FDE) to 'U2/mux_table_t_reg[18][-4]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][-3]' (FDE) to 'U2/mux_table_t_reg[18][-3]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][-2]' (FDE) to 'U2/mux_table_t_reg[18][-2]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][-1]' (FDE) to 'U2/mux_table_t_reg[18][-1]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][0]' (FDE) to 'U2/mux_table_t_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][1]' (FDE) to 'U2/mux_table_t_reg[18][1]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][2]' (FDE) to 'U2/mux_table_t_reg[18][2]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][3]' (FDE) to 'U2/mux_table_t_reg[18][3]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][4]' (FDE) to 'U2/mux_table_t_reg[18][4]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][5]' (FDE) to 'U2/mux_table_t_reg[18][5]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][6]' (FDE) to 'U2/mux_table_t_reg[18][6]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][7]' (FDE) to 'U2/mux_table_t_reg[18][7]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][8]' (FDE) to 'U2/mux_table_t_reg[18][8]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][9]' (FDE) to 'U2/mux_table_t_reg[18][9]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][14]' (FDE) to 'U2/mux_table_t_reg[18][14]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[19][15]' (FDE) to 'U2/mux_table_t_reg[18][15]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[18][-6]' (FDE) to 'U2/mux_table_t_reg[17][-6]'
INFO: [Synth 8-3886] merging instance 'U2/mux_table_t_reg[18][-5]' (FDE) to 'U2/mux_table_t_reg[17][-5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1394.438 ; gain = 464.008 ; free physical = 35949 ; free virtual = 74997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1394.438 ; gain = 464.008 ; free physical = 35949 ; free virtual = 74997
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1402.445 ; gain = 472.016 ; free physical = 35944 ; free virtual = 74991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.445 ; gain = 472.016 ; free physical = 35944 ; free virtual = 74991
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.445 ; gain = 472.016 ; free physical = 35944 ; free virtual = 74992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.445 ; gain = 472.016 ; free physical = 35944 ; free virtual = 74991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.445 ; gain = 472.016 ; free physical = 35943 ; free virtual = 74991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.445 ; gain = 472.016 ; free physical = 35939 ; free virtual = 74987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.445 ; gain = 472.016 ; free physical = 35939 ; free virtual = 74986
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   208|
|3     |LUT1   |   139|
|4     |LUT2   |   184|
|5     |LUT3   |   208|
|6     |LUT4   |   306|
|7     |LUT5   |   229|
|8     |LUT6   |   201|
|9     |MUXF7  |    21|
|10    |XORCY  |     2|
|11    |FDCE   |    22|
|12    |FDRE   |    50|
|13    |IBUF   |    46|
|14    |OBUF   |   880|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+---------------+------+
|      |Instance                             |Module         |Cells |
+------+-------------------------------------+---------------+------+
|1     |top                                  |               |  2497|
|2     |  \Concurrent_loop_for_pixels[0].U1  |neuro_bio      |  1519|
|3     |  U2                                 |tree_reduction |    18|
+------+-------------------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.445 ; gain = 472.016 ; free physical = 35938 ; free virtual = 74986
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 39 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1402.445 ; gain = 334.910 ; free physical = 35937 ; free virtual = 74985
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1402.453 ; gain = 472.023 ; free physical = 35936 ; free virtual = 74984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
169 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1520.473 ; gain = 522.539 ; free physical = 35886 ; free virtual = 74933
INFO: [Common 17-1381] The checkpoint '/users/tareelou/neural_network_sfixed/neural_network_sfixed.runs/synth_1/top_level.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1544.484 ; gain = 0.000 ; free physical = 35872 ; free virtual = 74919
INFO: [Common 17-206] Exiting Vivado at Wed Jan 13 14:38:20 2021...
