[
  {
    "id": "E:da81a265d0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0001",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c6b8b56b9c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0002",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6211216bc7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0003",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:32656ab373",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0004",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0454d4744c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0005",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2deaf610ea",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0006",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eb0850e14b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0007",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cb53cb51b6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0008",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d1b0f7e0aa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0009",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:18067515c0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0010",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e97f405b32",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0011",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3625633b7a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0012",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f146f89f91",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0013",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:de902a475d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0014",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5c8d7bc228",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0015",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a2d4b253e1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0016",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4262a5c8cc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0017",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7b5153fcf2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0018",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1b95e9228d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0019",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e0c1e4aa7b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:COMP:axi_gpio_wrapper",
    "attributes": {
      "match_id": "M-0020",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d2c63e293c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:80deb1d957",
    "attributes": {
      "match_id": "M-0021",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5d98b2c542",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:77eb5a84b8",
    "attributes": {
      "match_id": "M-0022",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ns, timing, wns"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5ec77b1873",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:1e1dad85d4",
    "attributes": {
      "match_id": "M-0023",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ba"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6075419e09",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:97c39b83fe",
    "attributes": {
      "match_id": "M-0024",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ns, timing, wns"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bcef02fecf",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:a9a7a26c52",
    "attributes": {
      "match_id": "M-0025",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d0f43ed2ef",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:60c618e1a3",
    "attributes": {
      "match_id": "M-0026",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0cf0e275a4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:f167615d0f",
    "attributes": {
      "match_id": "M-0027",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d1052cc75a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:354c5350a8",
    "attributes": {
      "match_id": "M-0028",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4bfbe148cf",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:b8a0517427",
    "attributes": {
      "match_id": "M-0029",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ff48bd3595",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:41f7be9fb9",
    "attributes": {
      "match_id": "M-0030",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2a4baadefa",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:add9517fe1",
    "attributes": {
      "match_id": "M-0031",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cb2b96c1b6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:f635c90d73",
    "attributes": {
      "match_id": "M-0032",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c65de93c55",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:fd97c5bf52",
    "attributes": {
      "match_id": "M-0033",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:084ec620fe",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:ee01cc7320",
    "attributes": {
      "match_id": "M-0034",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:41045f317e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:abe3646562",
    "attributes": {
      "match_id": "M-0035",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:805199edd0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:c25fa0e7bf",
    "attributes": {
      "match_id": "M-0036",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:95ea3b0e2e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:ccd618275f",
    "attributes": {
      "match_id": "M-0037",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:859171f51a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:434b09760e",
    "attributes": {
      "match_id": "M-0038",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:669cc1c925",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:dccc0246e2",
    "attributes": {
      "match_id": "M-0039",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5474e8266e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:f318cf9669",
    "attributes": {
      "match_id": "M-0040",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e244519784",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:e59cbe9183",
    "attributes": {
      "match_id": "M-0041",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4f645e924e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:6269a6f3a9",
    "attributes": {
      "match_id": "M-0042",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ae4e2d40e9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:c2c4bcdbb1",
    "attributes": {
      "match_id": "M-0043",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1b0bfb82bd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:17887fc99d",
    "attributes": {
      "match_id": "M-0044",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:33d95ff137",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:a890bf3adf",
    "attributes": {
      "match_id": "M-0045",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fe168da746",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:4ae5ac3470",
    "attributes": {
      "match_id": "M-0046",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4a3817bfde",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:e9aa35d3e8",
    "attributes": {
      "match_id": "M-0047",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cddec5c18a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0048",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:701045c91c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:e3357cfd2b",
    "attributes": {
      "match_id": "M-0049",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9f276cb117",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:9546eedf25",
    "attributes": {
      "match_id": "M-0050",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7c48115ed7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:EVID:0a639afcab",
    "attributes": {
      "match_id": "M-0051",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9bcf9d7fb9",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
    "attributes": {
      "match_id": "M-0052",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: tcl, xc7a200tsbg484"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:37b5b432cf",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
    "attributes": {
      "match_id": "M-0053",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5f2c78e3f1",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
    "attributes": {
      "match_id": "M-0054",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9cd7c60456",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:56555be470",
    "attributes": {
      "match_id": "M-0055",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:380fcf7727",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
    "attributes": {
      "match_id": "M-0056",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e177b9131c",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
    "attributes": {
      "match_id": "M-0057",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a604fc68ab",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:1ff3188672",
    "attributes": {
      "match_id": "M-0058",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:630538f441",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
    "attributes": {
      "match_id": "M-0059",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:521901d97c",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:1ab652be00",
    "attributes": {
      "match_id": "M-0060",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a633a24a3e",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:5929c59769",
    "attributes": {
      "match_id": "M-0061",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:18d56644c0",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:626c36ead9",
    "attributes": {
      "match_id": "M-0062",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:abe6292319",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:cf3500401e",
    "attributes": {
      "match_id": "M-0063",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ba68509e60",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
    "attributes": {
      "match_id": "M-0064",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9fb16d890c",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
    "attributes": {
      "match_id": "M-0065",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d2debe32a3",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:59334f5789",
    "attributes": {
      "match_id": "M-0066",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:23b133483e",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
    "attributes": {
      "match_id": "M-0067",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7f8c1c59fa",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
    "attributes": {
      "match_id": "M-0068",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:34ad4380a2",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:45ad944594",
    "attributes": {
      "match_id": "M-0069",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:79f278d4da",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
    "attributes": {
      "match_id": "M-0070",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:63118e6afc",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L0-001",
    "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
    "attributes": {
      "match_id": "M-0071",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:28ff1ab230",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0072",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, ip, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c81304d8aa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0073",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, interconnect, ip, microblaze, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f4fb1bdfb4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0074",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, microblaze, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8059568b5f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0075",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, microblaze, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dcba717db5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0076",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, microblaze, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a2cb6dcbb8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0077",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a5a867c72b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0078",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2b174c62fa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0079",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, microblaze, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ac552c8a39",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0080",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:45ff890b9d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0081",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b179cb8420",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0082",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:748cf6309d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0083",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6bfbeceaa0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0084",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6469678666",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0085",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2ffa65d0cb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0086",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "domain alias overlap: leds"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ca3854abd1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0087",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "domain alias overlap: switches"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:66ec66728f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0088",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:03d114e0a0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:axi_gpio_wrapper",
    "attributes": {
      "match_id": "M-0089",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:65634768d7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0090",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:5d17a6f7cf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0091",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:dd50837fd6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:80deb1d957",
    "attributes": {
      "match_id": "M-0092",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:998170cb87",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:a9a7a26c52",
    "attributes": {
      "match_id": "M-0093",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:483e963d87",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:60c618e1a3",
    "attributes": {
      "match_id": "M-0094",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5ed76ab677",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:f167615d0f",
    "attributes": {
      "match_id": "M-0095",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, interconnect, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1adcb38d75",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:354c5350a8",
    "attributes": {
      "match_id": "M-0096",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e2be98404a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:b8a0517427",
    "attributes": {
      "match_id": "M-0097",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7bd78dd54a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:41f7be9fb9",
    "attributes": {
      "match_id": "M-0098",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6a2305a23d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:add9517fe1",
    "attributes": {
      "match_id": "M-0099",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:576bb9085a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:f635c90d73",
    "attributes": {
      "match_id": "M-0100",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3e8c0526c8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:fd97c5bf52",
    "attributes": {
      "match_id": "M-0101",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7b1430c5e2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:ee01cc7320",
    "attributes": {
      "match_id": "M-0102",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0e8557c881",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:abe3646562",
    "attributes": {
      "match_id": "M-0103",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8ccc7799fc",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:c25fa0e7bf",
    "attributes": {
      "match_id": "M-0104",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:253e58fe4f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:ccd618275f",
    "attributes": {
      "match_id": "M-0105",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:90772d25a2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:434b09760e",
    "attributes": {
      "match_id": "M-0106",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ef7cc23ec9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:dccc0246e2",
    "attributes": {
      "match_id": "M-0107",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8b41ca4567",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:f318cf9669",
    "attributes": {
      "match_id": "M-0108",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f0ecfdbd75",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:e59cbe9183",
    "attributes": {
      "match_id": "M-0109",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c5712fa095",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:6269a6f3a9",
    "attributes": {
      "match_id": "M-0110",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fb2e04faf9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:c2c4bcdbb1",
    "attributes": {
      "match_id": "M-0111",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, interconnect, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c263a85cc8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:17887fc99d",
    "attributes": {
      "match_id": "M-0112",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:129d9ab8eb",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:a890bf3adf",
    "attributes": {
      "match_id": "M-0113",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b9fc58bf66",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:4ae5ac3470",
    "attributes": {
      "match_id": "M-0114",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5e0724cfad",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:e9aa35d3e8",
    "attributes": {
      "match_id": "M-0115",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aa1b73de72",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0116",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2bad017b98",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:e3357cfd2b",
    "attributes": {
      "match_id": "M-0117",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4d76ffe609",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:9546eedf25",
    "attributes": {
      "match_id": "M-0118",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:11281f9364",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:EVID:0a639afcab",
    "attributes": {
      "match_id": "M-0119",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:91798f1001",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
    "attributes": {
      "match_id": "M-0120",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, lvcmos25, t14"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:69b245682d",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
    "attributes": {
      "match_id": "M-0121",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, lvcmos25, t15"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:856c4e18ff",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:CONSTRAINT:1ff3188672",
    "attributes": {
      "match_id": "M-0122",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, lvcmos25, t16"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:52e3f715e7",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
    "attributes": {
      "match_id": "M-0123",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, lvcmos25, u16"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:38bb31e152",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:CONSTRAINT:1ab652be00",
    "attributes": {
      "match_id": "M-0124",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, lvcmos25, v15"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:26b64b0a1d",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:CONSTRAINT:5929c59769",
    "attributes": {
      "match_id": "M-0125",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, lvcmos25, w16"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:76f133a5c3",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:CONSTRAINT:626c36ead9",
    "attributes": {
      "match_id": "M-0126",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, lvcmos25, w15"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:714cad8361",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-001",
    "target": "PROJECT-B:CONSTRAINT:cf3500401e",
    "attributes": {
      "match_id": "M-0127",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, lvcmos25, y13"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0f3aa0e17c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:project_root",
    "attributes": {
      "match_id": "M-0128",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:81a33def86",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0129",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:127956ff87",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0130",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, interconnect, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5870e454fd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0131",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:53217e4aad",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0132",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1a84f7466d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0133",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c1f85bc195",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0134",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8637507f44",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0135",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7fb0e69a4c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0136",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7a1c2003e4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0137",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, lmb, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7c7bf402bc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0138",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, lmb, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cdd22804f5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0139",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram, lmb, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:058795a539",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0140",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram, lmb, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2e41fe71dd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0141",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram, lmb, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:745683d3a9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0142",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:796e5318d0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0143",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d7d52f82d4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0144",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0b6fd139d7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0145",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:692351dc32",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0146",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a13d629906",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0147",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1adbfe7861",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:COMP:axi_gpio_wrapper",
    "attributes": {
      "match_id": "M-0148",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "MicroBlaze v11.0 soft ilemci alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4064fe4175",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:80deb1d957",
    "attributes": {
      "match_id": "M-0149",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fdc47ca135",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:77eb5a84b8",
    "attributes": {
      "match_id": "M-0150",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a464565d28",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:73f29112da",
    "attributes": {
      "match_id": "M-0151",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, kb, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f264384d5a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:778c9adb0e",
    "attributes": {
      "match_id": "M-0152",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:22e38c27e4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:1e1dad85d4",
    "attributes": {
      "match_id": "M-0153",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:40a37459bc",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:97c39b83fe",
    "attributes": {
      "match_id": "M-0154",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6e11b04e6f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:a9a7a26c52",
    "attributes": {
      "match_id": "M-0155",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b05762b386",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:5682780d0e",
    "attributes": {
      "match_id": "M-0156",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, kb, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d0ddf00eb0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:56618b649c",
    "attributes": {
      "match_id": "M-0157",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, kb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7a537d9229",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:31bd9e433a",
    "attributes": {
      "match_id": "M-0158",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d62cc1cc42",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:5b8b5721c2",
    "attributes": {
      "match_id": "M-0159",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:13175dc61e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:b5d139a9a0",
    "attributes": {
      "match_id": "M-0160",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, kb, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:75097ab014",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:9f085e3f29",
    "attributes": {
      "match_id": "M-0161",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:463f4eb75b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:38a3beb28e",
    "attributes": {
      "match_id": "M-0162",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, kb, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c872b568ca",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:60c618e1a3",
    "attributes": {
      "match_id": "M-0163",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:db4a762fa7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:f167615d0f",
    "attributes": {
      "match_id": "M-0164",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d16045c7dd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:354c5350a8",
    "attributes": {
      "match_id": "M-0165",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0b5e8b6255",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:b8a0517427",
    "attributes": {
      "match_id": "M-0166",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3e99632c3d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:41f7be9fb9",
    "attributes": {
      "match_id": "M-0167",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3280f5229f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:add9517fe1",
    "attributes": {
      "match_id": "M-0168",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:816d852d27",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:f635c90d73",
    "attributes": {
      "match_id": "M-0169",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3883e4cbef",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:fd97c5bf52",
    "attributes": {
      "match_id": "M-0170",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4d9c3b5659",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:ee01cc7320",
    "attributes": {
      "match_id": "M-0171",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2d911ad21e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:abe3646562",
    "attributes": {
      "match_id": "M-0172",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a9b8da89d2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:c25fa0e7bf",
    "attributes": {
      "match_id": "M-0173",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f95663a280",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:ccd618275f",
    "attributes": {
      "match_id": "M-0174",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1b640b1085",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:434b09760e",
    "attributes": {
      "match_id": "M-0175",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2f8df82b93",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:dccc0246e2",
    "attributes": {
      "match_id": "M-0176",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1420e7dac2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:f318cf9669",
    "attributes": {
      "match_id": "M-0177",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:485561bfff",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:e59cbe9183",
    "attributes": {
      "match_id": "M-0178",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b2992465ba",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:6269a6f3a9",
    "attributes": {
      "match_id": "M-0179",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, lmb, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:60f3304e18",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:c2c4bcdbb1",
    "attributes": {
      "match_id": "M-0180",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5b7d64eeeb",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:17887fc99d",
    "attributes": {
      "match_id": "M-0181",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fcaa61ce90",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:a890bf3adf",
    "attributes": {
      "match_id": "M-0182",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bram, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:97198f86f4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:4ae5ac3470",
    "attributes": {
      "match_id": "M-0183",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a195462618",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:e9aa35d3e8",
    "attributes": {
      "match_id": "M-0184",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3d50975ab9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0185",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:54494ed141",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:e3357cfd2b",
    "attributes": {
      "match_id": "M-0186",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2ebb0f2bb0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:9546eedf25",
    "attributes": {
      "match_id": "M-0187",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9d42c90066",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:78cbe9f69b",
    "attributes": {
      "match_id": "M-0188",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b54c436b25",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:e0ad3ab0f9",
    "attributes": {
      "match_id": "M-0189",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:32db38a57b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:519900aa2d",
    "attributes": {
      "match_id": "M-0190",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0fd31140d4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:012669b142",
    "attributes": {
      "match_id": "M-0191",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f360503b89",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:6dc4a227e8",
    "attributes": {
      "match_id": "M-0192",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:037d4b81bd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:e595324ef5",
    "attributes": {
      "match_id": "M-0193",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:58f10bac1b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:42b220bb90",
    "attributes": {
      "match_id": "M-0194",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8a25bfb616",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:24f04af39e",
    "attributes": {
      "match_id": "M-0195",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:20743ae8a2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:f686ae77ab",
    "attributes": {
      "match_id": "M-0196",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b8a709ff21",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:60c8ead14c",
    "attributes": {
      "match_id": "M-0197",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:630a06231d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:e4fee5a372",
    "attributes": {
      "match_id": "M-0198",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4a4cd662e1",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:6818f49971",
    "attributes": {
      "match_id": "M-0199",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c78ee98bde",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:a48d5a974d",
    "attributes": {
      "match_id": "M-0200",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dfba102e10",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:5ce3de5e20",
    "attributes": {
      "match_id": "M-0201",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ee9a43d5bd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:466d8f2734",
    "attributes": {
      "match_id": "M-0202",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ebcc29dc8b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:EVID:0a639afcab",
    "attributes": {
      "match_id": "M-0203",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:86f8d8c875",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
    "attributes": {
      "match_id": "M-0204",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:523a851fe0",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
    "attributes": {
      "match_id": "M-0205",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:81bc1174a9",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-002",
    "target": "PROJECT-B:CONSTRAINT:2eba930441",
    "attributes": {
      "match_id": "M-0206",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5616dfd6f0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0207",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "domain alias overlap: clk_wiz"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir",
        "Clock lock sinyali ile senkronize reset datlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d25722da75",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0208",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, reset"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b19ccc957b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0209",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir",
        "Clock lock sinyali ile senkronize reset datlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:97a5d649bb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0210",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, mdm"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir",
        "Clock lock sinyali ile senkronize reset datlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:56ce994424",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0211",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir",
        "Clock lock sinyali ile senkronize reset datlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:23042cd759",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0212",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir",
        "Clock lock sinyali ile senkronize reset datlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:375c905d7f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0213",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir",
        "Clock lock sinyali ile senkronize reset datlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:baeb78cdb7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0214",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir",
        "Clock lock sinyali ile senkronize reset datlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:73392bc62a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0215",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, clock"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7c488fed98",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0216",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, reset"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f4240ec4b7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0217",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, reset"
      ],
      "unmatched_aspects": [
        "100 MHz PLL/MMCM ile stabil clock retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a416140e5c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0218",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:12ce9f8d2a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0219",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:63856d3de5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0220",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:bdcbf4df88",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0221",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:6dd0381cff",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0222",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:06dee1352d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0223",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_gpio_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_gpio_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:c0613942f0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0224",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_gpio_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_gpio_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:bf5a39a9d7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0225",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_gpio_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_gpio_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:3ee4a08c1b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:EVID:73f29112da",
    "attributes": {
      "match_id": "M-0226",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, kb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2e486f06b0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:EVID:5682780d0e",
    "attributes": {
      "match_id": "M-0227",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, kb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c18c2aee86",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:EVID:56618b649c",
    "attributes": {
      "match_id": "M-0228",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, kb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ca3ac4a5bf",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:EVID:b5d139a9a0",
    "attributes": {
      "match_id": "M-0229",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, in, kb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b4f131e63c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:EVID:38a3beb28e",
    "attributes": {
      "match_id": "M-0230",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, kb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:070fd728e7",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
    "attributes": {
      "match_id": "M-0231",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: clock, port"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3aa42e4b30",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:CONSTRAINT:2eba930441",
    "attributes": {
      "match_id": "M-0232",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: active, low"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d1564dca6b",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-003",
    "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
    "attributes": {
      "match_id": "M-0233",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: lvcmos33, r4"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:17f3065324",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0234",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f676559ac6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0235",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:189b70549c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0236",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:626d463e6b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0237",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3880ec207f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0238",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f6fad6a12b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0239",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: add, add_axi_gpio, axi, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:be8ccd1e87",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0240",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9581545856",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0241",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:db3e0c3d1e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0242",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bf7a64682f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0243",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aef498d507",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0244",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:941858aa80",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0245",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:20323fa8fb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0246",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ba8500762b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0247",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:27460daa37",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0248",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:30f356dcca",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0249",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a136901421",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0250",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8ab0f3534e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0251",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:670e9d0bf2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0252",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4a996c5e96",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:COMP:axi_gpio_wrapper",
    "attributes": {
      "match_id": "M-0253",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, simple, vivado"
      ],
      "unmatched_aspects": [
        "create_minimal_microblaze.tcl  minimal MicroBlaze BD oluturur (~20 saniye)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ee9ccb0c9c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:80deb1d957",
    "attributes": {
      "match_id": "M-0254",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, dakika, gpio, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:959fc82221",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:1e1dad85d4",
    "attributes": {
      "match_id": "M-0255",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ba"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e3946f0165",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:a9a7a26c52",
    "attributes": {
      "match_id": "M-0256",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:82e764257a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:31bd9e433a",
    "attributes": {
      "match_id": "M-0257",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, synthesis"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:04e3ba2339",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:5b8b5721c2",
    "attributes": {
      "match_id": "M-0258",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, synthesis"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4ee9186d9f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:b5d139a9a0",
    "attributes": {
      "match_id": "M-0259",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, synthesis"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6d64260614",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:9f085e3f29",
    "attributes": {
      "match_id": "M-0260",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, synthesis"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:83efa89d55",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:38a3beb28e",
    "attributes": {
      "match_id": "M-0261",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, synthesis"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ea21b1764c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:60c618e1a3",
    "attributes": {
      "match_id": "M-0262",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: add, add_axi_gpio, axi, bd, create"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:14ab22108b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:f167615d0f",
    "attributes": {
      "match_id": "M-0263",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: add, add_axi_gpio, axi, bd, create"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6e4e065454",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:354c5350a8",
    "attributes": {
      "match_id": "M-0264",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:975d2fadbd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:b8a0517427",
    "attributes": {
      "match_id": "M-0265",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5d71af00d5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:41f7be9fb9",
    "attributes": {
      "match_id": "M-0266",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6ce8245d04",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:add9517fe1",
    "attributes": {
      "match_id": "M-0267",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, microblaze, simple"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f18086ae21",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:f635c90d73",
    "attributes": {
      "match_id": "M-0268",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, simple, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ace48fba1a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:fd97c5bf52",
    "attributes": {
      "match_id": "M-0269",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, gpio, simple"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8fffbac2bc",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:ee01cc7320",
    "attributes": {
      "match_id": "M-0270",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a960ab4c92",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:abe3646562",
    "attributes": {
      "match_id": "M-0271",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:107dc44db3",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:c25fa0e7bf",
    "attributes": {
      "match_id": "M-0272",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:93792502a4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:ccd618275f",
    "attributes": {
      "match_id": "M-0273",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:307a6ac05b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:434b09760e",
    "attributes": {
      "match_id": "M-0274",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c3108151de",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:dccc0246e2",
    "attributes": {
      "match_id": "M-0275",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4b7fed5ae6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:f318cf9669",
    "attributes": {
      "match_id": "M-0276",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4d069d5163",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:e59cbe9183",
    "attributes": {
      "match_id": "M-0277",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:05f415d51d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:6269a6f3a9",
    "attributes": {
      "match_id": "M-0278",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:717374edc2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:c2c4bcdbb1",
    "attributes": {
      "match_id": "M-0279",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, microblaze, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:812be0687d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:17887fc99d",
    "attributes": {
      "match_id": "M-0280",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:54173cb06a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:a890bf3adf",
    "attributes": {
      "match_id": "M-0281",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:112353e3a5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:4ae5ac3470",
    "attributes": {
      "match_id": "M-0282",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, gpio, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:276b73afb6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:e9aa35d3e8",
    "attributes": {
      "match_id": "M-0283",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6424e32011",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0284",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7bcdadcc48",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:e3357cfd2b",
    "attributes": {
      "match_id": "M-0285",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eb9414fbd4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:9546eedf25",
    "attributes": {
      "match_id": "M-0286",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2ed9f137da",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:42b220bb90",
    "attributes": {
      "match_id": "M-0287",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, run, synthesis"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b65dcd6636",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:EVID:0a639afcab",
    "attributes": {
      "match_id": "M-0288",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bebade6cdf",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:73b7fa8572",
    "attributes": {
      "match_id": "M-0289",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d2f90e16ec",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:07cf89a2cd",
    "attributes": {
      "match_id": "M-0290",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:05bbc5bc66",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
    "attributes": {
      "match_id": "M-0291",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:66f44ba9ad",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
    "attributes": {
      "match_id": "M-0292",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e911cccdec",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:2eba930441",
    "attributes": {
      "match_id": "M-0293",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: create, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:49d3ea8bdc",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
    "attributes": {
      "match_id": "M-0294",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a1232b2c5d",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
    "attributes": {
      "match_id": "M-0295",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: create, simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8cf0e5694b",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:56555be470",
    "attributes": {
      "match_id": "M-0296",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e80af786aa",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
    "attributes": {
      "match_id": "M-0297",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b6f7003924",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
    "attributes": {
      "match_id": "M-0298",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:34aae537f5",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:1ff3188672",
    "attributes": {
      "match_id": "M-0299",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:42784aa4e7",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
    "attributes": {
      "match_id": "M-0300",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d6d6d71d24",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:1ab652be00",
    "attributes": {
      "match_id": "M-0301",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:708c612491",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:5929c59769",
    "attributes": {
      "match_id": "M-0302",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8e03cfe503",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:626c36ead9",
    "attributes": {
      "match_id": "M-0303",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c944f1b8c6",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:cf3500401e",
    "attributes": {
      "match_id": "M-0304",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fd22e06559",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
    "attributes": {
      "match_id": "M-0305",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:89295330cf",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
    "attributes": {
      "match_id": "M-0306",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:19060369bc",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:59334f5789",
    "attributes": {
      "match_id": "M-0307",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:876454ff44",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
    "attributes": {
      "match_id": "M-0308",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e949f13fae",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
    "attributes": {
      "match_id": "M-0309",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4ff96acdcd",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:45ad944594",
    "attributes": {
      "match_id": "M-0310",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6574df8264",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
    "attributes": {
      "match_id": "M-0311",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:589dc509b8",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-004",
    "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
    "attributes": {
      "match_id": "M-0312",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: simple, vivado"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3d38d0dc22",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0313",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b95e5fa60a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0314",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, interconnect, microblaze"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b4815fb448",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0315",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, clk, clk_wiz, microblaze, wiz"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7e16e24fc6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0316",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, clk, microblaze, proc, proc_sys_reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:37b91a52a4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0317",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0cf8925843",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0318",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:efdccb542a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0319",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6c222823d3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0320",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, clock, sys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a0b494649f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0321",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, reset, sys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d93028dffe",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0322",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "domain alias overlap: leds"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1db4d6298a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0323",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "domain alias overlap: switches"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b5a469d670",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0324",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8805c68a1f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:axi_gpio_wrapper",
    "attributes": {
      "match_id": "M-0325",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio"
      ],
      "unmatched_aspects": [
        "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:badc4a6e12",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0326",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:974fcb7b82",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0327",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:e8931c7697",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0328",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:21edb716dd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0329",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:e4ea3cdef4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0330",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:4ccc6f3272",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0331",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_bram_ctrl_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_bram_ctrl_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:07896312c5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0332",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:dlmb_bram_if_cntlr"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:dlmb_bram_if_cntlr"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:3185ee5d7c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:80deb1d957",
    "attributes": {
      "match_id": "M-0333",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0ddde9ad07",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:97c39b83fe",
    "attributes": {
      "match_id": "M-0334",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, clock"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8ce4d08400",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:a9a7a26c52",
    "attributes": {
      "match_id": "M-0335",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:23f02f9a6d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:60c618e1a3",
    "attributes": {
      "match_id": "M-0336",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f1e665e573",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:f167615d0f",
    "attributes": {
      "match_id": "M-0337",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, interconnect, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3bf61a5e47",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:354c5350a8",
    "attributes": {
      "match_id": "M-0338",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f7c0644b58",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:41f7be9fb9",
    "attributes": {
      "match_id": "M-0339",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0d42c467fd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:add9517fe1",
    "attributes": {
      "match_id": "M-0340",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9257511a5d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:fd97c5bf52",
    "attributes": {
      "match_id": "M-0341",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:099b4607cd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:ee01cc7320",
    "attributes": {
      "match_id": "M-0342",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:34f7e61d22",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:abe3646562",
    "attributes": {
      "match_id": "M-0343",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, clk, clk_wiz, wiz"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aec10e1850",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:c25fa0e7bf",
    "attributes": {
      "match_id": "M-0344",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, clk, proc, proc_sys_reset, reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ba7d0f2a40",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:c2c4bcdbb1",
    "attributes": {
      "match_id": "M-0345",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, interconnect, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:33e2bf90a2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:4ae5ac3470",
    "attributes": {
      "match_id": "M-0346",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e0144f8752",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:e9aa35d3e8",
    "attributes": {
      "match_id": "M-0347",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:327300ae13",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0348",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:76ec0dc447",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:e3357cfd2b",
    "attributes": {
      "match_id": "M-0349",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, clk, clk_wiz, microblaze, wiz"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a13eb11ab5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:9546eedf25",
    "attributes": {
      "match_id": "M-0350",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, clk, microblaze, proc, proc_sys_reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:be2cc72b3d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:EVID:0a639afcab",
    "attributes": {
      "match_id": "M-0351",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:51852003bc",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:CONSTRAINT:2eba930441",
    "attributes": {
      "match_id": "M-0352",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: active, low"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a5c01a8abb",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L1-005",
    "target": "PROJECT-B:CONSTRAINT:56555be470",
    "attributes": {
      "match_id": "M-0353",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: g4, lvcmos15"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:068208b5ed",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0354",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7100919e39",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0355",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7537308dcc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0356",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:96b35e79e3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0357",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5f84bc3c22",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0358",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0457afe702",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0359",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, leds"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d2685eb0ef",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0360",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b148894183",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0361",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1566d63717",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0362",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9273f76cab",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0363",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d2d6757f4a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0364",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:706e2733ef",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0365",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a62e99a865",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0366",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7a93566b9d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0367",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f4182f839f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0368",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, leds"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2b506efb2c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0369",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, switches"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6fb256b05f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:axi_gpio_wrapper",
    "attributes": {
      "match_id": "M-0370",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='axi_gpio_wrapper' matched 'axi_gpio_wrapper'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1a138590b1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0371",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:84df8ae665",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0372",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:5b43081796",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0373",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:b223765a67",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:80deb1d957",
    "attributes": {
      "match_id": "M-0374",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1e6c1f18b5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:a9a7a26c52",
    "attributes": {
      "match_id": "M-0375",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:254c4a88fb",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:60c618e1a3",
    "attributes": {
      "match_id": "M-0376",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:11600eaab4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:f167615d0f",
    "attributes": {
      "match_id": "M-0377",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7004abb114",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:354c5350a8",
    "attributes": {
      "match_id": "M-0378",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9467563720",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:b8a0517427",
    "attributes": {
      "match_id": "M-0379",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:58a430d8f9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:41f7be9fb9",
    "attributes": {
      "match_id": "M-0380",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d8e9377ae0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:add9517fe1",
    "attributes": {
      "match_id": "M-0381",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b06ac55eef",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:f635c90d73",
    "attributes": {
      "match_id": "M-0382",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:83a3e7610a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:fd97c5bf52",
    "attributes": {
      "match_id": "M-0383",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6c77115caa",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:ee01cc7320",
    "attributes": {
      "match_id": "M-0384",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:62f733a2e9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:abe3646562",
    "attributes": {
      "match_id": "M-0385",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:28fa58ee3e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:c25fa0e7bf",
    "attributes": {
      "match_id": "M-0386",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2acc1ca2a9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:ccd618275f",
    "attributes": {
      "match_id": "M-0387",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:27935c34d0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:434b09760e",
    "attributes": {
      "match_id": "M-0388",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:95606d1fc6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:dccc0246e2",
    "attributes": {
      "match_id": "M-0389",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e131d10bee",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:f318cf9669",
    "attributes": {
      "match_id": "M-0390",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:65046713b0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:e59cbe9183",
    "attributes": {
      "match_id": "M-0391",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d60091fa8e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:6269a6f3a9",
    "attributes": {
      "match_id": "M-0392",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e23f06c286",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:c2c4bcdbb1",
    "attributes": {
      "match_id": "M-0393",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c1e85805ef",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:17887fc99d",
    "attributes": {
      "match_id": "M-0394",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:38cf3afadb",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:a890bf3adf",
    "attributes": {
      "match_id": "M-0395",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:048b593336",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:4ae5ac3470",
    "attributes": {
      "match_id": "M-0396",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cd3a01a9c3",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:e9aa35d3e8",
    "attributes": {
      "match_id": "M-0397",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5417aab7c7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0398",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8f82dcac8b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:e3357cfd2b",
    "attributes": {
      "match_id": "M-0399",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:82adac4ae5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:9546eedf25",
    "attributes": {
      "match_id": "M-0400",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ip"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:47c2c009ad",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-001",
    "target": "PROJECT-B:EVID:0a639afcab",
    "attributes": {
      "match_id": "M-0401",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ba396aa4e7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0402",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c11b4923e9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0403",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4cb06177cd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0404",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='clk_wiz_1 (axi_gpio_bd) / clk_wiz_0 (minimal_mb)' matched 'clk_wiz_0'"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5d45bcf6fc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0405",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, clk, minimal, reset, wiz"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:da41d59802",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0406",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, minimal, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1236d2c2b3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0407",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bc7b4637d2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0408",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0bcab0f84f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0409",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, minimal, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:71b02f5d37",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0410",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:83202e86c2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0411",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8b5f4a523e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0412",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4b32c12a57",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0413",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:20eedfec00",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0414",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:37516c7f81",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0415",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4ee7e3ccee",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0416",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, clock, xdc"
      ],
      "unmatched_aspects": [
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:81460a8d5a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0417",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, reset, xdc"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fdbd1ce5e2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0418",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:152501a5f7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0419",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d47de5cdc7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0420",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, minimal, reset"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:98a28d0a19",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:COMP:axi_gpio_wrapper",
    "attributes": {
      "match_id": "M-0421",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
        "locked sinyali reset controller'a balanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e9304fc4b4",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
    "attributes": {
      "match_id": "M-0422",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, r4, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:626d243e25",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
    "attributes": {
      "match_id": "M-0423",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0406a6744c",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:56555be470",
    "attributes": {
      "match_id": "M-0424",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:573f4b2b38",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
    "attributes": {
      "match_id": "M-0425",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4dc5138595",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
    "attributes": {
      "match_id": "M-0426",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:84327e3705",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:1ff3188672",
    "attributes": {
      "match_id": "M-0427",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:80f3cc90b2",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
    "attributes": {
      "match_id": "M-0428",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2a4cd8530e",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:1ab652be00",
    "attributes": {
      "match_id": "M-0429",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ef33f6c8d6",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:5929c59769",
    "attributes": {
      "match_id": "M-0430",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6d40df9991",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:626c36ead9",
    "attributes": {
      "match_id": "M-0431",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3d8208b9f3",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:cf3500401e",
    "attributes": {
      "match_id": "M-0432",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e5bd8d3914",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
    "attributes": {
      "match_id": "M-0433",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4e324fc3e3",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
    "attributes": {
      "match_id": "M-0434",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a9086b879e",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:59334f5789",
    "attributes": {
      "match_id": "M-0435",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:338b9a874d",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
    "attributes": {
      "match_id": "M-0436",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:102237964b",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
    "attributes": {
      "match_id": "M-0437",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e996eb3f81",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:45ad944594",
    "attributes": {
      "match_id": "M-0438",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ac07832d86",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
    "attributes": {
      "match_id": "M-0439",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6490857021",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-003",
    "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
    "attributes": {
      "match_id": "M-0440",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: nexys, video, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3e025edc66",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0441",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram"
      ],
      "unmatched_aspects": [
        "LMB data bus ve LMB instruction bus ayr ayr alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f19ebb755f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0442",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'dlmb_v10'"
      ],
      "unmatched_aspects": [
        "8 KB dual-port BRAM instruction ve data memory iin paylalr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cc03bf5898",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0443",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'ilmb_v10'"
      ],
      "unmatched_aspects": [
        "8 KB dual-port BRAM instruction ve data memory iin paylalr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b4c7cec03a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0444",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'dlmb_bram_if_cntlr'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:41d0d60706",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0445",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'ilmb_bram_if_cntlr'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:82ed57ed42",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0446",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'lmb_bram'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:25ce2ef255",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0447",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, bram"
      ],
      "unmatched_aspects": [
        "LMB data bus ve LMB instruction bus ayr ayr alr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d01fffe96c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:EVID:73f29112da",
    "attributes": {
      "match_id": "M-0448",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, kb, lmb, memory"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:53017b7b4f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:EVID:5682780d0e",
    "attributes": {
      "match_id": "M-0449",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, kb, lmb, memory"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b44908da7f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:EVID:56618b649c",
    "attributes": {
      "match_id": "M-0450",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, kb, memory"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0b32fc5325",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:EVID:b5d139a9a0",
    "attributes": {
      "match_id": "M-0451",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, in, kb, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a26234c4f1",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:EVID:38a3beb28e",
    "attributes": {
      "match_id": "M-0452",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, kb, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:26a55e6663",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:EVID:f318cf9669",
    "attributes": {
      "match_id": "M-0453",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b2a9391ad1",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:EVID:e59cbe9183",
    "attributes": {
      "match_id": "M-0454",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d7743bd920",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-004",
    "target": "PROJECT-B:EVID:6269a6f3a9",
    "attributes": {
      "match_id": "M-0455",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: bram, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4984e3072f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:project_root",
    "attributes": {
      "match_id": "M-0456",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4de09fea95",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0457",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fd9800795a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0458",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='microblaze_0_axi_periph' matched 'microblaze_0_axi_periph'"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e9b9e47a5e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0459",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5796aaf2bd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0460",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:167119f97a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0461",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='microblaze_0_axi_periph' matched 'microblaze_0'"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5dec070a38",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0462",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d2e721ae78",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0463",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b90b69ccc4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0464",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b97c2d03ad",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0465",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:341a72c748",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0466",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2b93c5aac3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0467",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5bc092c4a6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0468",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9c29f1b55b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0469",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d6aa915f40",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0470",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f3fcb6bb38",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0471",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ce259f539d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0472",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:688758bae7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0473",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ab6d5c7123",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0474",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:443d06caca",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0475",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, master, microblaze"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a27c9da170",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:COMP:axi_gpio_wrapper",
    "attributes": {
      "match_id": "M-0476",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, gpio, master"
      ],
      "unmatched_aspects": [
        "AXI4-Lite protokol ile adres decode yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4863f0b31a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:80deb1d957",
    "attributes": {
      "match_id": "M-0477",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:28ae74c4ac",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:77eb5a84b8",
    "attributes": {
      "match_id": "M-0478",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:86e095eacd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:73f29112da",
    "attributes": {
      "match_id": "M-0479",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c4b4bb1232",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:778c9adb0e",
    "attributes": {
      "match_id": "M-0480",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:274fdeccc7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:1e1dad85d4",
    "attributes": {
      "match_id": "M-0481",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:21772dcb3b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:97c39b83fe",
    "attributes": {
      "match_id": "M-0482",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6730581179",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:a9a7a26c52",
    "attributes": {
      "match_id": "M-0483",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:be688a53d1",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:5682780d0e",
    "attributes": {
      "match_id": "M-0484",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f48b751e5b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:56618b649c",
    "attributes": {
      "match_id": "M-0485",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b3e2640763",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:31bd9e433a",
    "attributes": {
      "match_id": "M-0486",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c8b4080526",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:5b8b5721c2",
    "attributes": {
      "match_id": "M-0487",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b0344e7470",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:b5d139a9a0",
    "attributes": {
      "match_id": "M-0488",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c77bd3ab7d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:9f085e3f29",
    "attributes": {
      "match_id": "M-0489",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:918ac2c648",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:38a3beb28e",
    "attributes": {
      "match_id": "M-0490",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:55cef0261f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:60c618e1a3",
    "attributes": {
      "match_id": "M-0491",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2d424ecc7d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:f167615d0f",
    "attributes": {
      "match_id": "M-0492",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:48ef81880f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:354c5350a8",
    "attributes": {
      "match_id": "M-0493",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e066ff44ba",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:b8a0517427",
    "attributes": {
      "match_id": "M-0494",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cc9c46610c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:41f7be9fb9",
    "attributes": {
      "match_id": "M-0495",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:29d953da7c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:add9517fe1",
    "attributes": {
      "match_id": "M-0496",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b6701d7260",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:f635c90d73",
    "attributes": {
      "match_id": "M-0497",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4facd9e313",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:fd97c5bf52",
    "attributes": {
      "match_id": "M-0498",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fb47d464e8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:ee01cc7320",
    "attributes": {
      "match_id": "M-0499",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a7fd297d6e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:abe3646562",
    "attributes": {
      "match_id": "M-0500",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:53781521fd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:c25fa0e7bf",
    "attributes": {
      "match_id": "M-0501",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4cd6dd9bbc",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:ccd618275f",
    "attributes": {
      "match_id": "M-0502",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:94537db589",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:434b09760e",
    "attributes": {
      "match_id": "M-0503",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ac51c40ebe",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:dccc0246e2",
    "attributes": {
      "match_id": "M-0504",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a22fd23a0f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:f318cf9669",
    "attributes": {
      "match_id": "M-0505",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d1c500cd37",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:e59cbe9183",
    "attributes": {
      "match_id": "M-0506",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:98d0510896",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:6269a6f3a9",
    "attributes": {
      "match_id": "M-0507",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:54a6cb1aa2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:c2c4bcdbb1",
    "attributes": {
      "match_id": "M-0508",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:03e77d05ec",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:17887fc99d",
    "attributes": {
      "match_id": "M-0509",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c631c539bf",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:a890bf3adf",
    "attributes": {
      "match_id": "M-0510",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6b03461963",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:4ae5ac3470",
    "attributes": {
      "match_id": "M-0511",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:87d62b3c95",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:e9aa35d3e8",
    "attributes": {
      "match_id": "M-0512",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d3c43eb331",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0513",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:26550d1c8d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:e3357cfd2b",
    "attributes": {
      "match_id": "M-0514",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:548b1282c5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:9546eedf25",
    "attributes": {
      "match_id": "M-0515",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ed4ffa1bb3",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:78cbe9f69b",
    "attributes": {
      "match_id": "M-0516",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:37952d9339",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:e0ad3ab0f9",
    "attributes": {
      "match_id": "M-0517",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:114e3c9f65",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:519900aa2d",
    "attributes": {
      "match_id": "M-0518",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5d642c6055",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:012669b142",
    "attributes": {
      "match_id": "M-0519",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6a406d3440",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:6dc4a227e8",
    "attributes": {
      "match_id": "M-0520",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f2ac92ec78",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:e595324ef5",
    "attributes": {
      "match_id": "M-0521",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ceef2198fa",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:42b220bb90",
    "attributes": {
      "match_id": "M-0522",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5887d02d86",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:24f04af39e",
    "attributes": {
      "match_id": "M-0523",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:50d74ffe33",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:f686ae77ab",
    "attributes": {
      "match_id": "M-0524",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:30d2100f9c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:60c8ead14c",
    "attributes": {
      "match_id": "M-0525",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:075896e078",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:e4fee5a372",
    "attributes": {
      "match_id": "M-0526",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:217b1d48d9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:6818f49971",
    "attributes": {
      "match_id": "M-0527",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1a49118447",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:a48d5a974d",
    "attributes": {
      "match_id": "M-0528",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:14d1481fa0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:5ce3de5e20",
    "attributes": {
      "match_id": "M-0529",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:462cfabaee",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:466d8f2734",
    "attributes": {
      "match_id": "M-0530",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c2509a3be8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-005",
    "target": "PROJECT-B:EVID:0a639afcab",
    "attributes": {
      "match_id": "M-0531",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, gpio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:943209a153",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0532",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6adb471b08",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0533",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, clk, clk_wiz, microblaze, wiz"
      ],
      "unmatched_aspects": [
        "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:295db234db",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0534",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100m, axi, clk, microblaze, reset"
      ],
      "unmatched_aspects": [
        "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2ba9548e82",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0535",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:62869b911e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0536",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ec20164b94",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0537",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, clock"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a84b728c34",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0538",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, reset"
      ],
      "unmatched_aspects": [
        "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4c7b0a36fa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0539",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, reset"
      ],
      "unmatched_aspects": [
        "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ca6c8aeaad",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0540",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:d16ac62044",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0541",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:9c87b11458",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0542",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:c06ef07b80",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0543",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:219ae83cf4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0544",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:eb6e625029",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0545",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:047a3cecc9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0546",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_bram_ctrl_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_bram_ctrl_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:e71adfabd8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0547",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_gpio_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_gpio_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:01df3a8ab6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0548",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_gpio_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_gpio_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:466a4f3480",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0549",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_gpio_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_gpio_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:8c21b82713",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0550",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:dlmb_bram_if_cntlr"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:dlmb_bram_if_cntlr"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:8f2f43cf16",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:80deb1d957",
    "attributes": {
      "match_id": "M-0551",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:edba79262a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:1e1dad85d4",
    "attributes": {
      "match_id": "M-0552",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, ba"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7b0d20abf9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:97c39b83fe",
    "attributes": {
      "match_id": "M-0553",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, clock"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aec8b48a2a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:a9a7a26c52",
    "attributes": {
      "match_id": "M-0554",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:612e8f6024",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:f167615d0f",
    "attributes": {
      "match_id": "M-0555",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0455ef91dc",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:354c5350a8",
    "attributes": {
      "match_id": "M-0556",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2d16eb6761",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:add9517fe1",
    "attributes": {
      "match_id": "M-0557",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0cb94af149",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:ee01cc7320",
    "attributes": {
      "match_id": "M-0558",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5b76f1e7ef",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:c25fa0e7bf",
    "attributes": {
      "match_id": "M-0559",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:118fe67e4b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:c2c4bcdbb1",
    "attributes": {
      "match_id": "M-0560",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3ff24cf6f2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:e9aa35d3e8",
    "attributes": {
      "match_id": "M-0561",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:97f6b69a3f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0562",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d09b8adb99",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:e3357cfd2b",
    "attributes": {
      "match_id": "M-0563",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b05d450b16",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-006",
    "target": "PROJECT-B:EVID:9546eedf25",
    "attributes": {
      "match_id": "M-0564",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, microblaze, reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bbc798eb8d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:axi_gpio_0",
    "attributes": {
      "match_id": "M-0565",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f6cacecc1a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0566",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze, xdc"
      ],
      "unmatched_aspects": [
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:69ddba2920",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0567",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d17e7fa083",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
    "attributes": {
      "match_id": "M-0568",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b4906f5bb1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0569",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9fd5f29a58",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
    "attributes": {
      "match_id": "M-0570",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8a57f7781c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0571",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='mdm_1' matched 'mdm_1'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4ac0940ee3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0572",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c0f36fcbbf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0573",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:26edc73806",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0574",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a1e81d94ab",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0575",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:85e1d311b6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0576",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8c526eff1a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:axi_bram",
    "attributes": {
      "match_id": "M-0577",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a2b1f120be",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0578",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e7cefe700a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:sys_reset",
    "attributes": {
      "match_id": "M-0579",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:edd3310ca8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:leds_8bits",
    "attributes": {
      "match_id": "M-0580",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:747222d9d9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:switches_8bits",
    "attributes": {
      "match_id": "M-0581",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, xdc"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cbb0cf1b99",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:reset_n",
    "attributes": {
      "match_id": "M-0582",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, microblaze"
      ],
      "unmatched_aspects": [
        "MDM UART aktiftir (seri konsol)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "AXI-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cf2905958c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:COMP:leds",
    "attributes": {
      "match_id": "M-0583",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-B:COMP:axi_gpio_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-B:COMP:axi_gpio_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:def1d7a779",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:EVID:358a2d4b4d",
    "attributes": {
      "match_id": "M-0584",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: mdm, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d89dfd97c5",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
    "attributes": {
      "match_id": "M-0585",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6f92133869",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:56555be470",
    "attributes": {
      "match_id": "M-0586",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:75747fedd6",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
    "attributes": {
      "match_id": "M-0587",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6b91844a79",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
    "attributes": {
      "match_id": "M-0588",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:88964d3f89",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:1ff3188672",
    "attributes": {
      "match_id": "M-0589",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:66845576dd",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
    "attributes": {
      "match_id": "M-0590",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b805b64b8d",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:1ab652be00",
    "attributes": {
      "match_id": "M-0591",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b66089aada",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:5929c59769",
    "attributes": {
      "match_id": "M-0592",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3061d082e4",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:626c36ead9",
    "attributes": {
      "match_id": "M-0593",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:44d1135da5",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:cf3500401e",
    "attributes": {
      "match_id": "M-0594",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:01fbc76477",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
    "attributes": {
      "match_id": "M-0595",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5f8fea2a33",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
    "attributes": {
      "match_id": "M-0596",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8f0ebe1e5d",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:59334f5789",
    "attributes": {
      "match_id": "M-0597",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:16f600f9db",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
    "attributes": {
      "match_id": "M-0598",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3bef7644b9",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
    "attributes": {
      "match_id": "M-0599",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7a7e4360ae",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:45ad944594",
    "attributes": {
      "match_id": "M-0600",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1803727233",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
    "attributes": {
      "match_id": "M-0601",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f8bd047c38",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:AXI-REQ-L2-007",
    "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
    "attributes": {
      "match_id": "M-0602",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: pin, xdc"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6c3e01bcaa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-0603",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5c98203e8c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-0604",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bb0ad9af0d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-0605",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:44c404fd58",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-0606",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bb2e711ef5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-0607",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e921b8b0bb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-0608",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fb2435eb85",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-0609",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:634d17ab9c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-0610",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ddea417d63",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-0611",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3015528814",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-0612",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2d039087b9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-0613",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d57d9bede5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-0614",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0ed2225c13",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-0615",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:774d5420b5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-0616",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6816013eea",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-0617",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6415033371",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0618",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5198635649",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0619",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:05658bd815",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0620",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0e2899e6c1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0621",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b41e1c3636",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0622",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ffabbd2923",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-0623",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1bb5fe8bf5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-0624",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1567657141",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-0625",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d5974b231c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-0626",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ef6d0eae10",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-0627",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:339d47411b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0628",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:18f6936d0d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-0629",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:69336afaab",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0630",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c3c3de6dd5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0631",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:63f1e0b30a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-0632",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:adb33a7c9c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0633",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3684000604",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-0634",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7d205e57b3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-0635",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e26f6e6a90",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-0636",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2e8cb9e453",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-0637",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f2539945e4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-0638",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c03c210a55",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-0639",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7acf1cac6e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-0640",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:72c2475c63",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-0641",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:95ca47c780",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-0642",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:19c6368517",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-0643",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:753e70bf68",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0644",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e2bbe8f972",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-0645",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:60d6b08156",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-0646",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0b5e19a321",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-0647",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 100t, a7, audio, dma, nexys"
      ],
      "unmatched_aspects": [
        "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L0-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bd1e78667a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:976302f3b1",
    "attributes": {
      "match_id": "M-0648",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9bd1f3fb91",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:56d259df07",
    "attributes": {
      "match_id": "M-0649",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:449daf71c0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:7ee8465907",
    "attributes": {
      "match_id": "M-0650",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c4d9129c7d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:d1b39e3ebd",
    "attributes": {
      "match_id": "M-0651",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ad716196d8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:e0d47ccf3a",
    "attributes": {
      "match_id": "M-0652",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2fbb976e04",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-0653",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d324ddfc36",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:b1fb3b0c4f",
    "attributes": {
      "match_id": "M-0654",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c3f27902ab",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:d847eb0725",
    "attributes": {
      "match_id": "M-0655",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c0cb64b105",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:92cbaf588d",
    "attributes": {
      "match_id": "M-0656",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f9d60fd671",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:c800c9f92d",
    "attributes": {
      "match_id": "M-0657",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0402403cd5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-0658",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6de5954963",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:f6b3c158e9",
    "attributes": {
      "match_id": "M-0659",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:acf6d642da",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:d6281b0b21",
    "attributes": {
      "match_id": "M-0660",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:621ee29acd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-0661",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a618ceacb0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-0662",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1dbe98cf15",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-0663",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:18746f81d9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-0664",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:688de034ef",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-0665",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1ec6b55081",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-0666",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ece0f6076e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:a543daf5ae",
    "attributes": {
      "match_id": "M-0667",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dae6ea924b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:3b639eb7a7",
    "attributes": {
      "match_id": "M-0668",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5a2d9d31ea",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:7038e45efd",
    "attributes": {
      "match_id": "M-0669",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:90238bc4d2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:33714c60e7",
    "attributes": {
      "match_id": "M-0670",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5d968b3a31",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:EVID:611354d30d",
    "attributes": {
      "match_id": "M-0671",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: 100t, a7, dma, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f61a8b775f",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:CONSTRAINT:377691dab3",
    "attributes": {
      "match_id": "M-0672",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: 100t, a7, audio, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:903586d115",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:CONSTRAINT:cb11126592",
    "attributes": {
      "match_id": "M-0673",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: 100t, a7, audio, nexys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e946282176",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
    "attributes": {
      "match_id": "M-0674",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: 100t, a7, audio, nexys, pwm"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:09810db657",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L0-001",
    "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
    "attributes": {
      "match_id": "M-0675",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: 100t, a7, audio, nexys, pwm"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bfada8615a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-0676",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:91aeebd01b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-0677",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6dd281b9a6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-0678",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d05b081fcd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-0679",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fee037c858",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-0680",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ba6105b692",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-0681",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3bd60a6ba5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-0682",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:90d430d38d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-0683",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c6aaaa3391",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-0684",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:65b69d805b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-0685",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:96af78339a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-0686",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:20aafb4376",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-0687",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2f49105ea6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-0688",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d851f86669",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-0689",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:263e7f92df",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-0690",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4ee72b4022",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0691",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1082207117",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0692",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:90118fd508",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0693",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:242a7c1111",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0694",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e18534e674",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0695",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:232967255a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-0696",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:35aba8437a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-0697",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3cc5a09acf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-0698",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:461148a925",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-0699",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, interconnect, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:19fefe03c7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-0700",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a12a7fd4ca",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0701",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bf31e9c777",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-0702",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, fifo, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a7ceada0cc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0703",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:849b9e6cd5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0704",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9b5e15b32d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-0705",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:db9d0aa5ef",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0706",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, interconnect, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aec3b058fa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-0707",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:80e8b2ad3d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-0708",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, mig, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9181c6cf05",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-0709",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, mig, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7da68c2184",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-0710",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:24151d7208",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-0711",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:60e56ed595",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-0712",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4b5b31771f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-0713",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a6064f9bcf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-0714",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:30b4c7a3d8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-0715",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7c9a2e1ab2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-0716",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:79fce60cb9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0717",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clock, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:76dbe75eda",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-0718",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:171959b837",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-0719",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:82d80bd786",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-0720",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:25e1921c15",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:976302f3b1",
    "attributes": {
      "match_id": "M-0721",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e68b031b77",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:56d259df07",
    "attributes": {
      "match_id": "M-0722",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:49ac05278a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:7ee8465907",
    "attributes": {
      "match_id": "M-0723",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3a22d3f34a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:d1b39e3ebd",
    "attributes": {
      "match_id": "M-0724",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:555877cc70",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:e0d47ccf3a",
    "attributes": {
      "match_id": "M-0725",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1788bf293f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-0726",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:087c3b6052",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:b1fb3b0c4f",
    "attributes": {
      "match_id": "M-0727",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:03d245c437",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:d847eb0725",
    "attributes": {
      "match_id": "M-0728",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1c32d094a1",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:92cbaf588d",
    "attributes": {
      "match_id": "M-0729",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma, interconnect"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:abd7ab5c12",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:c800c9f92d",
    "attributes": {
      "match_id": "M-0730",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5da49ed1e6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-0731",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:58d3a94087",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:f6b3c158e9",
    "attributes": {
      "match_id": "M-0732",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, fifo"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:569a452cd6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:d6281b0b21",
    "attributes": {
      "match_id": "M-0733",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d54c7431ad",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-0734",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1c10b4a32c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-0735",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bbbae27de5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-0736",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma, interconnect"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dc5ff13c0d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-0737",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b63e4da887",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-0738",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:59265f785c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-0739",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d291fba65e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:a543daf5ae",
    "attributes": {
      "match_id": "M-0740",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b23a300610",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:3b639eb7a7",
    "attributes": {
      "match_id": "M-0741",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:208037546b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:7038e45efd",
    "attributes": {
      "match_id": "M-0742",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:614baba00e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:33714c60e7",
    "attributes": {
      "match_id": "M-0743",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e80bfb70c8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:EVID:611354d30d",
    "attributes": {
      "match_id": "M-0744",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fe45215520",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:CONSTRAINT:377691dab3",
    "attributes": {
      "match_id": "M-0745",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5ed5777a27",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:CONSTRAINT:cb11126592",
    "attributes": {
      "match_id": "M-0746",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dd610f4d29",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
    "attributes": {
      "match_id": "M-0747",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dca1bd06bc",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-001",
    "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
    "attributes": {
      "match_id": "M-0748",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aece1b4574",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-0749",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:94d94fadb1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-0750",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:72e82f3363",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-0751",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:60ee216605",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-0752",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, gpio"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bd2958649a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-0753",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6454ff24e7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-0754",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a31819ee30",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-0755",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0c55a9f106",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-0756",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5fc2db970a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-0757",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:53c3aff179",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-0758",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, uart"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a473731055",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-0759",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0033551fc2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-0760",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bc4b7469d6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-0761",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, wav"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ee17056799",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-0762",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, wav"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a7120c86f1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-0763",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:86fe0de3f6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0764",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f63001118c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0765",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:72191cb63e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0766",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:80eff922ef",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0767",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9c0380c4a8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0768",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:352dfc7d10",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-0769",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, gpio"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:afd39008a8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-0770",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, gpio"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cf53046ef4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-0771",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d5e2e0aae6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-0772",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cc2dd766c6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-0773",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, uartlite"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:60a0ff09f6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0774",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bd14a4810f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-0775",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cc223c0eed",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0776",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:70b58f2793",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0777",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:11d19c3219",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-0778",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:06bce4fc3d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0779",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f944e56393",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-0780",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:732f4869c9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-0781",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5fa792e8ec",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-0782",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a789124782",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-0783",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6b0d8a1ce6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-0784",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cab39dddc4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-0785",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:338ccf6c4c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-0786",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:81d27e58f8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-0787",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f05c5b0616",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-0788",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2d88a5a344",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-0789",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:61ceb01389",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0790",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:79de4e62a1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-0791",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:16501eb5fe",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-0792",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5eafe3a39d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-0793",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "PWM sinyali ile ses k retilir (96 kHz sample rate)",
        "5 buton ile mod seimi yaplabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:957b4fd9e2",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
    "attributes": {
      "match_id": "M-0794",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: a11, aud, aud_pwm, audio, lvcmos33"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:38e290c85c",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-002",
    "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
    "attributes": {
      "match_id": "M-0795",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: aud, aud_sd, audio, d12, en"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:12090f5e6e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-0796",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eeac1d7028",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-0797",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:905982b29a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-0798",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aa1dbf82d9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-0799",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, gpio, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fe028c0b22",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-0800",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aa5e41181c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-0801",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:60ca2d52b5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-0802",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d2d4873d48",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-0803",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f19bc3ef55",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-0804",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw, tone"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:16733615a1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-0805",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, recv, sw, uart"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:308811d762",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-0806",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e6d78d1778",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-0807",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:13bc9d2401",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-0808",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, play, sw, wav"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:30dc209581",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-0809",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, recv, sw, wav"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3df5151e36",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-0810",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, sw"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:caf21390bf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0811",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, bram, dma, lmb"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:43ab3cf5bb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0812",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, lmb, v10"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:08be2faa2c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0813",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, bram, dma, lmb"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:88db6f3fa0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0814",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, lmb, v10"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:164a088423",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0815",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, bram, dma, lmb"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c1a2042088",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-0816",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, gpio"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5d6f466b13",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-0817",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, gpio"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5b72569e6e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-0818",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bc6426b0f9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-0819",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ffa62f0866",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-0820",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e3d98b7d0d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0821",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8f2d050c97",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-0822",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0107ba8d19",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0823",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:82492513c1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0824",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, microblaze"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9db63ed538",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-0825",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, intc, microblaze"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2252c2dab9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0826",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, microblaze"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3fd1848585",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-0827",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, microblaze, xlconcat"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eb7f507a08",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-0828",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ee42bd0b52",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-0829",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8f682d42cf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-0830",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xlconcat"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f3dbae8d65",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-0831",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xlconcat"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6c45f03537",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-0832",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7395dbcabe",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-0833",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:07ca3bb37d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-0834",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, local, microblaze"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ac2ff06e77",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-0835",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, tone"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cc84db35b1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-0836",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fe82fcb587",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0837",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:092a2c654b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-0838",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9a7eb50bba",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-0839",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:74b9839204",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-0840",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, tone"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2376de041a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:976302f3b1",
    "attributes": {
      "match_id": "M-0841",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9049a9ede8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:56d259df07",
    "attributes": {
      "match_id": "M-0842",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:20a90f3992",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:7ee8465907",
    "attributes": {
      "match_id": "M-0843",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:85b6b36897",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:d1b39e3ebd",
    "attributes": {
      "match_id": "M-0844",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b8fec2ed09",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:e0d47ccf3a",
    "attributes": {
      "match_id": "M-0845",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ba146e9a3f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-0846",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d75271b170",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:b1fb3b0c4f",
    "attributes": {
      "match_id": "M-0847",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e5d0c674df",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:d847eb0725",
    "attributes": {
      "match_id": "M-0848",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a229a41507",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:92cbaf588d",
    "attributes": {
      "match_id": "M-0849",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7a89216f85",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:c800c9f92d",
    "attributes": {
      "match_id": "M-0850",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:141cf1f13b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-0851",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9a92c3bb7b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:f6b3c158e9",
    "attributes": {
      "match_id": "M-0852",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:677d7c8e65",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:d6281b0b21",
    "attributes": {
      "match_id": "M-0853",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:33ae48abc7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-0854",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d3ebe8b8b8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-0855",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7b142a034f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-0856",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fd90c930f0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-0857",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4af9d309f6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-0858",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1bffdfcb68",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-0859",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9fd0ab41af",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:a543daf5ae",
    "attributes": {
      "match_id": "M-0860",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f5ce6676c1",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:3b639eb7a7",
    "attributes": {
      "match_id": "M-0861",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d66e6a2cfc",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:7038e45efd",
    "attributes": {
      "match_id": "M-0862",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5d0ad66ec1",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:33714c60e7",
    "attributes": {
      "match_id": "M-0863",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b746cc494a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-003",
    "target": "PROJECT-A:EVID:611354d30d",
    "attributes": {
      "match_id": "M-0864",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, tone"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f8b95615c3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-0865",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cf5cd75af2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-0866",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:69bf46fdbf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-0867",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:441d1ee380",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-0868",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9722bd87e4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-0869",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:419b9675cf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-0870",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:97605e94e2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-0871",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, reset"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a0cee11ceb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-0872",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:33db75c350",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-0873",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:845d6756d1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-0874",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aa05c57e1c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-0875",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fae0eb97fa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-0876",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f929571e9e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-0877",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a841744952",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-0878",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:37dc8841d1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-0879",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5097d7d5fa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0880",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, bram, dma, lmb"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c1e53a3e15",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0881",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, lmb"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a579d5eb31",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0882",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, bram, dma, lmb"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5375ae2fef",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0883",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, lmb"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bbdf47f582",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0884",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, bram, dma, lmb"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:25dc9a2cdd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-0885",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4b934e4b77",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-0886",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0dc537c489",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-0887",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ea7de335f2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-0888",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1dd918757f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-0889",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6308cfc969",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0890",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clk, clk_wiz_0, dma, wiz"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:41cd092cb8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-0891",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4aebb60a2d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0892",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, mdm"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c1c3a905c1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0893",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, microblaze"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:69474eddb8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-0894",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, microblaze"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d13f882418",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0895",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, microblaze"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c3029468ab",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-0896",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, microblaze"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c8f7e4eaf0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-0897",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 7series, audio, dma, mig"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cf07c427b4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-0898",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 7series, 81m, audio, dma, mig"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:47f2d02bc7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-0899",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:796e7fdeda",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-0900",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a4a50a9835",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-0901",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:86ddccd80d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-0902",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7e7f5e8eb1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-0903",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, microblaze"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:722e7d22f6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-0904",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:78d9eb19ec",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-0905",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, reset"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3c0fb29c6c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0906",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clock, dma, sys"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b98d1dfcfd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-0907",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:126b8546ec",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-0908",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5b9864efb8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-0909",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:09820abe23",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:976302f3b1",
    "attributes": {
      "match_id": "M-0910",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, bram, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:06e958700c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:56d259df07",
    "attributes": {
      "match_id": "M-0911",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fa8ea62609",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:7ee8465907",
    "attributes": {
      "match_id": "M-0912",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, bram, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a2b9322646",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:d1b39e3ebd",
    "attributes": {
      "match_id": "M-0913",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0ca5136711",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:e0d47ccf3a",
    "attributes": {
      "match_id": "M-0914",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, bram, lmb"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1214e498f3",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-0915",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, clk"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b408bd0fee",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:d6281b0b21",
    "attributes": {
      "match_id": "M-0916",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, mdm"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a8c64f62c7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-0917",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, mig"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a7b9e758a7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-0918",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, mig, reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6cea6108d8",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:CONSTRAINT:377691dab3",
    "attributes": {
      "match_id": "M-0919",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:253373f96b",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:CONSTRAINT:cb11126592",
    "attributes": {
      "match_id": "M-0920",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:daa9418cae",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
    "attributes": {
      "match_id": "M-0921",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dc716d6e9b",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-004",
    "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
    "attributes": {
      "match_id": "M-0922",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3c173fcbab",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-0923",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, project"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir",
        "design_1.tcl script'i block design' tam olarak yeniden retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:75d46dd53d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0924",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1b2cc0015d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0925",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bf23aee4a8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0926",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b9072f4eda",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0927",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9503e64ac2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0928",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:389848613e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-0929",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0087d5d83a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-0930",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8fb5d315ba",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-0931",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fcaed79e65",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-0932",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9ed80cca2e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-0933",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1b0f836f9d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0934",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2149d0c848",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-0935",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a00f7db42f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-0936",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6e329770b0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-0937",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:062107edce",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-0938",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7f6127489a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-0939",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7f188ab234",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-0940",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0008327d69",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-0941",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:552afcebe7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-0942",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7e9b6fefef",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-0943",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1454082a38",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-0944",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7ef70944f7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-0945",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ac22779ab7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-0946",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:768b081f7d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-0947",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dce7e0914f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-0948",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2be922c7f0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-0949",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:16d3cca828",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-0950",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: bd, design, design_1, dma, tcl"
      ],
      "unmatched_aspects": [
        "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2fa7520e76",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:976302f3b1",
    "attributes": {
      "match_id": "M-0951",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:46c88d33c1",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:56d259df07",
    "attributes": {
      "match_id": "M-0952",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dbd1672a1f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:7ee8465907",
    "attributes": {
      "match_id": "M-0953",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d9bda4998f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:d1b39e3ebd",
    "attributes": {
      "match_id": "M-0954",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:59d0080377",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:e0d47ccf3a",
    "attributes": {
      "match_id": "M-0955",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:593b13258b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-0956",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:61d0b3c967",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:b1fb3b0c4f",
    "attributes": {
      "match_id": "M-0957",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:464c277c58",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:d847eb0725",
    "attributes": {
      "match_id": "M-0958",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3809d2ecbd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:92cbaf588d",
    "attributes": {
      "match_id": "M-0959",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2be2d47c4d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:c800c9f92d",
    "attributes": {
      "match_id": "M-0960",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:47bd8fed6e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-0961",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d1c3c0c8dc",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:f6b3c158e9",
    "attributes": {
      "match_id": "M-0962",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:88ecdfe489",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:d6281b0b21",
    "attributes": {
      "match_id": "M-0963",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6115a1e492",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-0964",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:df763450dd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-0965",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:003190de92",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-0966",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6b3a46aeb7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-0967",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cfdb8a5e67",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-0968",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:695540d918",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-0969",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0eb6d46a8b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:a543daf5ae",
    "attributes": {
      "match_id": "M-0970",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fd14de4d3c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:EVID:3b639eb7a7",
    "attributes": {
      "match_id": "M-0971",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: design, design_1, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:41064a4f76",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:CONSTRAINT:377691dab3",
    "attributes": {
      "match_id": "M-0972",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: info, project, project_info, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fd4b08b511",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L1-005",
    "target": "PROJECT-A:CONSTRAINT:cb11126592",
    "attributes": {
      "match_id": "M-0973",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: bd, design, design_1, project, tcl"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6e4155fb25",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-0974",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2ba338e75b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-0975",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2a8cc4a56b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-0976",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fc13fac1e1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-0977",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, gpio"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:21205e0ba9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-0978",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ac42c2de0e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-0979",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cf825ec303",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-0980",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a0cac98581",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-0981",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c9f1ac1465",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-0982",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, tone"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fe97b8116e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-0983",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, uart"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:21f20e9da9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-0984",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9d7c1c89dd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-0985",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:84e5766ee5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-0986",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1c6a8ae559",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-0987",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e8ba237a3c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-0988",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:952552f4ae",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0989",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9b4c99e9fc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-0990",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e2eb7303f1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-0991",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f957306d8f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-0992",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d77335abd6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-0993",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e6b53c698f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-0994",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, gpio, gpio_in"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2c15232294",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-0995",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, gpio, gpio_out"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:340d161217",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-0996",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d518a92a21",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-0997",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, interconnect"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:15f391e627",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-0998",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4129b028ac",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-0999",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clk, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:10f5c1e899",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1000",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, fifo, generator"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:167cc18f55",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1001",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1750559f03",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1002",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, microblaze"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:557b488d11",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1003",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, intc, microblaze"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fd4dd6f161",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1004",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, interconnect, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3b5d1c7039",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1005",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, microblaze, xlconcat"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:043792c242",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1006",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, mig"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0db39fcd87",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1007",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, mig, proc, proc_sys_reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9df471a25d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1008",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xlconcat, xlconcat_0"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6abbf94854",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1009",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xlconcat, xlconcat_1"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f6d885d595",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1010",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axis2fifo, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:56c74179bc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1011",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6470a6f2d7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1012",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, microblaze"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:997468e61c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1013",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, generator, tone"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3be5508176",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1014",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9557e303b9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1015",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clock, dma, sys"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1ec8471d6b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-1016",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axis2fifo, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:42cd8f8440",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-1017",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e3cc3a404a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1018",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, generator, tone, tone_generator"
      ],
      "unmatched_aspects": [
        "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L1-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:76d117c5d2",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:976302f3b1",
    "attributes": {
      "match_id": "M-1019",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f36a229ddf",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:56d259df07",
    "attributes": {
      "match_id": "M-1020",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3cef12248f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:7ee8465907",
    "attributes": {
      "match_id": "M-1021",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:195cfca530",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:d1b39e3ebd",
    "attributes": {
      "match_id": "M-1022",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:98ccc3e873",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:e0d47ccf3a",
    "attributes": {
      "match_id": "M-1023",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1be929d343",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-1024",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6431b25c87",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:b1fb3b0c4f",
    "attributes": {
      "match_id": "M-1025",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:13df415b2e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:d847eb0725",
    "attributes": {
      "match_id": "M-1026",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0e85a7d891",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:92cbaf588d",
    "attributes": {
      "match_id": "M-1027",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma, interconnect"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:57a7ba3503",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:c800c9f92d",
    "attributes": {
      "match_id": "M-1028",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2d5bff7e04",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-1029",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, clk, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6c7f54c5ea",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:f6b3c158e9",
    "attributes": {
      "match_id": "M-1030",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, fifo, generator"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a5775fd930",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:d6281b0b21",
    "attributes": {
      "match_id": "M-1031",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fec7d5d44e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-1032",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9a0ef33b26",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-1033",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma, intc, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a9aca23d48",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-1034",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axi, dma, interconnect, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6480c8f06f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-1035",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, microblaze, xlconcat"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6cbe512eb4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-1036",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, mig"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:419a798194",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-1037",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, mig, proc, proc_sys_reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f85b27733d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:a543daf5ae",
    "attributes": {
      "match_id": "M-1038",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, xlconcat"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:924c86c8c0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:3b639eb7a7",
    "attributes": {
      "match_id": "M-1039",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, xlconcat"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c15a5e89ef",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:7038e45efd",
    "attributes": {
      "match_id": "M-1040",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, axis2fifo, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f23538551a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:33714c60e7",
    "attributes": {
      "match_id": "M-1041",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9f8dfdea9b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L1-006",
    "target": "PROJECT-A:EVID:611354d30d",
    "attributes": {
      "match_id": "M-1042",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma, generator, tone, tone_generator"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a28257826c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-1043",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f687457505",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-1044",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:26ae3a315e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-1045",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b383c82127",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-1046",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:87eb22338f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-1047",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:52fe9c03b6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-1048",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:30f95980f8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-1049",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:570e94fc7f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-1050",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bb1d788962",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-1051",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f9fc323ff8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-1052",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:06becde504",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-1053",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6f1ff7b0a7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-1054",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:70688ab99b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-1055",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bc0bbf7c96",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-1056",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:282c6495ec",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-1057",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f991d95d52",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1058",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:040dd7d241",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-1059",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b9bb451692",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1060",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1f9d9e3013",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-1061",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e93b35a550",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1062",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:395f246a62",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1063",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b80b3e3844",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1064",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:40a0065dd7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1065",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c13d024aa0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1066",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:142c31d574",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1067",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:15d8400693",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-1068",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: clk, dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cb8217b91e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1069",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, fifo, master, xilinx"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:53df77af18",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1070",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3baab67ef0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1071",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:251b72ce98",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1072",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aaaa5955ed",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1073",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9ea7bbc51e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1074",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:869824a9b6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1075",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, mig, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7cad3f8520",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1076",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, mig, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e9b48cb82f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1077",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0c87f45e86",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1078",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master, xilinx"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8df6d5f20e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1079",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='axis2fifo_0' matched 'axis2fifo_0'"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a9c05ac17c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1080",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1cf8720c38",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1081",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fcbc3e71cb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1082",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ad155d94a8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1083",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1d7065bbaf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1084",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6767e6341b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-1085",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='axis2fifo_0' matched 'axis2fifo'"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:89e92d270c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-1086",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9c51569ca7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-001",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1087",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, master"
      ],
      "unmatched_aspects": [
        "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
        "FIFO full durumunda axis_tready deassert edilir (backpressure)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-001"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b48f367948",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-1088",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7fd9028e8b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-1089",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:94ddb32565",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-1090",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6c0d8a5e37",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-1091",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4c0f3fa47a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-1092",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:465ff9fc0a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-1093",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3512aa9681",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-1094",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0c56ba6b9c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-1095",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7d9d2d4e19",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-1096",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:09c66b6a6a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-1097",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d6f8ed4f0b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-1098",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:62f8ec9cf5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-1099",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2a242affad",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-1100",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:07ba666b65",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-1101",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7da4fe762d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-1102",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:50c22d7e9f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1103",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1c230623c2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-1104",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3fdcb2b37a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1105",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e27be53704",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-1106",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2cb4643e50",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1107",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:836869fcde",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1108",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:214dd7d3ea",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1109",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:40e6d9130b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1110",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a39ad6a35d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1111",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a3831b93c8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1112",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e08456d170",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-1113",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clk, clk_wiz_0, dma, wiz"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2f3810493a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1114",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, fifo, xilinx"
      ],
      "unmatched_aspects": [
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:48c4ddaafb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1115",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b6c401cd4a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1116",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:28bb4bfd1e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1117",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7000c43cee",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1118",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4b704bf3c5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1119",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3297db48d6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1120",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:331a43b79a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1121",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:59958f8069",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1122",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d1eb74b958",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1123",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5fc095b19b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1124",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6f629b7d83",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1125",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='fifo2audpwm_0' matched 'fifo2audpwm_0'"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bec0607572",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1126",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ef5ce740e5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1127",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a0d3dde509",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1128",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d448a1737c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1129",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clock, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c041912945",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-1130",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4876e8c0fb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-1131",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='fifo2audpwm_0' matched 'fifo2audpwm'"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eb80de50eb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1132",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
        "256 seviyeli counter PWM duty cycle retir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-002"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a9a502efab",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
    "attributes": {
      "match_id": "M-1133",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, pwm"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:42c3d2800c",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L2-002",
    "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
    "attributes": {
      "match_id": "M-1134",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, pwm"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fe7d03c180",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-1135",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ee800a7f8f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-1136",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:92b76b941d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-1137",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:97c82ab5e7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-1138",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a79e41f676",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-1139",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d9ac2422d2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-1140",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b84a910dc8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-1141",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2403cd7421",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-1142",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cc9c5e768e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-1143",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, tone"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b75b218735",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-1144",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fbede94784",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-1145",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eaac04a9dd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-1146",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1c0f0683c0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-1147",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dc96459791",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-1148",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d526610cf3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-1149",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:35c7302440",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1150",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5c584b52af",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-1151",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:86f80e1e22",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1152",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ab05cb9ee9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-1153",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3ebf793852",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1154",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f5486df2b2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1155",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c03b1fe32c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1156",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8eeced1374",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1157",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9d405f1f90",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1158",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2290b36446",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1159",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:42b92ff48a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-1160",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clk, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d6067f0b60",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1161",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, generator, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6d44fe370e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1162",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e43ae9fa7a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1163",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4ead46ed46",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1164",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0b2489dc48",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1165",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:760bec1617",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1166",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cb027ec9ae",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1167",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, mig"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cd46e996b0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1168",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master, mig"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:068c8e3329",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1169",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:aebe7528ff",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1170",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dcf46f5f9f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1171",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:856be1536f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1172",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bee2f18b00",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1173",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0546a4f83c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1174",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='tone_generator_0' matched 'tone_generator_0'"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5e502e916c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1175",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b51c103cf6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1176",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d141484928",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-1177",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:592c87f191",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-1178",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, master"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6eccc491a9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1179",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='tone_generator_0' matched 'tone_generator'"
      ],
      "unmatched_aspects": [
        "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-003"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2b096ef136",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:976302f3b1",
    "attributes": {
      "match_id": "M-1180",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:43236298e9",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:56d259df07",
    "attributes": {
      "match_id": "M-1181",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:04e56ad430",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:7ee8465907",
    "attributes": {
      "match_id": "M-1182",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0e049f2dfc",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:d1b39e3ebd",
    "attributes": {
      "match_id": "M-1183",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bdb8fd3c07",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:e0d47ccf3a",
    "attributes": {
      "match_id": "M-1184",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:69c4a96921",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-1185",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5509975fb0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:b1fb3b0c4f",
    "attributes": {
      "match_id": "M-1186",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f453a2c286",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:d847eb0725",
    "attributes": {
      "match_id": "M-1187",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eeec41c44d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:92cbaf588d",
    "attributes": {
      "match_id": "M-1188",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:770639d8d6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:c800c9f92d",
    "attributes": {
      "match_id": "M-1189",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:013f425663",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-1190",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b2a7c544b7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:f6b3c158e9",
    "attributes": {
      "match_id": "M-1191",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ab5bf47c25",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:d6281b0b21",
    "attributes": {
      "match_id": "M-1192",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b8b0bd2a6e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-1193",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:24051e7797",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-1194",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eff9680156",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-1195",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9110b5d3f8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-1196",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a49e8a2633",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-1197",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ae636eb0bd",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-1198",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a37b4bd8c6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:a543daf5ae",
    "attributes": {
      "match_id": "M-1199",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fc6f633334",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:3b639eb7a7",
    "attributes": {
      "match_id": "M-1200",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:92ce5b3601",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:7038e45efd",
    "attributes": {
      "match_id": "M-1201",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bbc677109a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:33714c60e7",
    "attributes": {
      "match_id": "M-1202",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9e3709bdf5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:EVID:611354d30d",
    "attributes": {
      "match_id": "M-1203",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c89bac5306",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:CONSTRAINT:377691dab3",
    "attributes": {
      "match_id": "M-1204",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a2195d657c",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:CONSTRAINT:cb11126592",
    "attributes": {
      "match_id": "M-1205",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3611f8fdfc",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
    "attributes": {
      "match_id": "M-1206",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b48a1b3f95",
    "edge_type": "CONSTRAINED_BY",
    "source": "STAGE3:DMA-REQ-L2-003",
    "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
    "attributes": {
      "match_id": "M-1207",
      "match_strategy": "constraint_binding",
      "match_evidence": [
        "common tokens: audio, master"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_constraint_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0127767e79",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1208",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:60ca9cb4a7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-1209",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:276b600cfc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1210",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:821350e57f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-1211",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:75927e1550",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1212",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b84f1f65d0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1213",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:98a2a62bdc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1214",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1e44c54db9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1215",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:019529c6aa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1216",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7a188a3dec",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1217",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c680dd677f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-1218",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: clk, clk_wiz_0, dma, wiz, xilinx"
      ],
      "unmatched_aspects": [
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:98ed53155a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1219",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='fifo_generator_0' matched 'fifo_generator_0'"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9d4153ff10",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1220",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:66b24f8329",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1221",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b9dea5c87e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1222",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0d898a1730",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1223",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a68a7f492a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1224",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:41904a20c1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1225",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, mig, xilinx"
      ],
      "unmatched_aspects": [
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e2db7b03a2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1226",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, mig, xilinx"
      ],
      "unmatched_aspects": [
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:54191d959d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1227",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:92a0214bb0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1228",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0ccc05d8b0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1229",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, generator"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:065171fa86",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1230",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: clock, dma"
      ],
      "unmatched_aspects": [
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4db5d2562f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1231",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, generator"
      ],
      "unmatched_aspects": [
        "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
        "4096  32-bit derinlikte buffer salanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-004"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2a9d67af9a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1232",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:3d8d966b9f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1233",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:fafba70cbd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1234",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:0729f04464",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-004",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1235",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:dfad7d0dc5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-1236",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b696095f05",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-1237",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:191a6e1294",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-1238",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e71c2032ed",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-1239",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e2c8d00946",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-1240",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1fc8e17991",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-1241",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a06356c2f3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-1242",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0ed262087d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-1243",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d131414d24",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-1244",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:229656019a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-1245",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld, recv"
      ],
      "unmatched_aspects": [
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ab042eafe3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-1246",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9f219dca06",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-1247",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f760e762d8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-1248",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'play_wav'"
      ],
      "unmatched_aspects": [
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:81028f9b13",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-1249",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'recv_wav'"
      ],
      "unmatched_aspects": [
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:940811d1f8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-1250",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file, helloworld"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7129044a7c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1251",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bf7a5a2d61",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-1252",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:be854337ab",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1253",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4e5beb6526",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-1254",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a18c2f2d52",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1255",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:576d4dcc60",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1256",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f3814189b5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1257",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:54a9623fc6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1258",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5740e85cce",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1259",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c3d3c1bb42",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1260",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'axi_uartlite_0'"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9f83d0f36c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-1261",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:83eeb8ecd4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1262",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e4b0bd1884",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1263",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b6a0c2f69e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1264",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fbdbaa54d5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1265",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:808b9ff140",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1266",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, axi, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c6171131d0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1267",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:200f8a9689",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1268",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6e8db64506",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1269",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b262159ca6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1270",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7740f2cdf2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1271",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b2dc0c7982",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1272",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7b34fc2a4b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1273",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8a2a315490",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1274",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:60fe9fc5e9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1275",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fbbd64d6e4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1276",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9490f868a6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1277",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f3067e2097",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-1278",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ca450586ec",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-1279",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f04f24add8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1280",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, file"
      ],
      "unmatched_aspects": [
        "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
        "96 kHz sample rate dorulanr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-005"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b73ac0a067",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:976302f3b1",
    "attributes": {
      "match_id": "M-1281",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f5c1f93706",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:56d259df07",
    "attributes": {
      "match_id": "M-1282",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4030e5f414",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:7ee8465907",
    "attributes": {
      "match_id": "M-1283",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e7de76563b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:d1b39e3ebd",
    "attributes": {
      "match_id": "M-1284",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:23ae6d444c",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:e0d47ccf3a",
    "attributes": {
      "match_id": "M-1285",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:09dfa83697",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-1286",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f5d84b3379",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:b1fb3b0c4f",
    "attributes": {
      "match_id": "M-1287",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:424cf60beb",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:d847eb0725",
    "attributes": {
      "match_id": "M-1288",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6ff33462a6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:92cbaf588d",
    "attributes": {
      "match_id": "M-1289",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:31d799d79d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:c800c9f92d",
    "attributes": {
      "match_id": "M-1290",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9e379a0e8f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-1291",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5daaf4e0ad",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:f6b3c158e9",
    "attributes": {
      "match_id": "M-1292",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3c34e9ea5a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:d6281b0b21",
    "attributes": {
      "match_id": "M-1293",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:45ad722a3f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-1294",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6d129c19f8",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-1295",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:609d4d7ac0",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-1296",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a9b90af18e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-1297",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ee5cf16423",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-1298",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6386b3e767",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-1299",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:987a9cb18b",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:a543daf5ae",
    "attributes": {
      "match_id": "M-1300",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bee4f9a6a7",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:3b639eb7a7",
    "attributes": {
      "match_id": "M-1301",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a7f4c3a0c6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:7038e45efd",
    "attributes": {
      "match_id": "M-1302",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c41a4ac841",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:33714c60e7",
    "attributes": {
      "match_id": "M-1303",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:40377081f3",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-005",
    "target": "PROJECT-A:EVID:611354d30d",
    "attributes": {
      "match_id": "M-1304",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, dma"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a2e2b35bab",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-1305",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5f8f54875b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-1306",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6f29784f0d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-1307",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, gpio, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d8799693fd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-1308",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d32c34b38d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-1309",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6e888fe7c4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-1310",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:769565eb56",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-1311",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cfbe6b1a10",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-1312",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw, tone"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c5ef2bb9b1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-1313",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, recv, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d8fdd60efd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-1314",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:672bd69314",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-1315",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d9389d6cba",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-1316",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, play, sw, wav"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e26f6d4e70",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-1317",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, recv, sw, wav"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:214cfa91b0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-1318",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, sw"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b3c307ce1f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1319",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)' matched 'GPIO_IN'"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7090633af0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1320",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)' matched 'GPIO_OUT'"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e7e84a0001",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1321",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0f24c7b6f3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1322",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bd93fe213d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1323",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ab8a0fe006",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1324",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e8fc199b26",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1325",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:83247a072e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1326",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xlconcat"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6d6fab38f3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1327",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xlconcat"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9f4fa41487",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1328",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xlconcat, xlconcat_1"
      ],
      "unmatched_aspects": [
        "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f789fdfdcc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1329",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, tone"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:af5de722a1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1330",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, tone"
      ],
      "unmatched_aspects": [
        "16 DIP switch okunur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-006"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1d82944417",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1331",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:f4729c1683",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1332",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:da6def5bf3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1333",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:ae2a93c8ad",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1334",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:5056e6ae92",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1335",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:303942868a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-006",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1336",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:4651214dc1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-1337",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2e94d566bf",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-1338",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2058265665",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-1339",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ce021d91e5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-1340",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:66fdac4cdc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-1341",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:daca852e9c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-1342",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b09542f1a7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-1343",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0e04f3b1ba",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-1344",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='helloworld.c::dma_sw_tone_gen()' matched 'dma_sw_tone_gen'"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7b8115a856",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-1345",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:cd4dad1164",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-1346",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:660750fa6f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-1347",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3b17026d85",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-1348",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:39b19a253d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-1349",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:af535e4c3b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-1350",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, helloworld, sw"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e236ef29fd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1351",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, gen"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4508185b06",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1352",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze"
      ],
      "unmatched_aspects": [
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:89d649264d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1353",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze"
      ],
      "unmatched_aspects": [
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f755a5d583",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1354",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze"
      ],
      "unmatched_aspects": [
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4eef571ad4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1355",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze"
      ],
      "unmatched_aspects": [
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:00c473daa8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1356",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze"
      ],
      "unmatched_aspects": [
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:df4c8849a6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1357",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, tone"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:862f4f155c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1358",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, tone"
      ],
      "unmatched_aspects": [
        "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
        "Phase accumulator (0x00B22D0E increment) ile sample retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-007"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:70369daf5b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1359",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:microblaze_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:microblaze_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:ffe04f4b5c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1360",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:microblaze_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:microblaze_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:8de07524fd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1361",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:microblaze_0_xlconcat"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:microblaze_0_xlconcat"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:bf7fabee4d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1362",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:microblaze_0_xlconcat"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:microblaze_0_xlconcat"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:e004204985",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-1363",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:16df60732f",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-1364",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b203e59f6d",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-1365",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b0815c3cd4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-007",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-1366",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2835dcd792",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:project_root",
    "attributes": {
      "match_id": "M-1367",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e3096b4361",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:init_dma",
    "attributes": {
      "match_id": "M-1368",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dab0ebe957",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:init",
    "attributes": {
      "match_id": "M-1369",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4738ca3c31",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-1370",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9c8213f248",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:dma_receive",
    "attributes": {
      "match_id": "M-1371",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e048b23b5d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:dma_send",
    "attributes": {
      "match_id": "M-1372",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2cbbac7b72",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-1373",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, reset"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2fd3cb970d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:dma_forward",
    "attributes": {
      "match_id": "M-1374",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:76816b40ef",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:dma_sw_tone_gen",
    "attributes": {
      "match_id": "M-1375",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:531dffe1c8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-1376",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:645af2d7d8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:buf2u32",
    "attributes": {
      "match_id": "M-1377",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ef435deb84",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:buf2u16",
    "attributes": {
      "match_id": "M-1378",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:34af984bec",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:play_wav",
    "attributes": {
      "match_id": "M-1379",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1dd33d8889",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:recv_wav",
    "attributes": {
      "match_id": "M-1380",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:be451014f3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:main",
    "attributes": {
      "match_id": "M-1381",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1ab3a5efdd",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1382",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bdeeb4f73c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-1383",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bb00eb1114",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1384",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0b6f3b4d3d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-1385",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:561a3fcf7a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1386",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d8d2463495",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1387",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:43f3f430d2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1388",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a89f24ee5a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1389",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bf06961c62",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1390",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:15f0c9cad7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1391",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7a178ed89f",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-1392",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='clk_wiz_0' matched 'clk_wiz_0'"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5865289283",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1393",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, fifo, fifo_generator_0, generator"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5ab877a9de",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1394",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9b4084b68a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1395",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b989d72331",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1396",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d8999bf150",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1397",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:52cb610117",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1398",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fb962b104e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1399",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 7series, audio, dma, mig, mig_7series_0"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a5f06368ac",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1400",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: 7series, audio, dma, mig, reset"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:12fa98f6ef",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1401",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5f24cdc073",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1402",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, xilinx"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:15ee71bf1e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1403",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:82d37bd726",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1404",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, fifo2audpwm, fifo2audpwm_0"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2883b290d4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1405",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9fabc90f32",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1406",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, generator"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:912d02f9e5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1407",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, reset"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c84f3ba0f4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1408",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, clock, dma, sys, sys_clock"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:5b9081a4c7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:axis2fifo",
    "attributes": {
      "match_id": "M-1409",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:07fe1e440c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:fifo2audpwm",
    "attributes": {
      "match_id": "M-1410",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, fifo2audpwm"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:afb887a50e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:COMP:tone_generator",
    "attributes": {
      "match_id": "M-1411",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: audio, dma, generator"
      ],
      "unmatched_aspects": [
        "100 MHz harici clock giriinden 2 k retilir",
        "Clk_Out1: 140.625 MHz (MIG reference clock)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-008"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:6ee3bd066a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:EVID:7acc4abb92",
    "attributes": {
      "match_id": "M-1412",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, clk"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:eb1b9ef002",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:EVID:dae48b2655",
    "attributes": {
      "match_id": "M-1413",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, mig"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e8c055b494",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-008",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-1414",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: audio, mig, reset"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8a50067cc9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:dma_reset",
    "attributes": {
      "match_id": "M-1415",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, reset"
      ],
      "unmatched_aspects": [
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e6e9551388",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1416",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bf63f58553",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-1417",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e738bcacc6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1418",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:11b7dc4ec3",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-1419",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:812b4ab66a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1420",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:991facfceb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1421",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, in, xilinx"
      ],
      "unmatched_aspects": [
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7017b4535e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1422",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1199ac0a5e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1423",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1b11ed9891",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1424",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, interconnect, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:3b5866a978",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1425",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:29207a2878",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-1426",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: clk, dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2d524bed93",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1427",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b3cd228b34",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1428",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:175c9ad511",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1429",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a3ed5a30f7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1430",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0e629c3e24",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1431",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, interconnect, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:fd234553d0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1432",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:754e58671b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1433",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='rst_mig_7series_0_81M' matched 'mig_7series_0'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ff02da3636",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1434",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='rst_mig_7series_0_81M' matched 'rst_mig_7series_0_81M'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:95054a3017",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1435",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9b1745f7bb",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1436",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dbc5144012",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1437",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, reset"
      ],
      "unmatched_aspects": [
        "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-009"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e46ba3f5d7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1438",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:8e92e5f3f2",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1439",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:81b29ad127",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1440",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:ab6bd5ddb4",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1441",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:b3da754caa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1442",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:da979e0e62",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-1443",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, in"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ba84e5f797",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:EVID:92cbaf588d",
    "attributes": {
      "match_id": "M-1444",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, interconnect"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:12c45a3f0a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-1445",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: axi, interconnect"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:2befbc34e4",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-009",
    "target": "PROJECT-A:EVID:bc363c9368",
    "attributes": {
      "match_id": "M-1446",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: mig, reset, rst"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:664ec87db0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1447",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a919981cde",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:dlmb_v10",
    "attributes": {
      "match_id": "M-1448",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1a596a8e5a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
    "attributes": {
      "match_id": "M-1449",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7bf61edae7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:ilmb_v10",
    "attributes": {
      "match_id": "M-1450",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:713aa7035c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:lmb_bram",
    "attributes": {
      "match_id": "M-1451",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9744278a0c",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1452",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:47646e4dd6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1453",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8f03062473",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1454",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dc7d234073",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1455",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e9fd543ded",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1456",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d53613b7b1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:clk_wiz_0",
    "attributes": {
      "match_id": "M-1457",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e20bb949a1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1458",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0425fd4026",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:mdm_1",
    "attributes": {
      "match_id": "M-1459",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='mdm_1' matched 'mdm_1'"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0594a88d60",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1460",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze, xilinx"
      ],
      "unmatched_aspects": [
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e849edd2b8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1461",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze, xilinx"
      ],
      "unmatched_aspects": [
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:12818062bc",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1462",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze, xilinx"
      ],
      "unmatched_aspects": [
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e0e9a61f4b",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1463",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze, xilinx"
      ],
      "unmatched_aspects": [
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ba5806d0a9",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1464",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:dc3b8ab293",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1465",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:a06f314af0",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1466",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ea8021436a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1467",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, xilinx"
      ],
      "unmatched_aspects": [
        "JTAG zerinden MicroBlaze debug eriimi salanr",
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:067c3c5270",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1468",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze"
      ],
      "unmatched_aspects": [
        "Program ykleme ve breakpoint destei mevcuttur"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-010"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:f63381f5ca",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1469",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:b99d0494be",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1470",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:b7c2f86dd5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:fifo2audpwm_0",
    "attributes": {
      "match_id": "M-1471",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:119a387956",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:reset",
    "attributes": {
      "match_id": "M-1472",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:fe9676bde5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-010",
    "target": "PROJECT-A:COMP:sys_clock",
    "attributes": {
      "match_id": "M-1473",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:clk_wiz_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:clk_wiz_0"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:42dd38e1a5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:get_gpio_data",
    "attributes": {
      "match_id": "M-1474",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, gpio"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:71782b5efa",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:uart_recv",
    "attributes": {
      "match_id": "M-1475",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, uart"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:818eb7b9ba",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:GPIO_IN",
    "attributes": {
      "match_id": "M-1476",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, gpio, gpio_in, in"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c3b4869e18",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:GPIO_OUT",
    "attributes": {
      "match_id": "M-1477",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, gpio, gpio_out, out"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:17ae23a173",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:axi_dma_0",
    "attributes": {
      "match_id": "M-1478",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma"
      ],
      "unmatched_aspects": [
        "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:10bdd51aab",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:axi_interconnect_0",
    "attributes": {
      "match_id": "M-1479",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma"
      ],
      "unmatched_aspects": [
        "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:e371200f1a",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:axi_uartlite_0",
    "attributes": {
      "match_id": "M-1480",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma"
      ],
      "unmatched_aspects": [
        "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:8e525b31a6",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:microblaze_0",
    "attributes": {
      "match_id": "M-1481",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'microblaze_0'"
      ],
      "unmatched_aspects": [
        "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:d4b6b22736",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
    "attributes": {
      "match_id": "M-1482",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'microblaze_0_axi_intc'"
      ],
      "unmatched_aspects": [
        "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:0ab73d17da",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
    "attributes": {
      "match_id": "M-1483",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: axi, dma, microblaze"
      ],
      "unmatched_aspects": [
        "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:1577341716",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
    "attributes": {
      "match_id": "M-1484",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze, xlconcat"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:ad213a33db",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:xlconcat_0",
    "attributes": {
      "match_id": "M-1485",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'xlconcat_0'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:b0da6a32f7",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:xlconcat_1",
    "attributes": {
      "match_id": "M-1486",
      "match_strategy": "exact_match",
      "match_evidence": [
        "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'xlconcat_1'"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:4a781ca142",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:microblaze_0_local_memory",
    "attributes": {
      "match_id": "M-1487",
      "match_strategy": "exact_or_token_match",
      "match_evidence": [
        "token overlap: dma, microblaze"
      ],
      "unmatched_aspects": [
        "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
      ]
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
          "req_id": "DMA-REQ-L2-011"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:c1272e6ca1",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:axis2fifo_0",
    "attributes": {
      "match_id": "M-1488",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:ec315236e5",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:fifo_generator_0",
    "attributes": {
      "match_id": "M-1489",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:c94ccb832e",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:mig_7series_0",
    "attributes": {
      "match_id": "M-1490",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:38fb5c262d",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
    "attributes": {
      "match_id": "M-1491",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:ff0c2e0ed8",
    "edge_type": "IMPLEMENTS",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:COMP:tone_generator_0",
    "attributes": {
      "match_id": "M-1492",
      "match_strategy": "structural_traversal",
      "match_evidence": [
        "Reached from PROJECT-A:COMP:GPIO_IN"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_dependency_graph",
          "component": "PROJECT-A:COMP:GPIO_IN"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "MEDIUM"
  },
  {
    "id": "E:12fd59e095",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:EVID:75d562fce2",
    "attributes": {
      "match_id": "M-1493",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, gpio, gpio_in, in"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:072490880e",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:EVID:b1fb3b0c4f",
    "attributes": {
      "match_id": "M-1494",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, gpio, gpio_out, out"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7364dc7caf",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:EVID:f10ccd164e",
    "attributes": {
      "match_id": "M-1495",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:67eb5becfb",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:EVID:c8c90f1c0c",
    "attributes": {
      "match_id": "M-1496",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:208e103a99",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:EVID:e4fe919ecc",
    "attributes": {
      "match_id": "M-1497",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, microblaze"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:9dc765bac6",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:EVID:3b94cfef3c",
    "attributes": {
      "match_id": "M-1498",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, microblaze, xlconcat"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:7ad6ca537a",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:EVID:a543daf5ae",
    "attributes": {
      "match_id": "M-1499",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, xlconcat, xlconcat_0"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  },
  {
    "id": "E:bd18c883c5",
    "edge_type": "VERIFIED_BY",
    "source": "STAGE3:DMA-REQ-L2-011",
    "target": "PROJECT-A:EVID:3b639eb7a7",
    "attributes": {
      "match_id": "M-1500",
      "match_strategy": "evidence_binding",
      "match_evidence": [
        "common tokens: dma, xlconcat, xlconcat_1"
      ],
      "unmatched_aspects": []
    },
    "provenance": {
      "stage": 4,
      "sources": [
        {
          "file": "stage2_evidence_nodes"
        }
      ],
      "timestamp": "2026-02-23T09:13:25Z"
    },
    "confidence": "HIGH"
  }
]
