# VerilogFromTruthTable
Converts .txt truth table into verilog module 
