********************************************************************
                            Global Net Report
********************************************************************
  
Product: Designer
Release: v11.9
Version: 11.9.0.4
Date: Sun Apr 21 19:47:52 2019
Design Name: TOP  Family: SmartFusion  Die: A2F200M3F  Package: 484 FBGA


Automatic Global Net Placement Result:
Status: Global net placement completed successfully


Global Nets Information:

        |-------------------------------------------------------------|
        |Global Nets                 |Loads                           |
        |-------------------------------------------------------------|
        |Name                        |Core      |IO        |RAM       |
        |-------------------------------------------------------------|
        |FAB_CLK                     |      747 |        0 |        0 |
        |-------------------------------------------------------------|
        |LED_VERILOG_0/bit_counter[3]|       66 |        0 |        0 |
        |-------------------------------------------------------------|
        |LED_VERILOG_0/bit_counter[4]|      134 |        0 |        0 |
        |-------------------------------------------------------------|
        |LED_VERILOG_0/bit_counter[5]|      254 |        0 |        0 |
        |-------------------------------------------------------------|

Summary of Global Net Placement:

        |--------------------------------------------------------------------------------|
        |Global Net                  |Assignment          |Violation                     |
        |--------------------------------------------------------------------------------|
        |FAB_CLK                     |MIDDLE_LEFT         |                              |
        |--------------------------------------------------------------------------------|
        |LED_VERILOG_0/bit_counter[3]|MIDDLE_RIGHT        |                              |
        |--------------------------------------------------------------------------------|
        |LED_VERILOG_0/bit_counter[4]|MIDDLE_RIGHT        |                              |
        |--------------------------------------------------------------------------------|
        |LED_VERILOG_0/bit_counter[5]|MIDDLE_RIGHT        |                              |
        |--------------------------------------------------------------------------------|
