<module name="TIMESYNC_INTRTR0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="TIMESYNC_INTRTR0_PID" acronym="TIMESYNC_INTRTR0_PID" offset="0x0" width="32" description="Description: Peripheral identification register. Uniquely identifies the module and its specific revision.">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x66947900" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="TIMESYNC_INTRTR0_MUXCNTL_y" acronym="TIMESYNC_INTRTR0_MUXCNTL_y" offset="0x4" width="32" description="Description: Event mux control register. Offset = 4h + (y * 4h); where y = 0h to 27h.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="Reserved" range="" rwaccess="RW"/>
    <bitfield id="ENABLE" width="6" begin="5" end="0" resetval="0x0" description="Mux control for event N" range="" rwaccess="RW"/>
  </register>
</module>
