/* 
* _LWRM_COPYRIGHT_BEGIN_
*
* Copyright 2001-2003 by LWPU Corporation.  All rights reserved.  All
* information contained herein is proprietary and confidential to LWPU
* Corporation.  Any use, reproduction, or disclosure without the written
* permission of LWPU Corporation is prohibited.
*
* _LWRM_COPYRIGHT_END_
*/


/***************************************************************************\
* This header is created by the Ref2H tool                                  *
* Manually editing it might render the <Ref2H> diff capabilities impaired   *
\***************************************************************************/

/***************************************************************************\
* Registers commented out are common and exist in the master ref header     *
\***************************************************************************/


#ifndef _DEV_BUS_H_
#define _DEV_BUS_H_

#define LW_MEMORY                             0xFFFFFFFF:0x00000000 /* RW--D */
#define LW_IO                                 0xFFFFFFFF:0x00000000 /* RW--D */
#define LW_CONFIG                             0x000000FF:0x00000000 /* RW--D */
#define LW_EXPROM                             0x0001FFFF:0x00000000 /* R---D */
#define LW_SPACE                              0x01FFFFFF:0x00000000 /* RW--D */
#define LW_RSPACE                             0x00FFFFFF:0x00000000 /* RW--D */
#define LW_MSPACE                             0x1FFFFFFF:0x00000000 /* RW--D */
#define LW_ISPACE                             0x00FFFFFF:0x00000000 /* RW--D */
#define LW_PBUS                               0x00001FFF:0x00001000 /* RW--D */
#define LW_PBUS_DEBUG_0                                  0x00001080 /* RW-4R */
#define LW_PBUS_DEBUG_0_FBIO_SPARE                             31:0 /* RWIUF */
#define LW_PBUS_DEBUG_0_FBIO_SPARE_INIT                  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1                                  0x00001084 /* RW-4R */
#define LW_PBUS_DEBUG_1_PCIM_THROTTLE                           0:0 /* RWIVF */
#define LW_PBUS_DEBUG_1_PCIM_THROTTLE_DISABLED           0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIM_THROTTLE_ENABLED            0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_1_PCIM_CMD                                1:1 /* RWIVF */
#define LW_PBUS_DEBUG_1_PCIM_CMD_SIZE_BASED              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_PCIM_CMD_MRL_ONLY                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_HASH_DECODE                             2:2 /* RWIVF */
#define LW_PBUS_DEBUG_1_HASH_DECODE_1FF                  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_HASH_DECODE_2FF                  0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_AGPM_CMD                                4:3 /* RWIVF */
#define LW_PBUS_DEBUG_1_AGPM_CMD_HP_ON_1ST               0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_1_AGPM_CMD_LP_ONLY                 0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_1_AGPM_CMD_HP_ONLY                 0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIS_WRITE                              5:5 /* RWIVF */
#define LW_PBUS_DEBUG_1_PCIS_WRITE_0_CYCLE               0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIS_WRITE_1_CYCLE               0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_1_PCIS_2_1                                6:6 /* RWIVF */
#define LW_PBUS_DEBUG_1_PCIS_2_1_DISABLED                0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIS_2_1_ENABLED                 0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_1_BIT7_SPARE                              7:7 /* RWIVF */
#define LW_PBUS_DEBUG_1_BIT7_SPARE_DISABLED              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_BIT7_SPARE_ENABLED               0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIS_RD_BURST                           8:8 /* RWIVF */
#define LW_PBUS_DEBUG_1_PCIS_RD_BURST_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_PCIS_RD_BURST_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIS_WR_BURST                           9:9 /* RWIVF */
#define LW_PBUS_DEBUG_1_PCIS_WR_BURST_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_PCIS_WR_BURST_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIS_EARLY_RTY                        10:10 /* RWIVF */
#define LW_PBUS_DEBUG_1_PCIS_EARLY_RTY_DISABLED          0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIS_EARLY_RTY_ENABLED           0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_1_PCIS_CPUQ                             12:12 /* RWIVF */
#define LW_PBUS_DEBUG_1_PCIS_CPUQ_DISABLED               0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_1_PCIS_CPUQ_ENABLED                0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_1_DPSH_DECODE                           13:13 /* RWIVF */
#define LW_PBUS_DEBUG_1_DPSH_DECODE_LW4                  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_DPSH_DECODE_LW3                  0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_BIT14_SPARE                           14:14 /* RWIVF */
#define LW_PBUS_DEBUG_1_BIT14_SPARE_DISABLED             0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_BIT14_SPARE_ENABLED              0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_AGPFW_DWOD                            15:15 /* RWIVF */
#define LW_PBUS_DEBUG_1_AGPFW_DWOD_DISABLED              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_AGPFW_DWOD_ENABLED               0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_OPENGL                                16:16 /* R--VF */
#define LW_PBUS_DEBUG_1_OPENGL_OFF                       0x00000000 /* R---V */
#define LW_PBUS_DEBUG_1_OPENGL_ON                        0x00000001 /* R---V */
#define LW_PBUS_DEBUG_1_AGPSTOP                               17:17 /* RWIVF */
#define LW_PBUS_DEBUG_1_AGPSTOP_DISABLED                 0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_AGPSTOP_ENABLED                  0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_ACQUIRE_TIMEOUT                       18:18 /* RWIVF */
#define LW_PBUS_DEBUG_1_ACQUIRE_TIMEOUT_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_ACQUIRE_TIMEOUT_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_AGPBUSY                               20:19 /* RWIVF */
#define LW_PBUS_DEBUG_1_AGPBUSY_DISABLED                 0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_AGPBUSY_AUTO                     0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_AGPBUSY_ENABLED                  0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_1_AGPBUSY_AUTO_OR_INT              0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_1_AGPFW_ADIS                            21:21 /* RWIVF */
#define LW_PBUS_DEBUG_1_AGPFW_ADIS_ENABLED               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_AGPFW_ADIS_DISABLED              0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_IDDQ                                  22:22 /* RWIVF */
#define LW_PBUS_DEBUG_1_IDDQ_ZERO                        0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_IDDQ_ONE                         0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_SINGLE_PCLK                           23:23 /* RWIVF */
#define LW_PBUS_DEBUG_1_SINGLE_PCLK_DISABLED             0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_SINGLE_PCLK_ENABLED              0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_AGPSTOPCLK                            24:24 /* RWIVF */
#define LW_PBUS_DEBUG_1_AGPSTOPCLK_DISABLED              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_AGPSTOPCLK_ENABLED               0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_AGP_DIN_SEL_SRC                       25:25 /* RWIVF */
#define LW_PBUS_DEBUG_1_AGP_DIN_SEL_SRC_HOST             0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_AGP_DIN_SEL_SRC_ADSTB            0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_PLL_PWRDWN                            26:26 /* RWIVF */
#define LW_PBUS_DEBUG_1_PLL_PWRDWN_DISABLE               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_PLL_PWRDWN_ENABLE                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_PLL_STOPCLK                           27:27 /* RWIVF */
#define LW_PBUS_DEBUG_1_PLL_STOPCLK_DISABLE              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_PLL_STOPCLK_ENABLE               0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_DISP_MIRROR                           28:28 /* RWIVF */
#define LW_PBUS_DEBUG_1_DISP_MIRROR_DISABLE              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_DISP_MIRROR_ENABLE               0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_CORE_SLOWDWN                          30:29 /* RWIVF */
#define LW_PBUS_DEBUG_1_CORE_SLOWDWN_DISABLE             0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_1_CORE_SLOWDWN_ENABLE              0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_1_LW11                                  31:31 /* R-IVF */
#define LW_PBUS_DEBUG_1_LW11_DISABLED                    0x00000000 /* R---V */
#define LW_PBUS_DEBUG_1_LW11_ENABLED                     0x00000001 /* R---V */
#define LW_PBUS_DEBUG_2                                  0x00001088 /* RW-4R */
#define LW_PBUS_DEBUG_2_AGP_VREF                                0:0 /* RWIVF */
#define LW_PBUS_DEBUG_2_AGP_VREF_DISABLED                0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_2_AGP_VREF_ENABLED                 0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_2_AGP_VREF_15                             1:1 /* RWIVF */
#define LW_PBUS_DEBUG_2_AGP_VREF_15_DISABLED             0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_2_AGP_VREF_15_ENABLED              0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_2_AGP_VDDQ_LEVEL                          2:2 /* R--VF */
#define LW_PBUS_DEBUG_2_AGP_VDDQ_LEVEL_15                0x00000000 /* R---V */
#define LW_PBUS_DEBUG_2_AGP_VDDQ_LEVEL_33                0x00000001 /* R---V */
#define LW_PBUS_DEBUG_2_AGP_ESCH                                3:3 /* RWIVF */
#define LW_PBUS_DEBUG_2_AGP_ESCH_DISABLED                0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_2_AGP_ESCH_ENABLED                 0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_2_AGP_SB_STB_DELAY                        9:4 /* RWIUF */
#define LW_PBUS_DEBUG_2_AGP_SB_STB_DELAY_34              0x00000022 /* RWI-V */
#define LW_PBUS_DEBUG_2_AGP_AD_STB_DSE                        12:12 /* RWIVF */
#define LW_PBUS_DEBUG_2_AGP_AD_STB_DSE_OFF               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_2_AGP_AD_STB_DSE_ON                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_2_SAGP_VREF                             16:16 /* RWIVF */
#define LW_PBUS_DEBUG_2_SAGP_VREF_DISABLED               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_2_SAGP_VREF_ENABLED                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_2_SAGP_VDDQ_LEVEL                       17:17 /* R--VF */
#define LW_PBUS_DEBUG_2_SAGP_VDDQ_LEVEL_15               0x00000000 /* R---V */
#define LW_PBUS_DEBUG_2_SAGP_VDDQ_LEVEL_33               0x00000001 /* R---V */
#define LW_PBUS_DEBUG_2_SAGP_ESCH                             19:19 /* RWIVF */
#define LW_PBUS_DEBUG_2_SAGP_ESCH_DISABLED               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_2_SAGP_ESCH_ENABLED                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_2_SDSP_VREF                             20:20 /* RWIVF */
#define LW_PBUS_DEBUG_2_SDSP_VREF_DISABLED               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_2_SDSP_VREF_ENABLED                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_2_SDSP_3V                               21:21 /* RWIVF */
#define LW_PBUS_DEBUG_2_SDSP_3V_DISABLED                 0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_2_SDSP_3V_ENABLED                  0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_2_SDSP_DDR2                             22:22 /* RWIVF */
#define LW_PBUS_DEBUG_2_SDSP_DDR2_DISABLED               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_2_SDSP_DDR2_ENABLED                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3                                  0x0000108C /* RW-4R */
#define LW_PBUS_DEBUG_3_AGP_MAX_SIZE                            1:0 /* RWIVF */
#define LW_PBUS_DEBUG_3_AGP_MAX_SIZE_UNLIMITED           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_3_AGP_MAX_SIZE_32_BYTES            0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_MAX_SIZE_64_BYTES            0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_RBF_OVERFLOW                        2:2 /* RWIVF */
#define LW_PBUS_DEBUG_3_AGP_RBF_OVERFLOW_CLEAR           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_3_AGP_RBF_OVERFLOW_DETECTED        0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_WBF_OVERFLOW                        3:3 /* RWIVF */
#define LW_PBUS_DEBUG_3_AGP_WBF_OVERFLOW_CLEAR           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_3_AGP_WBF_OVERFLOW_DETECTED        0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK                            7:4 /* RWIVF */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_66MHZ         0x00000005 /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_73MHZ         0x00000006 /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_80MHZ         0x00000007 /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_87MHZ         0x00000008 /* RWI-V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_94MHZ         0x00000009 /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_100MHZ        0x0000000A /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_106MHZ        0x0000000B /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_113MHZ        0x0000000C /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_120MHZ        0x0000000D /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_126MHZ        0x0000000E /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_4X_LWCLK_ABOVE_133MHZ        0x0000000F /* RW--V */
#define LW_PBUS_DEBUG_3_AGP_DBI_WRITE                           8:8 /* RWIVF */
#define LW_PBUS_DEBUG_3_AGP_DBI_WRITE_ENABLED            0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_3_AGP_DBI_WRITE_DISABLED           0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_GFX_AGP                           17:16 /* RWIVF */
#define LW_PBUS_DEBUG_3_PRI_GFX_AGP_HIGH                 0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_GFX_AGP_MIDHIGH              0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_3_PRI_GFX_AGP_MIDLOW               0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_GFX_AGP_LOW                  0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_GFX_PCI                           19:18 /* RWIVF */
#define LW_PBUS_DEBUG_3_PRI_GFX_PCI_HIGH                 0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_GFX_PCI_MIDHIGH              0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_GFX_PCI_MIDLOW               0x00000002 /* RWI-V */
#define LW_PBUS_DEBUG_3_PRI_GFX_PCI_LOW                  0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_FRWR_HI                           21:20 /* RWIVF */
#define LW_PBUS_DEBUG_3_PRI_FRWR_HI_HIGH                 0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_3_PRI_FRWR_HI_MIDHIGH              0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_FRWR_HI_MIDLOW               0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_FRWR_HI_LOW                  0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_FRWR_LO                           23:22 /* RWIVF */
#define LW_PBUS_DEBUG_3_PRI_FRWR_LO_HIGH                 0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_FRWR_LO_MIDHIGH              0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_FRWR_LO_MIDLOW               0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_3_PRI_FRWR_LO_LOW                  0x00000003 /* RWI-V */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_GFX                         25:24 /* RWIVF */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_GFX_1                  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_GFX_2                  0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_GFX_4                  0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_GFX_8                  0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_FRWR                        27:26 /* RWIVF */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_FRWR_1                 0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_FRWR_2                 0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_FRWR_4                 0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_3_ARB_RRGNT_FRWR_8                 0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_3_ARB_PCIORDER                          28:28 /* RWIVF */
#define LW_PBUS_DEBUG_3_ARB_PCIORDER_DISABLE             0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_3_ARB_PCIORDER_ENABLE              0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_3_RESERVED                              31:29 /* RWIVF */
#define LW_PBUS_DEBUG_3_RESERVED_0                       0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4                                  0x00001098 /* RW-4R */
#define LW_PBUS_DEBUG_4_FORCE_IDDQ_EN                           0:0 /* RWIVF */
#define LW_PBUS_DEBUG_4_FORCE_IDDQ_EN_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_FORCE_IDDQ_EN_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_POWER_STATE_D1D2_WR                     1:1 /* RWIVF */
#define LW_PBUS_DEBUG_4_POWER_STATE_D1D2_WR_DISABLED     0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_POWER_STATE_D1D2_WR_ENABLED      0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_AGPBUSY_OPEN_COLLECTOR                  2:2 /* RWIVF */
#define LW_PBUS_DEBUG_4_AGPBUSY_OPEN_COLLECTOR_DISABLED  0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_4_AGPBUSY_OPEN_COLLECTOR_ENABLED   0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_4_SEQ                                     3:3 /* RWIVF */
#define LW_PBUS_DEBUG_4_SEQ_DISABLED                     0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_SEQ_ENABLED                      0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_SEQ_READ                                4:4 /* RWIVF */
#define LW_PBUS_DEBUG_4_SEQ_READ_ORIG                    0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_SEQ_READ_OVERRIDE                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_GFXCORE_CLK_EN                          5:5 /* RWIVF */
#define LW_PBUS_DEBUG_4_GFXCORE_CLK_EN_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_GFXCORE_CLK_EN_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_MDCORE_CLK_EN                           6:6 /* RWIVF */
#define LW_PBUS_DEBUG_4_MDCORE_CLK_EN_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_MDCORE_CLK_EN_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_BOND_OPTION                            16:7 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_OPENGL                             7:7 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_OPENGL_DISABLE              0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_OPENGL_ENABLE               0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_SPREAD                             8:8 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_SPREAD_DISABLE              0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_SPREAD_ENABLE               0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_MACROVISION                        9:9 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_MACROVISION_DISABLE         0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_MACROVISION_ENABLE          0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_IDCT                             10:10 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_IDCT_DISABLE                0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_IDCT_ENABLE                 0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_FB_CONFIG                        12:11 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_FB_CONFIG_ALL               0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_FB_CONFIG_128DDR            0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_FB_CONFIG_NOT_64SDR         0x00000002 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_FB_SIZE                          14:13 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_FB_SIZE_ALL                 0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_FB_SIZE_64MB                0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_FB_SIZE_32MB                0x00000002 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_FB_SIZE_128MB               0x00000003 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE                     16:15 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE_STANDARD       0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE_SQUISH         0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE_MAP            0x00000002 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE0                    15:15 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE0_STD_OR_MAP    0x00000000 /* R-C-V */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE0_SQUISH_OR_RES 0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE1                    16:16 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE1_STD_OR_SQUISH 0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_PACKAGE_TYPE1_MAP_OR_RES    0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_VGAIO_THROTTLE                        17:17 /* RWIVF */
#define LW_PBUS_DEBUG_4_VGAIO_THROTTLE_DISABLED          0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_4_VGAIO_THROTTLE_ENABLED           0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_4_AGP_QUEUE_RESET_ENABLE                18:18 /* RWIVF */
#define LW_PBUS_DEBUG_4_AGP_QUEUE_RESET_ENABLE_DISABLED  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_AGP_QUEUE_RESET_ENABLE_ENABLED   0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_READ_ROM_STRAP_MASKS                  19:19 /* RWIVF */
#define LW_PBUS_DEBUG_4_READ_ROM_STRAP_MASKS_DISABLED    0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_4_READ_ROM_STRAP_MASKS_ENABLED     0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_4_FIFO_CCDONE                           20:20 /* RWIVF */
#define LW_PBUS_DEBUG_4_FIFO_CCDONE_POSTAT               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_FIFO_CCDONE_LEGACY               0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_SUBSYSTEM_ID_LOCK                     21:21 /* RWIVF */
#define LW_PBUS_DEBUG_4_SUBSYSTEM_ID_LOCK_DISABLED       0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_SUBSYSTEM_ID_LOCK_ENABLED        0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_CHECK_ROM_DATA_CHECKSUM               22:22 /* RWIVF */
#define LW_PBUS_DEBUG_4_CHECK_ROM_DATA_CHECKSUM_DISABLED 0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_4_CHECK_ROM_DATA_CHECKSUM_ENABLED  0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_4_ROM_DATA_CHECKSUM                     23:23 /* R--VF */
#define LW_PBUS_DEBUG_4_ROM_DATA_CHECKSUM_NOTVALID       0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_ROM_DATA_CHECKSUM_VALID          0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_C1_GET_NEXT_FIX                       24:24 /* RWIVF */
#define LW_PBUS_DEBUG_4_C1_GET_NEXT_FIX_DISABLED         0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_4_C1_GET_NEXT_FIX_ENABLED          0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_4_BOND_HDCP                             25:25 /* R--VF */
#define LW_PBUS_DEBUG_4_BOND_HDCP_DISABLE                0x00000000 /* R---V */
#define LW_PBUS_DEBUG_4_BOND_HDCP_ENABLE                 0x00000001 /* R---V */
#define LW_PBUS_DEBUG_4_SPARE                                 26:26 /* RWIVF */
#define LW_PBUS_DEBUG_4_OPTIMIZE_RBISTARTUP                   27:27 /* RWIVF */
#define LW_PBUS_DEBUG_4_OPTIMIZE_RBISTARTUP_DISABLED     0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_4_OPTIMIZE_RBISTARTUP_ENABLED      0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_4_RBISTARTUP                            31:28 /* RWIVF */
#define LW_PBUS_DEBUG_4_RBISTARTUP_INIT                  0x00000002 /* RWI-V */
#define LW_PBUS_DEBUG_4_RBISTARTUP_MAX                   0x0000000f /* RW--V */
#define LW_PBUS_DEBUG_4_RBISTARTUP__PROD                 0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_5                                  0x000010EC /* RW-4R */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD                           3:0 /* RWXVF */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_0MS                0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_1MS                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_2MS                0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_4MS                0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_8MS                0x00000004 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_16MS               0x00000005 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_32MS               0x00000006 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_64MS               0x00000007 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_128MS              0x00000008 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_256MS              0x00000009 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_512MS              0x0000000a /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_PERIOD_DISABLED           0x0000000f /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_FIXED_PD                         8:4 /* RWIVF */
#define LW_PBUS_DEBUG_5_AGPCAL_FIXED_PD_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_5_AGPCAL_FIXED_PD_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_FIXED_PU                       14:10 /* RWIVF */
#define LW_PBUS_DEBUG_5_AGPCAL_FIXED_PU_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_5_AGPCAL_FIXED_PU_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_USE_FIXED                      16:16 /* RWIVF */
#define LW_PBUS_DEBUG_5_AGPCAL_USE_FIXED_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_5_AGPCAL_USE_FIXED_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_ON_RESUME                      17:17 /* RWIVF */
#define LW_PBUS_DEBUG_5_AGPCAL_ON_RESUME_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_5_AGPCAL_ON_RESUME_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_1X2XAGP2                       18:18 /* RWIVF */
#define LW_PBUS_DEBUG_5_AGPCAL_1X2XAGP2_CONSTANT         0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_5_AGPCAL_1X2XAGP2_COMPUTED         0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMP                           19:19 /* RW-VF */
#define LW_PBUS_DEBUG_5_AGPCAL_COMP_ILWALID              0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMP_VALID                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PD                    24:20 /* R--VF */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PD_MIN           0x00000000 /* R---V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PD_MAX           0x0000001f /* R---V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PD_3V            0x00000019 /* R---V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PD_1X2XAGP2      0x0000001f /* R---V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PU                    30:26 /* R--VF */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PU_MIN           0x00000000 /* R---V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PU_MAX           0x0000001f /* R---V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PU_3V            0x0000000f /* R---V */
#define LW_PBUS_DEBUG_5_AGPCAL_COMPUTED_PU_1X2XAGP2      0x00000013 /* R---V */
#define LW_PBUS_DEBUG_6                                  0x00001520 /* RW-4R */
#define LW_PBUS_DEBUG_6_AGPCAL_STRENGTH                         4:0 /* RWXVF */
#define LW_PBUS_DEBUG_6_AGPCAL_STRENGTH_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_6_AGPCAL_STRENGTH_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DEBUG_6_AGPCAL_TESTMODE                         8:8 /* RWXVF */
#define LW_PBUS_DEBUG_6_AGPCAL_TESTMODE_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_6_AGPCAL_TESTMODE_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_6_AGPCAL_PD_STATUS                      10:10 /* R--VF */
#define LW_PBUS_DEBUG_6_AGPCAL_PD_STATUS_READY           0x00000000 /* R---V */
#define LW_PBUS_DEBUG_6_AGPCAL_PD_STATUS_NOT_READY       0x00000001 /* R---V */
#define LW_PBUS_DEBUG_6_AGPCAL_PU_STATUS                      11:11 /* R--VF */
#define LW_PBUS_DEBUG_6_AGPCAL_PU_STATUS_NOT_READY       0x00000000 /* R---V */
#define LW_PBUS_DEBUG_6_AGPCAL_PU_STATUS_READY           0x00000001 /* R---V */
#define LW_PBUS_DEBUG_6_AGPCAL_MINCAL_PD                      16:12 /* RWXVF */
#define LW_PBUS_DEBUG_6_AGPCAL_MINCAL_PD_MIN             0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_6_AGPCAL_MINCAL_PD_MAX             0x0000001f /* RW--V */
#define LW_PBUS_DEBUG_6_AGPCAL_MAXCAL_PD                      21:17 /* RWXVF */
#define LW_PBUS_DEBUG_6_AGPCAL_MAXCAL_PD_MIN             0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_6_AGPCAL_MAXCAL_PD_MAX             0x0000001f /* RWI-V */
#define LW_PBUS_DEBUG_6_AGPCAL_MINCAL_PU                      26:22 /* RWXVF */
#define LW_PBUS_DEBUG_6_AGPCAL_MINCAL_PU_MIN             0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_6_AGPCAL_MINCAL_PU_MAX             0x0000001f /* RW--V */
#define LW_PBUS_DEBUG_6_AGPCAL_MAXCAL_PU                      31:27 /* RWXVF */
#define LW_PBUS_DEBUG_6_AGPCAL_MAXCAL_PU_MIN             0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_6_AGPCAL_MAXCAL_PU_MAX             0x0000001f /* RWI-V */
#define LW_PBUS_DEBUG_7                                  0x00001524 /* RW-4R */
#define LW_PBUS_DEBUG_7_GPIO_INTR_EN                            9:0 /* RWXVF */
#define LW_PBUS_DEBUG_7_GPIO_INTR_EN_NONE                0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_7_GPIO_IB                               25:16 /* R--VF */
#define LW_PBUS_BONDOP                                   0x00001528 /* R--4R */
#define LW_PBUS_BONDOP_SPARE1                                   6:0 /* R--VF */
#define LW_PBUS_BONDOP_OPENGL                                   7:7 /* R--VF */
#define LW_PBUS_BONDOP_OPENGL_DISABLE                    0x00000000 /* R---V */
#define LW_PBUS_BONDOP_OPENGL_ENABLE                     0x00000001 /* R---V */
#define LW_PBUS_BONDOP_SPREAD                                   8:8 /* R--VF */
#define LW_PBUS_BONDOP_SPREAD_DISABLE                    0x00000000 /* R---V */
#define LW_PBUS_BONDOP_SPREAD_ENABLE                     0x00000001 /* R---V */
#define LW_PBUS_BONDOP_MACROVISION                              9:9 /* R--VF */
#define LW_PBUS_BONDOP_MACROVISION_DISABLE               0x00000000 /* R---V */
#define LW_PBUS_BONDOP_MACROVISION_ENABLE                0x00000001 /* R---V */
#define LW_PBUS_BONDOP_IDCT                                   10:10 /* R--VF */
#define LW_PBUS_BONDOP_IDCT_DISABLE                      0x00000000 /* R---V */
#define LW_PBUS_BONDOP_IDCT_ENABLE                       0x00000001 /* R---V */
#define LW_PBUS_BONDOP_FB_CONFIG                              12:11 /* R--VF */
#define LW_PBUS_BONDOP_FB_CONFIG_ALL                     0x00000000 /* R---V */
#define LW_PBUS_BONDOP_FB_CONFIG_128DDR                  0x00000001 /* R---V */
#define LW_PBUS_BONDOP_FB_CONFIG_NOT_64SDR               0x00000002 /* R---V */
#define LW_PBUS_BONDOP_FB_SIZE                                14:13 /* R--VF */
#define LW_PBUS_BONDOP_FB_SIZE_ALL                       0x00000000 /* R---V */
#define LW_PBUS_BONDOP_FB_SIZE_64MB                      0x00000001 /* R---V */
#define LW_PBUS_BONDOP_FB_SIZE_32MB                      0x00000002 /* R---V */
#define LW_PBUS_BONDOP_FB_SIZE_128MB                     0x00000003 /* R---V */
#define LW_PBUS_BONDOP_PACKAGE_TYPE                           16:15 /* R--VF */
#define LW_PBUS_BONDOP_PACKAGE_TYPE_STANDARD             0x00000000 /* R---V */
#define LW_PBUS_BONDOP_PACKAGE_TYPE_SQUISH               0x00000001 /* R---V */
#define LW_PBUS_BONDOP_PACKAGE_TYPE_MAP                  0x00000002 /* R---V */
#define LW_PBUS_BONDOP_PACKAGE_TYPE0                          15:15 /* R--VF */
#define LW_PBUS_BONDOP_PACKAGE_TYPE0_STD_OR_MAP          0x00000000 /* R-C-V */
#define LW_PBUS_BONDOP_PACKAGE_TYPE0_SQUISH_OR_RES       0x00000001 /* R---V */
#define LW_PBUS_BONDOP_PACKAGE_TYPE1                          16:16 /* R--VF */
#define LW_PBUS_BONDOP_PACKAGE_TYPE1_STD_OR_SQUISH       0x00000000 /* R---V */
#define LW_PBUS_BONDOP_PACKAGE_TYPE1_MAP_OR_RES          0x00000001 /* R---V */
#define LW_PBUS_BONDOP_SPARE2                                 31:17 /* R--VF */
#define LW_PBUS_DEBUG_8                                  0x00001530 /* RW-4R */
#define LW_PBUS_DEBUG_8_PRI_TIMEOUT                             3:0 /* RWXVF */
#define LW_PBUS_DEBUG_8_PRI_TIMEOUT_MIN                  0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_8_PRI_TIMEOUT_MAX                  0x0000000f /* RWI-V */
#define LW_PBUS_DEBUG_8_PRI_TIMEOUT_EN                          4:4 /* RWXVF */
#define LW_PBUS_DEBUG_8_PRI_TIMEOUT_EN_DISABLED          0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_8_PRI_TIMEOUT_EN_ENABLED           0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_8_PRI_TIMEOUT_EN_PROD              0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_8_BUS_MASTER_TIMEOUT                      5:5 /* RWXVF */
#define LW_PBUS_DEBUG_8_BUS_MASTER_TIMEOUT_DISABLED      0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_8_BUS_MASTER_TIMEOUT_ENABLED       0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_8_BUS_MASTER_TIMEOUT_PROD          0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_8_BUS_MASTER_TIMEOUT_VAL                  6:6 /* RWXVF */
#define LW_PBUS_DEBUG_8_BUS_MASTER_TIMEOUT_VAL_SHORT     0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_8_BUS_MASTER_TIMEOUT_VAL_LONG      0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_8_BUS_MASTER_TIMEOUT_VAL_PROD      0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_8_SPARE                                  31:7 /* RWIVF */
#define LW_PBUS_DEBUG_8_SPARE_DEFAULT                    0x00000000 /* RWI-V */
#define LW_PBUS_FS                                       0x00001540 /* RW-4R */
#define LW_PBUS_FS_SHD_ENABLE                                   7:0 /* RWIVF */
#define LW_PBUS_FS_SHD_ENABLE_DEFAULT                    0x0000000f /* RWI-V */
#define LW_PBUS_FS_VPE_ENABLE                                  15:8 /* RWIVF */
#define LW_PBUS_FS_VPE_ENABLE_DEFAULT                    0x0000003f /* RWI-V */
#define LW_PBUS_FS_SPARE                                      31:16 /* RWIVF */
#define LW_PBUS_FS_SPARE_DEFAULT                         0x00000001 /* RWI-V */
#define LW_PBUS_FB_PAGEMAP                               0x00001550 /* RW-4R */
#define LW_PBUS_FB_PAGEMAP_ENTRY0                               3:0 /* RWIVF */
#define LW_PBUS_FB_PAGEMAP_ENTRY0_DEFAULT                0x00000000 /* RWI-V */
#define LW_PBUS_FB_PAGEMAP_ENTRY1                               7:4 /* RWIVF */
#define LW_PBUS_FB_PAGEMAP_ENTRY1_DEFAULT                0x00000001 /* RWI-V */
#define LW_PBUS_FB_PAGEMAP_ENTRY2                              11:8 /* RWIVF */
#define LW_PBUS_FB_PAGEMAP_ENTRY2_DEFAULT                0x00000002 /* RWI-V */
#define LW_PBUS_FB_PAGEMAP_ENTRY3                             15:12 /* RWIVF */
#define LW_PBUS_FB_PAGEMAP_ENTRY3_DEFAULT                0x00000003 /* RWI-V */
#define LW_PBUS_FB_PAGEMAP_ENTRY4                             19:16 /* RWIVF */
#define LW_PBUS_FB_PAGEMAP_ENTRY4_DEFAULT                0x00000004 /* RWI-V */
#define LW_PBUS_FB_PAGEMAP_ENTRY5                             23:20 /* RWIVF */
#define LW_PBUS_FB_PAGEMAP_ENTRY5_DEFAULT                0x00000005 /* RWI-V */
#define LW_PBUS_FB_PAGEMAP_ENTRY6                             27:24 /* RWIVF */
#define LW_PBUS_FB_PAGEMAP_ENTRY6_DEFAULT                0x00000006 /* RWI-V */
#define LW_PBUS_FB_PAGEMAP_ENTRY7                             31:28 /* RWIVF */
#define LW_PBUS_FB_PAGEMAP_ENTRY7_DEFAULT                0x00000007 /* RWI-V */
#define LW_PBUS_DEBUG_READ_1                             0x00001270 /* R--4R */
#define LW_PBUS_DEBUG_READ_2                             0x00001274 /* R--4R */
#define LW_PBUS_DEBUG_CTL                                0x00001090 /* RW-4R */
#define LW_PBUS_DEBUG_CTL_MODE                                  0:0 /* RWIVF */
#define LW_PBUS_DEBUG_CTL_MODE_DISABLED                  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTL_MODE_ENABLED                   0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_CTL_READ_SELECT                           4:4 /* RWIVF */
#define LW_PBUS_DEBUG_CTL_READ_SELECT_0                  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTL_READ_SELECT_1                  0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_READ                               0x00001094 /* R--4R */
#define LW_PBUS_DEBUG_READ_VDDQ_SEL_SAGP1                     18:18 /* R-XUF */
#define LW_PBUS_DEBUG_READ_VDDQ_SEL_SAGP0                     17:17 /* R-XUF */
#define LW_PBUS_DEBUG_READ_VDDQ_SEL_AGP                       16:16 /* R-XUF */
#define LW_PBUS_DEBUG_READ_DATA                                15:0 /* R-XUF */
#define LW_PBUS_DEBUG_HOST                               0x0000109C /* RW-4R */
#define LW_PBUS_DEBUG_HOST_SEL                                  4:0 /* RWXUF */
#define LW_PBUS_DEBUG_SEL_0                              0x000010A0 /* RW-4R */
#define LW_PBUS_DEBUG_SEL_0_X                                   3:0 /* RWXUF */
#define LW_PBUS_DEBUG_SEL_1                              0x000010A4 /* RW-4R */
#define LW_PBUS_DEBUG_SEL_1_X                                   3:0 /* RWXUF */
#define LW_PBUS_DEBUG_SEL_2                              0x000010A8 /* RW-4R */
#define LW_PBUS_DEBUG_SEL_2_X                                   3:0 /* RWXUF */
#define LW_PBUS_DEBUG_SEL_3                              0x000010AC /* RW-4R */
#define LW_PBUS_DEBUG_SEL_3_SWAP                                0:0 /* RWXUF */
#define LW_PBUS_DEBUG_SEL_3_SWAP_NORMAL                  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_SEL_3_SWAP_7_0_15_8                0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_SEL_3_X                                   3:0 /* RWXUF */
#define LW_PBUS_DEBUG_AGPPLL                             0x000010C0 /* RW-4R */
#define LW_PBUS_DEBUG_AGPPLL_COEFF_MDIV                         7:0 /* RWIUF */
#define LW_PBUS_DEBUG_AGPPLL_COEFF_MDIV_1                0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_AGPPLL_COEFF_NDIV                        15:8 /* RWIUF */
#define LW_PBUS_DEBUG_AGPPLL_COEFF_NDIV_4                0x00000004 /* RWI-V */
#define LW_PBUS_DEBUG_AGPPLL_SETUP                            24:16 /* RWIUF */
#define LW_PBUS_DEBUG_AGPPLL_SETUP_DEFAULT               0x0000011C /* RWI-V */
#define LW_PBUS_DEBUG_AGPPLL_PWRDWN                           28:28 /* RWIVF */
#define LW_PBUS_DEBUG_AGPPLL_PWRDWN_ON                   0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_AGPPLL_PWRDWN_OFF                  0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_AGPPLL_STATUS                           31:31 /* R--VF */
#define LW_PBUS_DEBUG_AGPPLL_STATUS_NOTLOCKED            0x00000000 /* R---V */
#define LW_PBUS_DEBUG_AGPPLL_STATUS_LOCKED               0x00000001 /* R---V */
#define LW_PBUS_DEBUG_PORT                               0x000010D0 /* RW-4R */
#define LW_PBUS_DEBUG_PORT_MODE                                 0:0 /* RWIVF */
#define LW_PBUS_DEBUG_PORT_MODE_NORMAL                   0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_PORT_MODE_AGP4X                    0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_PRIV_ASRC                          0x000010E0 /* RW-4R */
#define LW_PBUS_DEBUG_PRIV_ASRC_1                        0x000010E4 /* RW-4R */
#define LW_PBUS_DEBUG_PRIV_ASRC_2                        0x00001278 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_0                            0x000010B0 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_1                            0x000010B4 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_2                            0x000010B8 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_4                            0x000010C4 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_5                            0x000010C8 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_6                            0x000010CC /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_7                            0x000010D4 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_9                            0x000010DC /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_10                           0x000010E8 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_11                           0x00001500 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_12                           0x00001504 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_14                           0x0000150c /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_15                           0x00001510 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_16                           0x00001514 /* RW-4R */
#define LW_PBUS_TESTCLK_BYPCTRL                          0x000010BC /* RW-4R */
#define LW_PBUS_TESTCLK_BYPCTRL_DISPCLK                     0:0 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_DISPCLK_BYP_EN       0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_FPCLK                       1:1 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_FPCLK_BYP_EN         0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_VIP_HCLK                    2:2 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_VIP_HCLK_BYP_EN      0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_VCLK_DIV                    3:3 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_VCLK_DIV_BYP_EN      0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_PCLK                        4:4 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_PCLK_BYP_EN          0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_CCIR_DIV                    5:5 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_CCIR_DIV_BYP_EN      0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_SCLK                        6:6 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_SCLK_BYP_EN          0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_GCLK                        7:7 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_GCLK_BYP_EN          0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_RCLK                        8:8 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_RCLK_BYP_EN          0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_DAC                         9:9 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_DAC_BYP_EN           0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_PCICLK                    10:10 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_PCICLK_BYP_EN        0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_SYNC                      11:11 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_SYNC_BYP_EN          0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKA                     12:12 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKA_BYP_EN         0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKB                     13:13 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKB_BYP_EN         0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKC                     14:14 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKC_BYP_EN         0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKD                     15:15 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKD_BYP_EN         0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKA_DIV                 16:16 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKA_DIV_BYP_EN     0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKB_DIV                 17:17 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKB_DIV_BYP_EN     0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKC_DIV                 18:18 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKC_DIV_BYP_EN     0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKD_DIV                 19:19 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MCLKD_DIV_BYP_EN     0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_SOR                       20:20 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_SOR_BYP_EN           0x00000001 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_SPARE1                    27:21 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_SPARE1_INIT          0x0000007F /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MODE                      29:28 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_MODE_NOBYPASS        0x00000002 /* RWI-V */
#define LW_PBUS_TESTCLK_BYPCTRL_MODE_BYPASS          0x00000000 /* RW--V */
#define LW_PBUS_TESTCLK_BYPCTRL_SPARE2                    31:30 /* RWIUF */
#define LW_PBUS_TESTCLK_BYPCTRL_SPARE2_INIT          0x00000003 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_3                            0x000010BC /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_8                            0x000010D8 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_A                           3:0 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_A_NONE               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_A_FULL               0x0000000F /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_B                           7:4 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_B_NONE               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_B_FULL               0x0000000F /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_C                          11:8 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_C_NONE               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_C_FULL               0x0000000F /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_D                         15:12 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_D_NONE               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_8_CLKIB_D_FULL               0x0000000F /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_A                  19:16 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_A_0           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_A_1           0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_A_2           0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_A_3           0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_B                  23:20 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_B_0           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_B_1           0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_B_2           0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_B_3           0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_C                  27:24 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_C_0           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_C_1           0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_C_2           0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_C_3           0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_D                  31:28 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_D_0           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_D_1           0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_D_2           0x00000002 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_8_FBIO_QUARTER_D_3           0x00000003 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_13                           0x00001508 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_13_SPARE1                            27:0 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_13_SPARE1_0                    0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_13_BYPASS_FWRW_SCLK                 28:28 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_13_BYPASS_FRWR_SCLK_DISABLE    0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_13_BYPASS_FRWR_SCLK_ENABLE     0x00000001 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_13_BYPASS_FRWR_SCLK_EN_INIT    0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_13_BYPASS_MCLK_DIV                  29:29 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_13_BYPASS_MCLK_DIV_DISABLE     0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_13_BYPASS_MCLK_DIV_ENABLE      0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_13_BYPASS_MCLK_DIV_EN_INIT     0x00000000 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_13_SPARE2                           31:30 /* RWIUF */
#define LW_PBUS_DEBUG_CTRIM_13_SPARE2_0                    0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17                           0x00001518 /* RW-4R */
#define LW_PBUS_DEBUG_CTRIM_17_AD0_STB_DELAY                    3:0 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_AD0_STB_DELAY_0           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_AD0_DATA_DELAY                   7:4 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_AD0_DATA_DELAY_0          0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_AD1_STB_DELAY                   11:8 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_AD1_STB_DELAY_0           0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_AD1_DATA_DELAY                 15:12 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_AD1_DATA_DELAY_0          0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_AGP8XCLK_SHAPE                 19:16 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_AGP8XCLK_SHAPE_0          0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_DVOA_CCIR_DATA_TRIM            21:20 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_DVOA_CCIR_DATA_TRIM_0     0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_DVOB_CCIR_DATA_TRIM            23:22 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_DVOB_CCIR_DATA_TRIM_0     0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_DVOA_CLK_DISABLE               25:24 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_DVOA_CLK_DISABLE_0        0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_DVOB_CLK_DISABLE               27:26 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_DVOB_CLK_DISABLE_0        0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_PAD_SPARE                      29:28 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_PAD_SPARE_0               0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_FBIO_CLKIC_DELAY_EXT           31:30 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_FBIO_CLKIC_DELAY_EXT_0    0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_AGP8X_PHASESHIFT               10:10 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_AGP8X_PHASESHIFT_DISABLE  0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_AGP8X_PHASESHIFT_ENABLE   0x00000001 /* RW--V */
#define LW_PBUS_DEBUG_CTRIM_17_AGP8X_PHASEDET                 11:11 /* RWIVF */
#define LW_PBUS_DEBUG_CTRIM_17_AGP8X_PHASEDET_PADMACRO   0x00000000 /* RWI-V */
#define LW_PBUS_DEBUG_CTRIM_17_AGP8X_PHASEDET_AGPCLOCKS  0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0                              0x00001580 /* RW-4R */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE                           7:0 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_FULLPOWER          0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_SUSPENDED          0x00000007 /* RW--V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_PCI_DYN                   0:0 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_PCI_DYN_DISABLED   0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_PCI_DYN_ENABLED    0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_N_DYN                     1:1 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_N_DYN_DISABLED     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_N_DYN_ENABLED      0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_M_DYN                     2:2 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_M_DYN_DISABLED     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_M_DYN_ENABLED      0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_N_STAT                    3:3 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_N_STAT_DISABLED    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_N_STAT_ENABLED     0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_M_STAT                    4:4 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_M_STAT_DISABLED    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_CHIPSTATE_M_STAT_ENABLED     0x00000000 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SPARE1                              7:5 /* RWIVF */
#define LW_PBUS_POWERCTRL_0_SPARE1_0                     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_IN_AGPSTOP                     8:8 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_IN_AGPSTOP_DISABLED     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_IN_AGPSTOP_ENABLED      0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_IN_GPIO6                       9:9 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_IN_GPIO6_DISABLED       0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_IN_GPIO6_ENABLED        0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_OUT_GPIO6                    10:10 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_OUT_GPIO6_DISABLED      0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_OUT_GPIO6_ENABLED       0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_OUT_ILW                      11:11 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_OUT_ILW_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_OUT_ILW_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_IDDQ                         12:12 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_IDDQ_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_IDDQ_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_PULLDOWN                     13:13 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_PULLDOWN_DISABLED       0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_PULLDOWN_ENABLED        0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_STPULLDOWN                   14:14 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_STPULLDOWN_DISABLED     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_STPULLDOWN_ENABLED      0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_TRISTATE                     15:15 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_TRISTATE_DISABLED       0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_TRISTATE_ENABLED        0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_BIAS                         16:16 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_BIAS_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_BIAS_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_VREF                         17:17 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_VREF_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_VREF_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_DSE                          18:18 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_DSE_DISABLED            0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_DSE_ENABLED             0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SUSP_XTAL                         19:19 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_SUSP_XTAL_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_SUSP_XTAL_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_FULLP_IDDQ                        20:20 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_FULLP_IDDQ_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_FULLP_IDDQ_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_FULLP_PULLDOWN                    21:21 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_FULLP_PULLDOWN_DISABLED      0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_FULLP_PULLDOWN_ENABLED       0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_FULLP_STPULLDOWN                  22:22 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_FULLP_STPULLDOWN_DISABLED    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_FULLP_STPULLDOWN_ENABLED     0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_FULLP_DPULLDOWN                   23:23 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_FULLP_DPULLDOWN_DISABLED     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_FULLP_DPULLDOWN_ENABLED      0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SPARE2                            27:24 /* RWIVF */
#define LW_PBUS_POWERCTRL_0_SPARE2_0                     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_LWCLK_SLOWDOWN                    29:28 /* RWIUF */
#define LW_PBUS_POWERCTRL_0_LWCLK_SLOWDOWN_DISABLED      0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_0_LWCLK_SLOWDOWN_DIV2          0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_0_LWCLK_SLOWDOWN_DIV4          0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_0_SPARE3                            31:30 /* RWIVF */
#define LW_PBUS_POWERCTRL_0_SPARE3_0                     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_1                              0x00001584 /* RW-4R */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_LWPLL_LSB                  0:0 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_LWPLL                      3:0 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_LWPLL_FULLPOWER     0x00000000 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_LWPLL_BYPASS        0x00000001 /* RWI-V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_LWPLL_SUSPENDED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_MPLL_LSB                   4:4 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_MPLL                       7:4 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_MPLL_FULLPOWER      0x00000000 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_MPLL_BYPASS         0x00000001 /* RWI-V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_MPLL_SUSPENDED      0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL1_LSB                  8:8 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL1                     11:8 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL1_FULLPOWER     0x00000000 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL1_BYPASS        0x00000001 /* RWI-V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL1_SUSPENDED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL2_LSB                12:12 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL2                    15:12 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL2_FULLPOWER     0x00000000 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL2_BYPASS        0x00000001 /* RWI-V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_VPLL2_SUSPENDED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_TVCLK_LSB                16:16 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_TVCLK                    19:16 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_TVCLK_FULLPOWER     0x00000000 /* RW--V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_TVCLK_BYPASS        0x00000001 /* RWI-V */
#define LW_PBUS_POWERCTRL_1_CLKSTATE_TVCLK_SUSPENDED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_1_ALTSEL                            21:20 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_ALTSEL_PCI                   0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_1_ALTSEL_LW                    0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_1_ALTSEL_M                     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_1_VPLL12_ALTSEL                     21:20 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_SPARE1                            22:22 /* RWIVF */
#define LW_PBUS_POWERCTRL_1_SPARE1_0                     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_1_LW_ALTBYP                         23:23 /* RWIUF */
#define LW_PBUS_POWERCTRL_1_LW_ALTBYP_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_1_SPARE2                            31:24 /* RWIVF */
#define LW_PBUS_POWERCTRL_1_SPARE2_0                     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2                              0x00001588 /* RW-4R */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_GR                      1:0 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_GR_FULLPOWER     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_GR_AUTOMATIC     0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_GR_DISABLED      0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_MPEG                    5:4 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_MPEG_FULLPOWER   0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_MPEG_SUSPENDED   0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_MPEG_DISABLED    0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_VIP                     7:6 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_VIP_FULLPOWER    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_HEADA                   9:8 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_HEADA_FULLPOWER  0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_HEADA_SUSPENDED  0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_HEADA_DISABLED   0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_HEADB                 11:10 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_HEADB_FULLPOWER  0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_HEADB_SUSPENDED  0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_HEADB_DISABLED   0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_VS                    13:12 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_VS_FULLPOWER     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_VS_SUSPENDED     0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_VS_DISABLED      0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_IFPA                  15:14 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_IFPA_FULLPOWER   0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_IFPA_SUSPENDED   0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_IFPA_DISABLED    0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_IFPB                  17:16 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_IFPB_FULLPOWER   0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_IFPB_SUSPENDED   0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_IFPB_DISABLED    0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FPA                   19:18 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FPA_FULLPOWER    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FPA_SUSPENDED    0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FPA_DISABLED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FPB                   21:20 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FPB_FULLPOWER    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FPB_SUSPENDED    0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FPB_DISABLED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DVO                   23:22 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DVO_FULLPOWER    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DVO_SUSPENDED    0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_TVO                   25:24 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_TVO_FULLPOWER    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_TVO_SUSPENDED    0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_TVO_DISABLED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DACA                  27:26 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DACA_FULLPOWER   0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DACA_SUSPENDED   0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DACB                  29:28 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DACB_FULLPOWER   0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_DACB_SUSPENDED   0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FRWR                  31:30 /* RWIUF */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FRWR_FULLPOWER   0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FRWR_SUSPENDED   0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_2_ENGINESTATE_FRWR_DISABLED    0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_3                              0x0000158c /* RW-4R */
#define LW_PBUS_POWERCTRL_3_ENGINEMODE_GR                       1:0 /* RWIUF */
#define LW_PBUS_POWERCTRL_3_ENGINEMODE_GR_CONSERVATIVE   0x00000000 /* RW--V */
#define LW_PBUS_POWERCTRL_3_ENGINEMODE_GR_MODEST         0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_3_ENGINEMODE_GR_AGGRESSIVE     0x00000002 /* RW--V */
#define LW_PBUS_POWERCTRL_3_ENGINEMODE_GR_INIT           0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_3_ENGINEMODE_GR__PROD          0x00000000 /* RW--V */
#define LW_PBUS_POWERCTRL_3_SPARE1                             15:2 /* RWIVF */
#define LW_PBUS_POWERCTRL_3_SPARE1_0                     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_3_GFXDIS_MASKRECOVERY               19:16 /* RWIUF */
#define LW_PBUS_POWERCTRL_3_GFXDIS_MASKRECOVERY_4             0x004 /* RWI-V */
#define LW_PBUS_POWERCTRL_3_GFXDIS_MASKRECOVERY_INIT          0x004 /* RW--V */
#define LW_PBUS_POWERCTRL_3_GFXDIS_MASKRECOVERY__PROD         0x004 /* RW--V */
#define LW_PBUS_POWERCTRL_3_GFXDIS_MINCLKS                    29:20 /* RWIUF */
#define LW_PBUS_POWERCTRL_3_GFXDIS_MINCLKS_4                  0x004 /* RWI-V */
#define LW_PBUS_POWERCTRL_3_GFXDIS_MINCLKS_INIT               0x004 /* RW--V */
#define LW_PBUS_POWERCTRL_3_GFXDIS_MINCLKS__PROD              0x004 /* RW--V */
#define LW_PBUS_POWERCTRL_3_SPARE2                            31:30 /* RWIVF */
#define LW_PBUS_POWERCTRL_3_SPARE2_0                     0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_4                              0x00001590 /* RW-4R */
#define LW_PBUS_POWERCTRL_4_ENGINESTATE_IDX                     1:0 /* RWIUF */
#define LW_PBUS_POWERCTRL_4_ENGINESTATE_IDX_FULLPOWER    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_4_ENGINESTATE_IDX_AUTOMATIC    0x00000001 /* RW--V */
#define LW_PBUS_POWERCTRL_4_ENGINESTATE_IDX_DISABLED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_4_ENGINESTATE_FOS                     3:2 /* RWIUF */
#define LW_PBUS_POWERCTRL_4_ENGINESTATE_FOS_FULLPOWER    0x00000000 /* RWI-V */
#define LW_PBUS_POWERCTRL_4_ENGINESTATE_FOS_DISABLED     0x00000003 /* RW--V */
#define LW_PBUS_POWERCTRL_4_SPARE1                             31:4 /* RWIUF */
#define LW_PBUS_POWERCTRL_4_SPARE1_0                     0x00000000 /* RWI-V */
#define LW_PBUS_THERMALCTRL_0                            0x000015a0 /* RW-4R */
#define LW_PBUS_THERMALCTRL_0_INTERRUPT                         1:0 /* RWIVF */
#define LW_PBUS_THERMALCTRL_0_INTERRUPT_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_THERMALCTRL_0_INTERRUPT_RISING           0x00000001 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_INTERRUPT_FALLING          0x00000002 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_INTERRUPT_BOTH             0x00000003 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_POLARITY                          3:3 /* RWIVF */
#define LW_PBUS_THERMALCTRL_0_POLARITY_LOW               0x00000000 /* RWI-V */
#define LW_PBUS_THERMALCTRL_0_POLARITY_HIGH              0x00000001 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_ENABLE                   5:4 /* RWIVF */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_ENABLE_NEVER      0x00000000 /* RWI-V */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_ENABLE_OVERTEMP   0x00000001 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_ENABLE_ALWAYS     0x00000003 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_FACTOR                   6:6 /* RWIVF */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_FACTOR_2X         0x00000000 /* RWI-V */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_FACTOR_4X         0x00000001 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_PWM                     15:8 /* RWIVF */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_PWM_MINPOWER      0x00000000 /* RWI-V */
#define LW_PBUS_THERMALCTRL_0_SLOWDOWN_PWM_MAXPERF       0x000000FF /* RW--V */
#define LW_PBUS_THERMALCTRL_0_FILTER_PERIOD                   23:16 /* RWIVF */
#define LW_PBUS_THERMALCTRL_0_FILTER_PERIOD_NONE         0x00000000 /* RWI-V */
#define LW_PBUS_THERMALCTRL_0_FILTER_PERIOD_MAX          0x000000FF /* RW--V */
#define LW_PBUS_THERMALCTRL_0_FILTER_SCALE                    25:24 /* RWIVF */
#define LW_PBUS_THERMALCTRL_0_FILTER_SCALE_16US          0x00000000 /* RWI-V */
#define LW_PBUS_THERMALCTRL_0_FILTER_SCALE_256US         0x00000001 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_FILTER_SCALE_4096US        0x00000002 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_FILTER_SCALE_65536US       0x00000003 /* RW--V */
#define LW_PBUS_THERMALCTRL_0_TEMPERATURE                     31:31 /* R--VF */
#define LW_PBUS_THERMALCTRL_0_TEMPERATURE_NORMAL         0x00000000 /* R---V */
#define LW_PBUS_THERMALCTRL_0_TEMPERATURE_OVERLIMIT      0x00000001 /* R---V */
#define LW_PBUS_PWM                                      0x000010F0 /* RW-4R */
#define LW_PBUS_PWM_EN                                        31:31 /* RWIVF */
#define LW_PBUS_PWM_EN_DISABLED                          0x00000000 /* RWI-V */
#define LW_PBUS_PWM_EN_ENABLED                           0x00000001 /* RW--V */
#define LW_PBUS_PWM_HI                                        30:16 /* RWIVF */
#define LW_PBUS_PWM_HI_ZERO                              0x00000000 /* RWI-V */
#define LW_PBUS_PWM_PERIOD                                     14:0 /* RWIVF */
#define LW_PBUS_PWM_PERIOD_MAX                           0x00007FFF /* RWI-V */
// #define LW_PBUS_PWM2                                     0x000015F0 /* RW-4R */
// #define LW_PBUS_PWM2_HI                                       23:16 /* RWIVF */
// #define LW_PBUS_PWM2_HI_ZERO                             0x00000000 /* RWI-V */
// #define LW_PBUS_PWM2_HI_MAX                              0x0000001F /* RW--V */
// #define LW_PBUS_PWM2_PERIOD                                     7:0 /* RWIVF */
// #define LW_PBUS_PWM2_PERIOD_ZERO                         0x00000000 /* RWI-V */
// #define LW_PBUS_PWM2_PERIOD_MAX                          0x0000001F /* RW--V */
#define LW_PBUS_INTR_0                                   0x00001100 /* RW-4R */
#define LW_PBUS_INTR_0_PCI_BUS_ERROR                            0:0 /* RWXVF */
#define LW_PBUS_INTR_0_PCI_BUS_ERROR_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_0_PCI_BUS_ERROR_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_0_PCI_BUS_ERROR_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_BUS_MASTER_TIMEOUT                       1:1 /* RWXVF */
#define LW_PBUS_INTR_0_BUS_MASTER_TIMEOUT_NOT_PENDING    0x00000000 /* R---V */
#define LW_PBUS_INTR_0_BUS_MASTER_TIMEOUT_PENDING        0x00000001 /* R---V */
#define LW_PBUS_INTR_0_BUS_MASTER_TIMEOUT_RESET          0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_HOTPLUG_RISING                           4:4 /* RWXVF */
#define LW_PBUS_INTR_0_HOTPLUG_RISING_NOT_PENDING        0x00000000 /* R---V */
#define LW_PBUS_INTR_0_HOTPLUG_RISING_PENDING            0x00000001 /* R---V */
#define LW_PBUS_INTR_0_HOTPLUG_RISING_RESET              0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_HOTPLUG_FALLING                          8:8 /* RWXVF */
#define LW_PBUS_INTR_0_HOTPLUG_FALLING_NOT_PENDING       0x00000000 /* R---V */
#define LW_PBUS_INTR_0_HOTPLUG_FALLING_PENDING           0x00000001 /* R---V */
#define LW_PBUS_INTR_0_HOTPLUG_FALLING_RESET             0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_IFB_TRIG_ERROR                         12:12 /* RWXVF */
#define LW_PBUS_INTR_0_IFB_TRIG_ERROR_NOT_PENDING        0x00000000 /* R---V */
#define LW_PBUS_INTR_0_IFB_TRIG_ERROR_PENDING            0x00000001 /* R---V */
#define LW_PBUS_INTR_0_IFB_TRIG_ERROR_RESET              0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_THERMAL_TRIGGER                        16:16 /* RWXVF */
#define LW_PBUS_INTR_0_THERMAL_TRIGGER_NOT_PENDING       0x00000000 /* R---V */
#define LW_PBUS_INTR_0_THERMAL_TRIGGER_PENDING           0x00000001 /* R---V */
#define LW_PBUS_INTR_0_THERMAL_TRIGGER_RESET             0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_SDA0_FALLING                           20:20 /* RWXVF */
#define LW_PBUS_INTR_0_SDA0_FALLING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_0_SDA0_FALLING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_0_SDA0_FALLING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_SCL0_FALLING                           21:21 /* RWXVF */
#define LW_PBUS_INTR_0_SCL0_FALLING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_0_SCL0_FALLING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_0_SCL0_FALLING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_SDA1_FALLING                           22:22 /* RWXVF */
#define LW_PBUS_INTR_0_SDA1_FALLING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_0_SDA1_FALLING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_0_SDA1_FALLING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_SCL1_FALLING                           23:23 /* RWXVF */
#define LW_PBUS_INTR_0_SCL1_FALLING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_0_SCL1_FALLING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_0_SCL1_FALLING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_SDA2_FALLING                           24:24 /* RWXVF */
#define LW_PBUS_INTR_0_SDA2_FALLING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_0_SDA2_FALLING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_0_SDA2_FALLING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_0_SCL2_FALLING                           25:25 /* RWXVF */
#define LW_PBUS_INTR_0_SCL2_FALLING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_0_SCL2_FALLING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_0_SCL2_FALLING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1                                   0x00001104 /* RW-4R */
#define LW_PBUS_INTR_1_GPIO0_RISING                             0:0 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO0_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO0_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO0_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO1_RISING                             1:1 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO1_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO1_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO1_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO2_RISING                             2:2 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO2_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO2_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO2_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO3_RISING                             3:3 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO3_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO3_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO3_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO4_RISING                             4:4 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO4_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO4_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO4_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO5_RISING                             5:5 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO5_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO5_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO5_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO6_RISING                             6:6 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO6_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO6_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO6_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO7_RISING                             7:7 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO7_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO7_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO7_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO8_RISING                             8:8 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO8_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO8_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO8_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO9_RISING                             9:9 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO9_RISING_NOT_PENDING          0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO9_RISING_PENDING              0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO9_RISING_RESET                0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO0_FALLING                          16:16 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO0_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO0_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO0_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO1_FALLING                          17:17 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO1_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO1_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO1_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO2_FALLING                          18:18 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO2_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO2_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO2_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO3_FALLING                          19:19 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO3_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO3_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO3_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO4_FALLING                          20:20 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO4_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO4_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO4_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO5_FALLING                          21:21 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO5_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO5_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO5_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO6_FALLING                          22:22 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO6_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO6_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO6_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO7_FALLING                          23:23 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO7_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO7_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO7_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO8_FALLING                          24:24 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO8_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO8_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO8_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_1_GPIO9_FALLING                          25:25 /* RWXVF */
#define LW_PBUS_INTR_1_GPIO9_FALLING_NOT_PENDING         0x00000000 /* R---V */
#define LW_PBUS_INTR_1_GPIO9_FALLING_PENDING             0x00000001 /* R---V */
#define LW_PBUS_INTR_1_GPIO9_FALLING_RESET               0x00000001 /* -W--V */
#define LW_PBUS_INTR_EN_0                                0x00001140 /* RWI4R */
#define LW_PBUS_INTR_EN_0_PCI_BUS_ERROR                         0:0 /* RWIVF */
#define LW_PBUS_INTR_EN_0_PCI_BUS_ERROR_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_PCI_BUS_ERROR_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_BUS_MASTER_TIMEOUT                    1:1 /* RWIVF */
#define LW_PBUS_INTR_EN_0_BUS_MASTER_TIMEOUT_DISABLED    0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_BUS_MASTER_TIMEOUT_ENABLED     0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_HOTPLUG_RISING                        4:4 /* RWIVF */
#define LW_PBUS_INTR_EN_0_HOTPLUG_RISING_DISABLE         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_HOTPLUG_RISING_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_HOTPLUG_FALLING                       8:8 /* RWIVF */
#define LW_PBUS_INTR_EN_0_HOTPLUG_FALLING_DISABLED       0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_HOTPLUG_FALLING_ENABLED        0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_IFB_TRIG_ERROR                      12:12 /* RWIVF */
#define LW_PBUS_INTR_EN_0_IFB_TRIG_ERROR_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_IFB_TRIG_ERROR_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_THERMAL_TRIGGER                     16:16 /* RWIVF */
#define LW_PBUS_INTR_EN_0_THERMAL_TRIGGER_DISABLED       0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_THERMAL_TRIGGER_ENABLED        0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_SDA0_FALLING                        20:20 /* RWIVF */
#define LW_PBUS_INTR_EN_0_SDA0_FALLING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_SDA0_FALLING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_SCL0_FALLING                        21:21 /* RWIVF */
#define LW_PBUS_INTR_EN_0_SCL0_FALLING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_SCL0_FALLING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_SDA1_FALLING                        22:22 /* RWIVF */
#define LW_PBUS_INTR_EN_0_SDA1_FALLING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_SDA1_FALLING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_SCL1_FALLING                        23:23 /* RWIVF */
#define LW_PBUS_INTR_EN_0_SCL1_FALLING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_SCL1_FALLING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_SDA2_FALLING                        24:24 /* RWIVF */
#define LW_PBUS_INTR_EN_0_SDA2_FALLING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_SDA2_FALLING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_0_SCL2_FALLING                        25:25 /* RWIVF */
#define LW_PBUS_INTR_EN_0_SCL2_FALLING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_0_SCL2_FALLING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1                                0x00001144 /* RWI4R */
#define LW_PBUS_INTR_EN_1_GPIO0_RISING                          0:0 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO0_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO0_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO1_RISING                          1:1 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO1_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO1_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO2_RISING                          2:2 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO2_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO2_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO3_RISING                          3:3 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO3_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO3_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO4_RISING                          4:4 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO4_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO4_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO5_RISING                          5:5 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO5_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO5_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO6_RISING                          6:6 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO6_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO6_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO7_RISING                          7:7 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO7_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO7_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO8_RISING                          8:8 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO8_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO8_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO9_RISING                          9:9 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO9_RISING_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO9_RISING_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO0_FALLING                       16:16 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO0_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO0_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO1_FALLING                       17:17 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO1_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO1_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO2_FALLING                       18:18 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO2_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO2_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO3_FALLING                       19:19 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO3_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO3_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO4_FALLING                       20:20 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO4_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO4_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO5_FALLING                       21:21 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO5_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO5_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO6_FALLING                       22:22 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO6_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO6_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO7_FALLING                       23:23 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO7_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO7_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO8_FALLING                       24:24 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO8_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO8_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_INTR_EN_1_GPIO9_FALLING                       25:25 /* RWIVF */
#define LW_PBUS_INTR_EN_1_GPIO9_FALLING_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_INTR_EN_1_GPIO9_FALLING_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_ROM_CONFIG                               0x00001200 /* RWI4R */
#define LW_PBUS_ROM_CONFIG_TW1                                  5:0 /* RWIVF */
#define LW_PBUS_ROM_CONFIG_TW1_66MHZ                     0x0000003F /* RW--V */
#define LW_PBUS_ROM_CONFIG_TW1_266MHZ                    0x0000003C /* RW--V */
#define LW_PBUS_ROM_CONFIG_TW1_DEFAULT                   0x0000003F /* RWI-V */
#define LW_PBUS_ROM_CONFIG_TW0                                  7:6 /* RWIVF */
#define LW_PBUS_ROM_CONFIG_TW0_66MHZ                     0x00000003 /* RW--V */
#define LW_PBUS_ROM_CONFIG_TW0_266MHZ                    0x00000000 /* RW--V */
#define LW_PBUS_ROM_CONFIG_TW0_DEFAULT                   0x00000003 /* RWI-V */
#define LW_PBUS_ROM_CONFIG_SCKDIV                              15:8 /* RWIVF */
#define LW_PBUS_ROM_CONFIG_SCKDIV_66MHZ                  0x00000004 /* RW--V */
#define LW_PBUS_ROM_CONFIG_SCKDIV_266MHZ                 0x00000010 /* RW--V */
#define LW_PBUS_ROM_CONFIG_SCKDIV_DEFAULT                0x00000004 /* RWI-V */
#define LW_PBUS_ROM_CONFIG_TW1_EXT                            18:16 /* RWIVF */
#define LW_PBUS_ROM_CONFIG_TW1_EXT_66MHZ                 0x00000000 /* RW--V */
#define LW_PBUS_ROM_CONFIG_TW1_EXT_266MHZ                0x00000003 /* RW--V */
#define LW_PBUS_ROM_CONFIG_TW1_EXT_DEFAULT               0x00000000 /* RWI-V */
#define LW_PBUS_ROM_CONFIG_TW0_EXT                            26:24 /* RWIVF */
#define LW_PBUS_ROM_CONFIG_TW0_EXT_66MHZ                 0x00000000 /* RW--V */
#define LW_PBUS_ROM_CONFIG_TW0_EXT_266MHZ                0x00000003 /* RW--V */
#define LW_PBUS_ROM_CONFIG_TW0_EXT_DEFAULT               0x00000000 /* RWI-V */
#define LW_PBUS_ROM_SERIAL_BYPASS                        0x00001204 /* RWI4R */
#define LW_PBUS_ROM_SERIAL_BYPASS_BYPASS                        0:0 /* RWIVF */
#define LW_PBUS_ROM_SERIAL_BYPASS_BYPASS_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_ROM_SERIAL_BYPASS_BYPASS_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_ROM_SERIAL_BYPASS_CS                            1:1 /* RWIVF */
#define LW_PBUS_ROM_SERIAL_BYPASS_CS_ENABLED             0x00000000 /* RW--V */
#define LW_PBUS_ROM_SERIAL_BYPASS_CS_DISABLED            0x00000001 /* RWI-V */
#define LW_PBUS_ROM_SERIAL_BYPASS_SCK                           2:2 /* RWIVF */
#define LW_PBUS_ROM_SERIAL_BYPASS_SCK_LOW                0x00000000 /* RWI-V */
#define LW_PBUS_ROM_SERIAL_BYPASS_SCK_HI                 0x00000001 /* RW--V */
#define LW_PBUS_ROM_SERIAL_BYPASS_SI                            3:3 /* RWIVF */
#define LW_PBUS_ROM_SERIAL_BYPASS_SI_LOW                 0x00000000 /* RWI-V */
#define LW_PBUS_ROM_SERIAL_BYPASS_SI_HI                  0x00000001 /* RW--V */
#define LW_PBUS_ROM_SERIAL_BYPASS_SO                            4:4 /* R-XVF */
#define LW_PBUS_ROM_SERIAL_BYPASS_SO_LOW                 0x00000000 /* R---V */
#define LW_PBUS_ROM_SERIAL_BYPASS_SO_HI                  0x00000001 /* R---V */
#define LW_PBUS_PLL_STOPCLK_TIMEOUT                      0x0000120C /* RWI4R */
#define LW_PBUS_PLL_STOPCLK_TIMEOUT_VALUE                      31:0 /* RWIVF */
#define LW_PBUS_PLL_STOPCLK_TIMEOUT_VALUE_INIT           0x000A2C2A /* RWI-V */
#define LW_PBUS_PLL_STOPCLK_TIMEOUT_VALUE__PROD          0x000A2C2A /* RW--V */
#define LW_PBUS_FBIO_CALCNT                              0x0000121C /* R--4R */
#define LW_PBUS_FBIO_CALCNT_COUNT                              31:0 /* R-XSF */
#define LW_PBUS_FBIO_CALCNT_OVERFLOW                          31:31 /* R-XVF */
#define LW_PBUS_FBIO_CALEN                               0x00001220 /* RW-4R */
#define LW_PBUS_FBIO_CALEN_VCC_A                                0:0 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_VCC_A_OFF                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_VCC_A_ON                      0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_VCC_B                                1:1 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_VCC_B_OFF                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_VCC_B_ON                      0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_VCC_C                                2:2 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_VCC_C_OFF                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_VCC_C_ON                      0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_VCC_D                                3:3 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_VCC_D_OFF                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_VCC_D_ON                      0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_VCCQ_A                               8:8 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_VCCQ_A_OFF                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_VCCQ_A_ON                     0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_VCCQ_B                               9:9 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_VCCQ_B_OFF                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_VCCQ_B_ON                     0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_VCCQ_C                             10:10 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_VCCQ_C_OFF                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_VCCQ_C_ON                     0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_VCCQ_D                             11:11 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_VCCQ_D_OFF                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_VCCQ_D_ON                     0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_PN_A                               16:16 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_PN_A_OFF                      0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_PN_A_ON                       0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_PN_B                               17:17 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_PN_B_OFF                      0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_PN_B_ON                       0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_PN_C                               18:18 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_PN_C_OFF                      0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_PN_C_ON                       0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALEN_PN_D                               19:19 /* RWIVF */
#define LW_PBUS_FBIO_CALEN_PN_D_OFF                      0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALEN_PN_D_ON                       0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALPN                               0x00001224 /* R--4R */
#define LW_PBUS_FBIO_CALPN_A                                    4:0 /* R--VF */
#define LW_PBUS_FBIO_CALPN_B                                   12:8 /* R--VF */
#define LW_PBUS_FBIO_CALPN_C                                  20:16 /* R--VF */
#define LW_PBUS_FBIO_CALPN_D                                  28:24 /* R--VF */
#define LW_PBUS_FBIO_CALSEL                              0x00001228 /* RW-4R */
#define LW_PBUS_FBIO_CALSEL_SOURCE                              3:0 /* RW-VF */
#define LW_PBUS_FBIO_CALSEL_SOURCE_VCC_A                 0x00000000 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_VCC_B                 0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_VCC_C                 0x00000002 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_VCC_D                 0x00000003 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_VCCQ_A                0x00000004 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_VCCQ_B                0x00000005 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_VCCQ_C                0x00000006 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_VCCQ_D                0x00000007 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_PCI                   0x00000008 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_CORE                  0x00000009 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_RESERVED0             0x0000000A /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_RESERVED1             0x0000000B /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_RESERVED2             0x0000000C /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_RESERVED3             0x0000000D /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_RESERVED4             0x0000000E /* RW--V */
#define LW_PBUS_FBIO_CALSEL_SOURCE_RESERVED5             0x0000000F /* RW--V */
#define LW_PBUS_FBIO_CALSEL_REF_SEL                             8:8 /* RWIVF */
#define LW_PBUS_FBIO_CALSEL_REF_SEL_XTAL                 0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CALSEL_REF_SEL_PCICLK               0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_REF_DIV                           19:16 /* RW-UF */
#define LW_PBUS_FBIO_CALSEL_REF_DIV_0                    0x00000000 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_REF_DIV_4                    0x00000004 /* RW--V */
#define LW_PBUS_FBIO_CALSEL_REF_DIV_16                   0x0000000F /* RW--V */
#define LW_PBUS_DISPIO_PADCTL                            0x0000124C /* RW-4R */
#define LW_PBUS_DISPIO_PADCTL_DATSLW_FALL                       4:0 /* RWIVF */
#define LW_PBUS_DISPIO_PADCTL_DATSLW_FALL_INIT           0x0000000A /* RWI-V */
#define LW_PBUS_DISPIO_PADCTL_DATSLW_FALL__PROD          0x0000000A /* RW--V */
#define LW_PBUS_DISPIO_PADCTL_DATSLW_RISE                      12:8 /* RWIVF */
#define LW_PBUS_DISPIO_PADCTL_DATSLW_RISE_INIT           0x0000000A /* RWI-V */
#define LW_PBUS_DISPIO_PADCTL_DATSLW_RISE__PROD          0x0000000A /* RW--V */
#define LW_PBUS_DISPIO_PADCTL_DATDRV_FALL                     20:16 /* RWIVF */
#define LW_PBUS_DISPIO_PADCTL_DATDRV_FALL_INIT           0x0000000A /* RWI-V */
#define LW_PBUS_DISPIO_PADCTL_DATDRV_FALL__PROD          0x0000000A /* RW--V */
#define LW_PBUS_DISPIO_PADCTL_DATDRV_RISE                     28:24 /* RWIVF */
#define LW_PBUS_DISPIO_PADCTL_DATDRV_RISE_INIT           0x0000000A /* RWI-V */
#define LW_PBUS_DISPIO_PADCTL_DATDRV_RISE__PROD          0x0000000A /* RW--V */
#define LW_PBUS_DISPIO_CALCTL                            0x0000127C /* RW-4R */
#define LW_PBUS_DISPIO_CALCTL_SLW_FALL                       4:0 /* RWIVF */
#define LW_PBUS_DISPIO_CALCTL_SLW_FALL_MIN            0x00000000 /* RWI-V */
#define LW_PBUS_DISPIO_CALCTL_SLW_RISE                      10:6 /* RWIVF */
#define LW_PBUS_DISPIO_CALCTL_SLW_RISE_MIN            0x00000000 /* RWI-V */
#define LW_PBUS_DISPIO_CALCTL_DRV_FALL                     16:12 /* RWIVF */
#define LW_PBUS_DISPIO_CALCTL_DRV_FALL_MIN            0x00000000 /* RWI-V */
#define LW_PBUS_DISPIO_CALCTL_DRV_RISE                     22:18 /* RWIVF */
#define LW_PBUS_DISPIO_CALCTL_DRV_RISE_MIN            0x00000000 /* RWI-V */
#define LW_PBUS_DISPIO_CALCTL_MODE                         25:24 /* RWIVF */
#define LW_PBUS_DISPIO_CALCTL_MODE_IDLE               0x00000000 /* RWI-V */
#define LW_PBUS_DISPIO_CALCTL_MODE_TRISTATE           0x00000001 /* RW--V */
#define LW_PBUS_DISPIO_CALCTL_MODE_ACTIVE             0x00000002 /* RW--V */
#define LW_PBUS_DISPIO_CALCTL_PD_STATUS                    28:28 /* R--VF */
#define LW_PBUS_DISPIO_CALCTL_PD_STATUS_NOT_READY     0x00000000 /* R---V */
#define LW_PBUS_DISPIO_CALCTL_PD_STATUS_READY         0x00000001 /* R---V */
#define LW_PBUS_DISPIO_CALCTL_PU_STATUS                    29:29 /* R--VF */
#define LW_PBUS_DISPIO_CALCTL_PU_STATUS_NOT_READY     0x00000000 /* R---V */
#define LW_PBUS_DISPIO_CALCTL_PU_STATUS_READY         0x00000001 /* R---V */
#define LW_PBUS_TVDIO_PADCTL                             0x00001250 /* RW-4R */
#define LW_PBUS_TVDIO_PADCTL_DATSLW_FALL                        3:0 /* RWIUF */
#define LW_PBUS_TVDIO_PADCTL_DATSLW_FALL_INIT            0x0000000B /* RWIUV */
#define LW_PBUS_TVDIO_PADCTL_DATSLW_FALL__PROD           0x0000000B /* RW-UV */
#define LW_PBUS_TVDIO_PADCTL_DATSLW_RISE                        7:4 /* RWIUF */
#define LW_PBUS_TVDIO_PADCTL_DATSLW_RISE_INIT            0x00000008 /* RWIUV */
#define LW_PBUS_TVDIO_PADCTL_DATSLW_RISE__PROD           0x00000008 /* RW-UV */
#define LW_PBUS_TVDIO_PADCTL_DATDRV_FALL                       11:8 /* RWIUF */
#define LW_PBUS_TVDIO_PADCTL_DATDRV_FALL_INIT            0x00000008 /* RWIUV */
#define LW_PBUS_TVDIO_PADCTL_DATDRV_FALL__PROD           0x00000008 /* RW-UV */
#define LW_PBUS_TVDIO_PADCTL_DATDRV_RISE                      15:12 /* RWIUF */
#define LW_PBUS_TVDIO_PADCTL_DATDRV_RISE_INIT            0x00000007 /* RWIUV */
#define LW_PBUS_TVDIO_PADCTL_DATDRV_RISE__PROD           0x00000007 /* RW-UV */
#define LW_PBUS_TVDIO_PADCTL_VREF                             31:31 /* RWIUF */
#define LW_PBUS_TVDIO_PADCTL_VREF_DISABLED               0x00000000 /* RWIUV */
#define LW_PBUS_TVDIO_PADCTL_VREF_ENABLED                0x00000001 /* RW-UV */
#define LW_PBUS_TVDIO_DISPIO_PADCTL_TERM                        4:0 /* RWIUF */
#define LW_PBUS_TVDIO_DISPIO_PADCTL_TERM_INIT            0x0000000B /* RWIUV */
#define LW_PBUS_TVDIO_DISPIO_PADCTL_TERM__PROD           0x0000000B /* RW-UV */
#define LW_PBUS_TVDIO_DISPIO_PADCTL_CALTERM                     9:5 /* RWIUF */
#define LW_PBUS_TVDIO_DISPIO_PADCTL_CALTERM_INIT         0x00000004 /* RWIUV */
#define LW_PBUS_TVDIO_DISPIO_PADCTL_CALTERM__PROD        0x00000004 /* RW-UV */
#define LW_PBUS_TVDIO_CALCNT                             0x00001260 /* R--4R */
#define LW_PBUS_TVDIO_CALCNT_COUNT                             31:0 /* R-XSF */
#define LW_PBUS_TVDIO_CALCNT_OVERFLOW                         31:31 /* R-XVF */
#define LW_PBUS_TVDIO_CALEN                              0x00001264 /* RW-4R */
#define LW_PBUS_TVDIO_CALEN_VCC_A                               0:0 /* RWIVF */
#define LW_PBUS_TVDIO_CALEN_VCC_A_OFF                    0x00000000 /* RWI-V */
#define LW_PBUS_TVDIO_CALEN_VCC_A_ON                     0x00000001 /* RW--V */
#define LW_PBUS_TVDIO_CALEN_VCCQ_A                              8:8 /* RWIVF */
#define LW_PBUS_TVDIO_CALEN_VCCQ_A_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_TVDIO_CALEN_VCCQ_A_ON                    0x00000001 /* RW--V */
#define LW_PBUS_TVDIO_CALEN_PN_A                              16:16 /* RWIVF */
#define LW_PBUS_TVDIO_CALEN_PN_A_OFF                     0x00000000 /* RWI-V */
#define LW_PBUS_TVDIO_CALEN_PN_A_ON                      0x00000001 /* RW--V */
#define LW_PBUS_TVDIO_CALPN                              0x00001268 /* R--4R */
#define LW_PBUS_TVDIO_CALPN_A                                   4:0 /* R--VF */
#define LW_PBUS_TVDIO_CALSEL                             0x0000126C /* RW-4R */
#define LW_PBUS_TVDIO_CALSEL_SOURCE                             3:0 /* RW-VF */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED0            0x00000000 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED1            0x00000001 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED2            0x00000002 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED3            0x00000003 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_VCCQ_A               0x00000004 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED4            0x00000005 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED5            0x00000006 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED6            0x00000007 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_PCI                  0x00000008 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_CORE                 0x00000009 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED7            0x0000000A /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED8            0x0000000B /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVED9            0x0000000C /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVEDA            0x0000000D /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVEDB            0x0000000E /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_SOURCE_RESERVEDC            0x0000000F /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_REF_SEL                            8:8 /* RWIVF */
#define LW_PBUS_TVDIO_CALSEL_REF_SEL_XTAL                0x00000000 /* RWI-V */
#define LW_PBUS_TVDIO_CALSEL_REF_SEL_PCICLK              0x00000001 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_REF_DIV                          19:16 /* RW-UF */
#define LW_PBUS_TVDIO_CALSEL_REF_DIV_0                   0x00000000 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_REF_DIV_4                   0x00000004 /* RW--V */
#define LW_PBUS_TVDIO_CALSEL_REF_DIV_16                  0x0000000F /* RW--V */
#define LW_PBUS_DVOIO_PADCTL                             0x00001280 /* RW-4R */
#define LW_PBUS_DVOIO_PADCTL_DVOA_PULLDOWN                      4:0 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOA_PULLDOWN_3V            0x00000019 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_PULLDOWN_1X2XAGP2      0x0000001f /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_TERM                          5:5 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOA_TERM_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_TERM_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_EMCI                          6:6 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOA_EMCI_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_EMCI_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_ECTT                          7:7 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOA_ECTT_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_ECTT_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_PULLUP                       12:8 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOA_PULLUP_3V              0x0000000f /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_PULLUP_1X2XAGP2        0x00000013 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_E25V                        13:13 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOA_E25V_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_E25V_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_ESCH                        14:14 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOA_ESCH_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_ESCH_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_VREF                        15:15 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOA_VREF_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOA_VREF_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_PULLDOWN                    20:16 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOB_PULLDOWN_3V            0x00000019 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_PULLDOWN_1X2XAGP2      0x0000001f /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_TERM                        21:21 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOB_TERM_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_TERM_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_EMCI                        22:22 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOB_EMCI_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_EMCI_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_ECTT                        23:23 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOB_ECTT_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_ECTT_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_PULLUP                      28:24 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOB_PULLUP_3V              0x0000000f /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_PULLUP_1X2XAGP2        0x00000013 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_E25V                        29:29 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOB_E25V_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_E25V_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_ESCH                        30:30 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOB_ESCH_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_ESCH_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_VREF                        31:31 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_DVOB_VREF_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_DVOB_VREF_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_VIPIO_PADCTL                             0x00001284 /* RW-4R */
#define LW_PBUS_VIPIO_PADCTL_VIP_PULLDOWN                       4:0 /* RWIVF */
#define LW_PBUS_VIPIO_PADCTL_VIP_PULLDOWN_3V             0x00000019 /* RWI-V */
#define LW_PBUS_VIPIO_PADCTL_VIP_PULLDOWN_1X2XAGP2       0x0000001f /* RW--V */
#define LW_PBUS_VIPIO_PADCTL_VIP_TERM                           5:5 /* RWIVF */
#define LW_PBUS_VIPIO_PADCTL_VIP_TERM_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_VIPIO_PADCTL_VIP_TERM_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_VIPIO_PADCTL_VIP_EMCI                           6:6 /* RWIVF */
#define LW_PBUS_VIPIO_PADCTL_VIP_EMCI_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_VIPIO_PADCTL_VIP_EMCI_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_VIPIO_PADCTL_VIP_ECTT                           7:7 /* RWIVF */
#define LW_PBUS_VIPIO_PADCTL_VIP_ECTT_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_VIPIO_PADCTL_VIP_ECTT_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_VIPIO_PADCTL_VIP_PULLUP                        12:8 /* RWIVF */
#define LW_PBUS_VIPIO_PADCTL_VIP_PULLUP_3V               0x0000000f /* RWI-V */
#define LW_PBUS_VIPIO_PADCTL_VIP_PULLUP_1X2XAGP2         0x00000013 /* RW--V */
#define LW_PBUS_VIPIO_PADCTL_VIP_E25V                         13:13 /* RWIVF */
#define LW_PBUS_VIPIO_PADCTL_VIP_E25V_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_VIPIO_PADCTL_VIP_E25V_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_VIPIO_PADCTL_VIP_ESCH                         14:14 /* RWIVF */
#define LW_PBUS_VIPIO_PADCTL_VIP_ESCH_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_VIPIO_PADCTL_VIP_ESCH_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_VIPIO_PADCTL_VIP_VREF                         15:15 /* RWIVF */
#define LW_PBUS_VIPIO_PADCTL_VIP_VREF_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_VIPIO_PADCTL_VIP_VREF_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_CALCTL                             0x00001288 /* RW-4R */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_STRENGTH                   4:0 /* RWXVF */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_STRENGTH_MIN        0x00000000 /* RWI-V */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_STRENGTH_MAX        0x0000001f /* RW--V */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_MODE                       9:8 /* RWXVF */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_MODE_IDLE           0x00000000 /* RWI-V */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_MODE_TRISTATE       0x00000001 /* RW--V */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_MODE_ACTIVE         0x00000002 /* RW--V */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_PD_STATUS                10:10 /* R--VF */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_PD_STATUS_NOT_READY 0x00000000 /* R---V */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_PD_STATUS_READY     0x00000001 /* R---V */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_PU_STATUS                11:11 /* R--VF */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_PU_STATUS_NOT_READY 0x00000000 /* R---V */
// #define LW_PBUS_DVOIO_CALCTL_DVOACAL_PU_STATUS_READY     0x00000001 /* R---V */
#define LW_PBUS_DVOIO_CALCTL_DVOACAL_VDDQ_LEVEL               15:15 /* R--VF */
#define LW_PBUS_DVOIO_CALCTL_DVOACAL_VDDQ_LEVEL_15       0x00000000 /* R---V */
#define LW_PBUS_DVOIO_CALCTL_DVOACAL_VDDQ_LEVEL_33       0x00000001 /* R---V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_STRENGTH                 20:16 /* RWXVF */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_STRENGTH_MIN        0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_STRENGTH_MAX        0x0000001f /* RW--V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_MODE                     25:24 /* RWXVF */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_MODE_IDLE           0x00000000 /* RWI-V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_MODE_TRISTATE       0x00000001 /* RW--V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_MODE_ACTIVE         0x00000002 /* RW--V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_PD_STATUS                26:26 /* R--VF */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_PD_STATUS_READY     0x00000000 /* R---V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_PD_STATUS_NOT_READY 0x00000001 /* R---V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_PU_STATUS                27:27 /* R--VF */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_PU_STATUS_NOT_READY 0x00000000 /* R---V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_PU_STATUS_READY     0x00000001 /* R---V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_VDDQ_LEVEL               31:31 /* R--VF */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_VDDQ_LEVEL_15       0x00000000 /* R---V */
#define LW_PBUS_DVOIO_CALCTL_DVOBCAL_VDDQ_LEVEL_33       0x00000001 /* R---V */
#define LW_PBUS_DVOIO_PADCTL_B                           0x00001290 /* RW-4R */
#define LW_PBUS_DVOIO_PADCTL_B_SLEW_FALL                        4:0 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_B_SLEW_FALL_INIT            0x0000000A /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_B_SLEW_FALL__PROD           0x0000000A /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_B_SLEW_RISE                       12:8 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_B_SLEW_RISE_INIT            0x0000000A /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_B_SLEW_RISE__PROD           0x0000000A /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_B_DRIVE_FALL                     20:16 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_B_DRIVE_FALL_INIT           0x0000000A /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_B_DRIVE_FALL__PROD          0x0000000A /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_B_DRIVE_RISE                     28:24 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_B_DRIVE_RISE_INIT           0x0000000A /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_B_DRIVE_RISE__PROD          0x0000000A /* RW--V */
#define LW_PBUS_DVOIO_PADCTL_B_VDDQ                           31:31 /* RWIVF */
#define LW_PBUS_DVOIO_PADCTL_B_VDDQ_33                   0x00000001 /* RWI-V */
#define LW_PBUS_DVOIO_PADCTL_B_VDDQ_18                   0x00000000 /* RW--V */
#define LW_PBUS_DVOAIO_A                                     0x00001230 /* RW-4R */
#define LW_PBUS_DVOAIO_A_SLEW_FALL                                  4:0 /* RWIVF */
#define LW_PBUS_DVOAIO_A_SLEW_FALL_INIT                      0x0000000A /* RWI-V */
#define LW_PBUS_DVOAIO_A_SLEW_FALL__PROD                     0x0000000A /* RW--V */
#define LW_PBUS_DVOAIO_A_SLEW_FALL_FORCE_BYP_OR_CAL                 6:6 /* RWIVF */
#define LW_PBUS_DVOAIO_A_SLEW_FALL_FORCE_BYP_OR_CAL_DISABLED 0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_A_SLEW_FALL_FORCE_BYP_OR_CAL_ENABLED  0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_A_SLEW_FALL_BYP                              7:7 /* RWIVF */
#define LW_PBUS_DVOAIO_A_SLEW_FALL_BYP_DISABLED              0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_A_SLEW_FALL_BYP_ENABLED               0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_A_SLEW_RISE                                 12:8 /* RWIVF */
#define LW_PBUS_DVOAIO_A_SLEW_RISE_INIT                      0x0000000A /* RWI-V */
#define LW_PBUS_DVOAIO_A_SLEW_RISE__PROD                     0x0000000A /* RW--V */
#define LW_PBUS_DVOAIO_A_SLEW_RISE_FORCE_BYP_OR_CAL               14:14 /* RWIVF */
#define LW_PBUS_DVOAIO_A_SLEW_RISE_FORCE_BYP_OR_CAL_DISABLED 0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_A_SLEW_RISE_FORCE_BYP_OR_CAL_ENABLED  0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_A_SLEW_RISE_BYP                            15:15 /* RWIVF */
#define LW_PBUS_DVOAIO_A_SLEW_RISE_BYP_DISABLED              0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_A_SLEW_RISE_BYP_ENABLED               0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_A_VDDQ                                     31:31 /* RWIVF */
#define LW_PBUS_DVOAIO_A_VDDQ_33                             0x00000001 /* RWI-V */
#define LW_PBUS_DVOAIO_A_VDDQ_18                             0x00000000 /* RW--V */
#define LW_PBUS_DVOAIO_B                                  0x00001234 /* RW-4R */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD                           3:0 /* RWXVF */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_0MS                0x00000000 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_1MS                0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_2MS                0x00000002 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_4MS                0x00000003 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_8MS                0x00000004 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_16MS               0x00000005 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_32MS               0x00000006 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_64MS               0x00000007 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_128MS              0x00000008 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_256MS              0x00000009 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_512MS              0x0000000a /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_PERIOD_DISABLED           0x0000000f /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_FIXED_PD                         8:4 /* RWIVF */
#define LW_PBUS_DVOAIO_B_DVOCAL_FIXED_PD_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_B_DVOCAL_FIXED_PD_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_FIXED_PU                       14:10 /* RWIVF */
#define LW_PBUS_DVOAIO_B_DVOCAL_FIXED_PU_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_B_DVOCAL_FIXED_PU_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_USE_FIXED                      16:16 /* RWIVF */
#define LW_PBUS_DVOAIO_B_DVOCAL_USE_FIXED_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_B_DVOCAL_USE_FIXED_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_FORCE_BYP_OR_CAL               17:17 /* RWIVF */
#define LW_PBUS_DVOAIO_B_DVOCAL_FORCE_BYP_OR_CAL_DISABLED 0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_B_DVOCAL_FORCE_BYP_OR_CAL_ENABLED  0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_ON_RESUME                      18:18 /* RWIVF */
#define LW_PBUS_DVOAIO_B_DVOCAL_ON_RESUME_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_B_DVOCAL_ON_RESUME_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMP                           19:19 /* RW-VF */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMP_ILWALID              0x00000000 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMP_VALID                0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMPUTED_PD                    24:20 /* R--VF */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMPUTED_PD_MIN           0x00000000 /* R---V */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMPUTED_PD_MAX           0x0000001f /* R---V */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMPUTED_PU                    30:26 /* R--VF */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMPUTED_PU_MIN           0x00000000 /* R---V */
#define LW_PBUS_DVOAIO_B_DVOCAL_COMPUTED_PU_MAX           0x0000001f /* R---V */
#define LW_PBUS_DVOAIO_C                                  0x00001238 /* RW-4R */
#define LW_PBUS_DVOAIO_C_DVOCAL_STRENGTH                         4:0 /* RWXVF */
#define LW_PBUS_DVOAIO_C_DVOCAL_STRENGTH_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_C_DVOCAL_STRENGTH_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DVOAIO_C_DVOCAL_TESTMODE                         8:8 /* RWXVF */
#define LW_PBUS_DVOAIO_C_DVOCAL_TESTMODE_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_C_DVOCAL_TESTMODE_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_DVOAIO_C_DVOCAL_PD_STATUS                      10:10 /* R--VF */
#define LW_PBUS_DVOAIO_C_DVOCAL_PD_STATUS_READY           0x00000000 /* R---V */
#define LW_PBUS_DVOAIO_C_DVOCAL_PD_STATUS_NOT_READY       0x00000001 /* R---V */
#define LW_PBUS_DVOAIO_C_DVOCAL_PU_STATUS                      11:11 /* R--VF */
#define LW_PBUS_DVOAIO_C_DVOCAL_PU_STATUS_NOT_READY       0x00000000 /* R---V */
#define LW_PBUS_DVOAIO_C_DVOCAL_PU_STATUS_READY           0x00000001 /* R---V */
#define LW_PBUS_DVOAIO_C_DVOCAL_MINCAL_PD                      16:12 /* RWXVF */
#define LW_PBUS_DVOAIO_C_DVOCAL_MINCAL_PD_MIN             0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_C_DVOCAL_MINCAL_PD_MAX             0x0000001f /* RW--V */
#define LW_PBUS_DVOAIO_C_DVOCAL_MAXCAL_PD                      21:17 /* RWXVF */
#define LW_PBUS_DVOAIO_C_DVOCAL_MAXCAL_PD_MIN             0x00000000 /* RW--V */
#define LW_PBUS_DVOAIO_C_DVOCAL_MAXCAL_PD_MAX             0x0000001f /* RWI-V */
#define LW_PBUS_DVOAIO_C_DVOCAL_MINCAL_PU                      26:22 /* RWXVF */
#define LW_PBUS_DVOAIO_C_DVOCAL_MINCAL_PU_MIN             0x00000000 /* RWI-V */
#define LW_PBUS_DVOAIO_C_DVOCAL_MINCAL_PU_MAX             0x0000001f /* RW--V */
#define LW_PBUS_DVOAIO_C_DVOCAL_MAXCAL_PU                      31:27 /* RWXVF */
#define LW_PBUS_DVOAIO_C_DVOCAL_MAXCAL_PU_MIN             0x00000000 /* RW--V */
#define LW_PBUS_DVOAIO_C_DVOCAL_MAXCAL_PU_MAX             0x0000001f /* RWI-V */
#define LW_PBUS_DVOBIO_A                                     0x00001240 /* RW-4R */
#define LW_PBUS_DVOBIO_A_SLEW_FALL                                  4:0 /* RWIVF */
#define LW_PBUS_DVOBIO_A_SLEW_FALL_INIT                      0x0000000A /* RWI-V */
#define LW_PBUS_DVOBIO_A_SLEW_FALL__PROD                     0x0000000A /* RW--V */
#define LW_PBUS_DVOBIO_A_SLEW_FALL_FORCE_BYP_OR_CAL                 6:6 /* RWIVF */
#define LW_PBUS_DVOBIO_A_SLEW_FALL_FORCE_BYP_OR_CAL_DISABLED 0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_A_SLEW_FALL_FORCE_BYP_OR_CAL_ENABLED  0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_A_SLEW_FALL_BYP                              7:7 /* RWIVF */
#define LW_PBUS_DVOBIO_A_SLEW_FALL_BYP_DISABLED              0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_A_SLEW_FALL_BYP_ENABLED               0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_A_SLEW_RISE                                 12:8 /* RWIVF */
#define LW_PBUS_DVOBIO_A_SLEW_RISE_INIT                      0x0000000A /* RWI-V */
#define LW_PBUS_DVOBIO_A_SLEW_RISE__PROD                     0x0000000A /* RW--V */
#define LW_PBUS_DVOBIO_A_SLEW_RISE_FORCE_BYP_OR_CAL               14:14 /* RWIVF */
#define LW_PBUS_DVOBIO_A_SLEW_RISE_FORCE_BYP_OR_CAL_DISABLED 0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_A_SLEW_RISE_FORCE_BYP_OR_CAL_ENABLED  0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_A_SLEW_RISE_BYP                            15:15 /* RWIVF */
#define LW_PBUS_DVOBIO_A_SLEW_RISE_BYP_DISABLED              0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_A_SLEW_RISE_BYP_ENABLED               0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_A_VDDQ                                     31:31 /* RWIVF */
#define LW_PBUS_DVOBIO_A_VDDQ_33                             0x00000001 /* RWI-V */
#define LW_PBUS_DVOBIO_A_VDDQ_18                             0x00000000 /* RW--V */
#define LW_PBUS_DVOBIO_B                                  0x00001244 /* RW-4R */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD                           3:0 /* RWXVF */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_0MS                0x00000000 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_1MS                0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_2MS                0x00000002 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_4MS                0x00000003 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_8MS                0x00000004 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_16MS               0x00000005 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_32MS               0x00000006 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_64MS               0x00000007 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_128MS              0x00000008 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_256MS              0x00000009 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_512MS              0x0000000a /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_PERIOD_DISABLED           0x0000000f /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_FIXED_PD                         8:4 /* RWIVF */
#define LW_PBUS_DVOBIO_B_DVOCAL_FIXED_PD_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_B_DVOCAL_FIXED_PD_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_FIXED_PU                       14:10 /* RWIVF */
#define LW_PBUS_DVOBIO_B_DVOCAL_FIXED_PU_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_B_DVOCAL_FIXED_PU_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_USE_FIXED                      16:16 /* RWIVF */
#define LW_PBUS_DVOBIO_B_DVOCAL_USE_FIXED_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_B_DVOCAL_USE_FIXED_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_FORCE_BYP_OR_CAL               17:17 /* RWIVF */
#define LW_PBUS_DVOBIO_B_DVOCAL_FORCE_BYP_OR_CAL_DISABLED 0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_B_DVOCAL_FORCE_BYP_OR_CAL_ENABLED  0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_ON_RESUME                      18:18 /* RWIVF */
#define LW_PBUS_DVOBIO_B_DVOCAL_ON_RESUME_DISABLED        0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_B_DVOCAL_ON_RESUME_ENABLED         0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMP                           19:19 /* RW-VF */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMP_ILWALID              0x00000000 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMP_VALID                0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMPUTED_PD                    24:20 /* R--VF */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMPUTED_PD_MIN           0x00000000 /* R---V */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMPUTED_PD_MAX           0x0000001f /* R---V */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMPUTED_PU                    30:26 /* R--VF */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMPUTED_PU_MIN           0x00000000 /* R---V */
#define LW_PBUS_DVOBIO_B_DVOCAL_COMPUTED_PU_MAX           0x0000001f /* R---V */
#define LW_PBUS_DVOBIO_C                                  0x00001248 /* RW-4R */
#define LW_PBUS_DVOBIO_C_DVOCAL_STRENGTH                         4:0 /* RWXVF */
#define LW_PBUS_DVOBIO_C_DVOCAL_STRENGTH_MIN              0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_C_DVOCAL_STRENGTH_MAX              0x0000001f /* RW--V */
#define LW_PBUS_DVOBIO_C_DVOCAL_TESTMODE                         8:8 /* RWXVF */
#define LW_PBUS_DVOBIO_C_DVOCAL_TESTMODE_DISABLED         0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_C_DVOCAL_TESTMODE_ENABLED          0x00000001 /* RW--V */
#define LW_PBUS_DVOBIO_C_DVOCAL_PD_STATUS                      10:10 /* R--VF */
#define LW_PBUS_DVOBIO_C_DVOCAL_PD_STATUS_READY           0x00000000 /* R---V */
#define LW_PBUS_DVOBIO_C_DVOCAL_PD_STATUS_NOT_READY       0x00000001 /* R---V */
#define LW_PBUS_DVOBIO_C_DVOCAL_PU_STATUS                      11:11 /* R--VF */
#define LW_PBUS_DVOBIO_C_DVOCAL_PU_STATUS_NOT_READY       0x00000000 /* R---V */
#define LW_PBUS_DVOBIO_C_DVOCAL_PU_STATUS_READY           0x00000001 /* R---V */
#define LW_PBUS_DVOBIO_C_DVOCAL_MINCAL_PD                      16:12 /* RWXVF */
#define LW_PBUS_DVOBIO_C_DVOCAL_MINCAL_PD_MIN             0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_C_DVOCAL_MINCAL_PD_MAX             0x0000001f /* RW--V */
#define LW_PBUS_DVOBIO_C_DVOCAL_MAXCAL_PD                      21:17 /* RWXVF */
#define LW_PBUS_DVOBIO_C_DVOCAL_MAXCAL_PD_MIN             0x00000000 /* RW--V */
#define LW_PBUS_DVOBIO_C_DVOCAL_MAXCAL_PD_MAX             0x0000001f /* RWI-V */
#define LW_PBUS_DVOBIO_C_DVOCAL_MINCAL_PU                      26:22 /* RWXVF */
#define LW_PBUS_DVOBIO_C_DVOCAL_MINCAL_PU_MIN             0x00000000 /* RWI-V */
#define LW_PBUS_DVOBIO_C_DVOCAL_MINCAL_PU_MAX             0x0000001f /* RW--V */
#define LW_PBUS_DVOBIO_C_DVOCAL_MAXCAL_PU                      31:27 /* RWXVF */
#define LW_PBUS_DVOBIO_C_DVOCAL_MAXCAL_PU_MIN             0x00000000 /* RW--V */
#define LW_PBUS_DVOBIO_C_DVOCAL_MAXCAL_PU_MAX             0x0000001f /* RWI-V */
#define LW_EXPROM_BIOS_ROM008(i)                   (0x00000000+(i)) /* RW-1A */
#define LW_EXPROM_BIOS_ROM008__SIZE_1                         65536 /*       */
#define LW_EXPROM_BIOS_ROM008_VALUE                             7:0 /* RW-VF */
#define LW_EXPROM_BIOS_ROM016(i)                 (0x00000000+(i)*2) /* RW-2A */
#define LW_EXPROM_BIOS_ROM016__SIZE_1                         32768 /*       */
#define LW_EXPROM_BIOS_ROM016_VALUE                            15:0 /* RW-VF */
#define LW_EXPROM_BIOS_ROM032(i)                 (0x00000000+(i)*4) /* RW-4A */
#define LW_EXPROM_BIOS_ROM032__SIZE_1                         16384 /*       */
#define LW_EXPROM_BIOS_ROM032_VALUE                            31:0 /* RW-VF */
#define LW_PRMIO_RMA_ID                                  0x00007100 /* R--4R */
#define LW_PRMIO_RMA_ID_CODE                                   31:0 /* C--UF */
#define LW_PRMIO_RMA_ID_CODE_VALID                       0x2B16D065 /* C---V */
#define LW_PRMIO_RMA_PTR                                 0x00007104 /* RW-4R */
#define LW_PRMIO_RMA_PTR_SPACE                                31:31 /* RWIVF */
#define LW_PRMIO_RMA_PTR_SPACE_REGISTER                  0x00000000 /* RWI-V */
#define LW_PRMIO_RMA_PTR_SPACE_MEMORY                    0x00000001 /* RW--V */
#define LW_PRMIO_RMA_PTR_ADDRESS                               28:2 /* RWIUF */
#define LW_PRMIO_RMA_PTR_ADDRESS_0                       0x00000000 /* RWI-V */
#define LW_PRMIO_RMA_DATA                                0x00007108 /* RW-4R */
#define LW_PRMIO_RMA_DATA_PORT                                 31:0 /* RWXUF */
#define LW_PRMIO_RMA_DATA32                              0x0000710C /* RW-4R */
#define LW_PRMIO_RMA_DATA32_BYTE2                             23:16 /* RWXUF */
#define LW_PRMIO_RMA_DATA32_BYTE1                              15:8 /* RWXUF */
#define LW_PRMIO_RMA_DATA32_BYTE0                               7:0 /* RWXUF */
#define LW_PBUS_PCI_LW_0                                 0x00001800 /* R--4R */
#define LW_PBUS_PCI_LW_0__ALIAS_1                LW_CONFIG_PCI_LW_0 /*       */
#define LW_CONFIG_PCI_LW_0                               0x00000000 /* R--4R */
#define LW_CONFIG_PCI_LW_0__ALIAS_1                LW_PBUS_PCI_LW_0 /*       */
#define LW_PBUS_PCI_LW_0_VENDOR_ID                             15:0 /* C--UF */
#define LW_PBUS_PCI_LW_0_VENDOR_ID_LWIDIA_SGS            0x000012D2 /* ----V */
#define LW_PBUS_PCI_LW_0_VENDOR_ID_LWIDIA                0x000010DE /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID                          31:16 /* R--UF */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW01_A              0x00000009 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW01_B_B02_B03_C01  0x00000008 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW02_A01            0x00000010 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW03_NOACPI         0x00000018 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW03_ACPI           0x00000019 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW04                0x00000020 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW05_DEVID0         0x00000028 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW05_DEVID1         0x00000029 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW05_DEVID2         0x0000002A /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW05_DEVID3         0x0000002B /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW06_DEVID0         0x0000002C /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW06_DEVID1         0x0000002D /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW06_DEVID2         0x0000002E /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW06_DEVID3         0x0000002F /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW0A_DEVID0         0x000000A0 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW0A_DEVID1         0x000000A1 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW0A_DEVID2         0x000000A2 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW0A_DEVID3         0x000000A3 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW10_DEVID0         0x00000100 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW10_DEVID1         0x00000101 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW10_DEVID2         0x00000102 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW10_DEVID3         0x00000103 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW15_DEVID0         0x00000150 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW15_DEVID1         0x00000151 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW15_DEVID2         0x00000152 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW15_DEVID3         0x00000153 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW18_DEVID0         0x00000180 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW18_DEVID1         0x00000181 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW18_DEVID2         0x00000182 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW18_DEVID3         0x00000183 /* ----V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW20_DEVID0         0x00000200 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW20_DEVID1         0x00000201 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW20_DEVID2         0x00000202 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW20_DEVID3         0x00000203 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW25_DEVID0         0x00000250 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW25_DEVID1         0x00000251 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW25_DEVID2         0x00000252 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW25_DEVID3         0x00000253 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW30_DEVID0         0x00000300 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW30_DEVID1         0x00000301 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW30_DEVID2         0x00000302 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW30_DEVID3         0x00000303 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW31_DEVID0         0x00000310 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW31_DEVID1         0x00000311 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW31_DEVID2         0x00000312 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW31_DEVID3         0x00000313 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW34_DEVID0         0x00000320 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW34_DEVID1         0x00000321 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW34_DEVID2         0x00000322 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW34_DEVID3         0x00000323 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW35_DEVID0         0x00000330 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW35_DEVID1         0x00000331 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW35_DEVID2         0x00000332 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW35_DEVID3         0x00000333 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW36_DEVID0         0x00000340 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW36_DEVID1         0x00000341 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW36_DEVID2         0x00000342 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW36_DEVID3         0x00000343 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW40_DEVID0         0x00000040 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW40_DEVID1         0x00000041 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW40_DEVID2         0x00000042 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW40_DEVID3         0x00000043 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW41_DEVID0         0x000000C0 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW41_DEVID1         0x000000C1 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW41_DEVID2         0x000000C2 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW41_DEVID3         0x000000C3 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW42_DEVID0         0x00000120 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW42_DEVID1         0x00000121 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW42_DEVID2         0x00000122 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW42_DEVID3         0x00000123 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW4C_DEVID0         0x00000130 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW4C_DEVID1         0x00000131 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW4C_DEVID2         0x00000132 /* C---V */
#define LW_CONFIG_PCI_LW_0_DEVICE_ID_LW4C_DEVID3         0x00000133 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC                       19:16 /* C--UF */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC_VGA              0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC_ALT1             0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC_ALT2             0x00000002 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC_ALT3             0x00000003 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC_LC0              0x00000004 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC_LC1              0x00000005 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC_LC2              0x00000006 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_FUNC_LC3              0x00000007 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP                       31:20 /* C--UF */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW0              0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW1              0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW2              0x00000002 /* ----V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW3              0x00000003 /* ----V */
// #define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW4              0x00000002 /* ----V */
// #define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW5              0x00000002 /* ----V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW10             0x00000010 /* ----V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW18             0x00000018 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW20             0x00000020 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW25             0x00000025 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW30             0x00000030 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW31             0x00000031 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW34             0x00000032 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW35             0x00000033 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW36             0x00000034 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW40             0x00000004 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW41             0x0000000C /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW42             0x00000012 /* C---V */
#define LW_PBUS_PCI_LW_0_DEVICE_ID_CHIP_LW4C             0x00000013 /* C---V */
#define LW_PBUS_PCI_LW_1                                 0x00001804 /* RW-4R */
#define LW_PBUS_PCI_LW_1__ALIAS_1                LW_CONFIG_PCI_LW_1 /*       */
#define LW_CONFIG_PCI_LW_1                               0x00000004 /* RW-4R */
#define LW_CONFIG_PCI_LW_1__ALIAS_1                LW_PBUS_PCI_LW_1 /*       */
#define LW_PBUS_PCI_LW_1_IO_SPACE                               0:0 /* RWIVF */
#define LW_PBUS_PCI_LW_1_IO_SPACE_DISABLED               0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_1_IO_SPACE_ENABLED                0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_1_MEMORY_SPACE                           1:1 /* RWIVF */
#define LW_PBUS_PCI_LW_1_MEMORY_SPACE_DISABLED           0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_1_MEMORY_SPACE_ENABLED            0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_1_BUS_MASTER                             2:2 /* RWIVF */
#define LW_PBUS_PCI_LW_1_BUS_MASTER_DISABLED             0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_1_BUS_MASTER_ENABLED              0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_1_WRITE_AND_ILWAL                        4:4 /* C--VF */
#define LW_PBUS_PCI_LW_1_WRITE_AND_ILWAL_DISABLED        0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_1_WRITE_AND_ILWAL_ENABLED         0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_1_PALETTE_SNOOP                          5:5 /* RWIVF */
#define LW_PBUS_PCI_LW_1_PALETTE_SNOOP_DISABLED          0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_1_PALETTE_SNOOP_ENABLED           0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_1_SERR                                   8:8 /* RWIVF */
#define LW_PBUS_PCI_LW_1_SERR_DISABLED                   0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_1_SERR_ENABLED                    0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_1_CMD_INTERRUPT                        10:10 /* RWIVF */
#define LW_PBUS_PCI_LW_1_CMD_INTERRUPT_ENABLED           0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_1_CMD_INTERRUPT_DISABLED          0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_1_STAT_INTERRUPT                       19:19 /* R-IVF */
#define LW_PBUS_PCI_LW_1_STAT_INTERRUPT_NOT_PENDING      0x00000000 /* R-I-V */
#define LW_PBUS_PCI_LW_1_STAT_INTERRUPT_PENDING          0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_1_CAPLIST                              20:20 /* C--VF */
#define LW_PBUS_PCI_LW_1_CAPLIST_NOT_PRESENT             0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_1_CAPLIST_PRESENT                 0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_1_66MHZ                                21:21 /* C--VF */
#define LW_PBUS_PCI_LW_1_66MHZ_INCAPABLE                 0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_1_66MHZ_CAPABLE                   0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_1_FAST_BACK2BACK                       23:23 /* C--VF */
#define LW_PBUS_PCI_LW_1_FAST_BACK2BACK_INCAPABLE        0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_1_FAST_BACK2BACK_CAPABLE          0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_1_DEVSEL_TIMING                        26:25 /* C--VF */
#define LW_PBUS_PCI_LW_1_DEVSEL_TIMING_FAST              0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_1_DEVSEL_TIMING_MEDIUM            0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_1_DEVSEL_TIMING_SLOW              0x00000002 /* ----V */
#define LW_PBUS_PCI_LW_1_SIGNALED_TARGET                      27:27 /* RWIVF */
#define LW_PBUS_PCI_LW_1_SIGNALED_TARGET_NO_ABORT        0x00000000 /* R-I-V */
#define LW_PBUS_PCI_LW_1_SIGNALED_TARGET_ABORT           0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_1_SIGNALED_TARGET_CLEAR           0x00000001 /* -W--V */
#define LW_PBUS_PCI_LW_1_RECEIVED_TARGET                      28:28 /* RWIVF */
#define LW_PBUS_PCI_LW_1_RECEIVED_TARGET_NO_ABORT        0x00000000 /* R-I-V */
#define LW_PBUS_PCI_LW_1_RECEIVED_TARGET_ABORT           0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_1_RECEIVED_TARGET_CLEAR           0x00000001 /* -W--V */
#define LW_PBUS_PCI_LW_1_RECEIVED_MASTER                      29:29 /* RWIVF */
#define LW_PBUS_PCI_LW_1_RECEIVED_MASTER_NO_ABORT        0x00000000 /* R-I-V */
#define LW_PBUS_PCI_LW_1_RECEIVED_MASTER_ABORT           0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_1_RECEIVED_MASTER_CLEAR           0x00000001 /* -W--V */
#define LW_PBUS_PCI_LW_1_RECEIVED_SERR                        30:30 /* RWIVF */
#define LW_PBUS_PCI_LW_1_RECEIVED_SERR_NO_ERROR          0x00000000 /* R-I-V */
#define LW_PBUS_PCI_LW_1_RECEIVED_SERR_ERROR             0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_1_RECEIVED_SERR_CLEAR             0x00000001 /* -W--V */
#define LW_PBUS_PCI_LW_2                                 0x00001808 /* R--4R */
#define LW_PBUS_PCI_LW_2__ALIAS_1                LW_CONFIG_PCI_LW_2 /*       */
#define LW_CONFIG_PCI_LW_2                               0x00000008 /* R--4R */
#define LW_CONFIG_PCI_LW_2__ALIAS_1                LW_PBUS_PCI_LW_2 /*       */
#define LW_PBUS_PCI_LW_2_REVISION_ID                            7:0 /* C--UF */
#define LW_PBUS_PCI_LW_2_REVISION_ID_A01                 0x000000A1 /* C---V */
#define LW_PBUS_PCI_LW_2_REVISION_ID_B01                 0x000000B1 /* ----V */
#define LW_PBUS_PCI_LW_2_REVISION_ID_MASK                       7:4 /* C--UF */
#define LW_PBUS_PCI_LW_2_REVISION_ID_MASK_A              0x0000000A /* C---V */
#define LW_PBUS_PCI_LW_2_REVISION_ID_MASK_B              0x0000000B /* ----V */
#define LW_PBUS_PCI_LW_2_REVISION_ID_FIB                        3:0 /* C--UF */
#define LW_PBUS_PCI_LW_2_REVISION_ID_FIB_1               0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_2_CLASS_CODE                            31:8 /* C--VF */
#define LW_PBUS_PCI_LW_2_CLASS_CODE_VGA                  0x00030000 /* C---V */
#define LW_PBUS_PCI_LW_2_CLASS_CODE_MULTIMEDIA           0x00048000 /* ----V */
#define LW_PBUS_PCI_LW_3                                 0x0000180C /* RW-4R */
#define LW_PBUS_PCI_LW_3__ALIAS_1                LW_CONFIG_PCI_LW_3 /*       */
#define LW_CONFIG_PCI_LW_3                               0x0000000C /* RW-4R */
#define LW_CONFIG_PCI_LW_3__ALIAS_1                LW_PBUS_PCI_LW_3 /*       */
#define LW_PBUS_PCI_LW_3_LATENCY_TIMER                        15:11 /* RWIUF */
#define LW_PBUS_PCI_LW_3_LATENCY_TIMER_0_CLOCKS          0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_3_LATENCY_TIMER_8_CLOCKS          0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_3_LATENCY_TIMER_240_CLOCKS        0x0000001E /* RW--V */
#define LW_PBUS_PCI_LW_3_LATENCY_TIMER_248_CLOCKS        0x0000001F /* RW--V */
#define LW_PBUS_PCI_LW_3_HEADER_TYPE                          23:16 /* R--VF */
#define LW_PBUS_PCI_LW_3_HEADER_TYPE_SINGLEFUNC          0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_3_HEADER_TYPE_MULTIFUNC           0x00000080 /* R---V */
#define LW_PBUS_PCI_LW_4                                 0x00001810 /* RW-4R */
#define LW_PBUS_PCI_LW_4__ALIAS_1                LW_CONFIG_PCI_LW_4 /*       */
#define LW_CONFIG_PCI_LW_4                               0x00000010 /* RW-4R */
#define LW_CONFIG_PCI_LW_4__ALIAS_1                LW_PBUS_PCI_LW_4 /*       */
#define LW_PBUS_PCI_LW_4_SPACE_TYPE                             0:0 /* C--VF */
#define LW_PBUS_PCI_LW_4_SPACE_TYPE_MEMORY               0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_4_SPACE_TYPE_IO                   0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_4_ADDRESS_TYPE                           2:1 /* C--VF */
#define LW_PBUS_PCI_LW_4_ADDRESS_TYPE_32_BIT             0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_4_ADDRESS_TYPE_20_BIT             0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_4_ADDRESS_TYPE_64_BIT             0x00000002 /* ----V */
#define LW_PBUS_PCI_LW_4_PREFETCHABLE                           3:3 /* C--VF */
#define LW_PBUS_PCI_LW_4_PREFETCHABLE_NOT                0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_4_PREFETCHABLE_MERGABLE           0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_4_BASE_ADDRESS                         31:24 /* RWIUF */
#define LW_PBUS_PCI_LW_4_BASE_ADDRESS_0                  0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_5                                 0x00001814 /* RW-4R */
#define LW_PBUS_PCI_LW_5__ALIAS_1                LW_CONFIG_PCI_LW_5 /*       */
#define LW_CONFIG_PCI_LW_5                               0x00000014 /* RW-4R */
#define LW_CONFIG_PCI_LW_5__ALIAS_1                LW_PBUS_PCI_LW_5 /*       */
#define LW_PBUS_PCI_LW_5_SPACE_TYPE                             0:0 /* C--VF */
#define LW_PBUS_PCI_LW_5_SPACE_TYPE_MEMORY               0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_5_SPACE_TYPE_IO                   0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_5_ADDRESS_TYPE                           2:1 /* C--VF */
#define LW_PBUS_PCI_LW_5_ADDRESS_TYPE_32_BIT             0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_5_ADDRESS_TYPE_20_BIT             0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_5_ADDRESS_TYPE_64_BIT             0x00000002 /* ----V */
#define LW_PBUS_PCI_LW_5_PREFETCHABLE                           3:3 /* C--VF */
#define LW_PBUS_PCI_LW_5_PREFETCHABLE_NOT                0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_5_PREFETCHABLE_MERGABLE           0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_5_BASE_ADDRESS                         31:26 /* RWIUF */
#define LW_PBUS_PCI_LW_5_BASE_ADDRESS_0                  0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_6                                 0x00001818 /* R--4R */
#define LW_PBUS_PCI_LW_6__ALIAS_1                LW_CONFIG_PCI_LW_6 /*       */
#define LW_CONFIG_PCI_LW_6                               0x00000018 /* R--4R */
#define LW_CONFIG_PCI_LW_6__ALIAS_1                LW_PBUS_PCI_LW_6 /*       */
#define LW_PBUS_PCI_LW_6_SPACE_TYPE                             0:0 /* C--VF */
#define LW_PBUS_PCI_LW_6_SPACE_TYPE_MEMORY               0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_6_SPACE_TYPE_IO                   0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_6_ADDRESS_TYPE                           2:1 /* C--VF */
#define LW_PBUS_PCI_LW_6_ADDRESS_TYPE_32_BIT             0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_6_ADDRESS_TYPE_20_BIT             0x00000001 /* ----V */
#define LW_PBUS_PCI_LW_6_ADDRESS_TYPE_64_BIT             0x00000002 /* ----V */
#define LW_PBUS_PCI_LW_6_PREFETCHABLE                           3:3 /* C--VF */
#define LW_PBUS_PCI_LW_6_PREFETCHABLE_NOT                0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_6_PREFETCHABLE_MERGABLE           0x00000001 /* ----V */
// #define LW_PBUS_PCI_LW_6_BASE_ADDRESS                         31:24 /* RWIUF */
#define LW_PBUS_PCI_LW_6_BASE_ADDRESS_0                  0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_7(i)                      (0x0000181C+(i)*4) /* R--4A */
#define LW_PBUS_PCI_LW_7__SIZE_1                                  4 /*       */
#define LW_PBUS_PCI_LW_7__ALIAS_1                LW_CONFIG_PCI_LW_7 /*       */
#define LW_CONFIG_PCI_LW_7(i)                    (0x0000001C+(i)*4) /* R--4A */
#define LW_CONFIG_PCI_LW_7__SIZE_1                                4 /*       */
#define LW_CONFIG_PCI_LW_7__ALIAS_1                LW_PBUS_PCI_LW_7 /*       */
#define LW_PBUS_PCI_LW_7_RESERVED                              31:0 /* C--VF */
#define LW_PBUS_PCI_LW_7_RESERVED_0                      0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_11                                0x0000182C /* R--4R */
#define LW_PBUS_PCI_LW_11__ALIAS_1              LW_CONFIG_PCI_LW_11 /*       */
#define LW_CONFIG_PCI_LW_11                              0x0000002C /* R--4R */
#define LW_CONFIG_PCI_LW_11__ALIAS_1              LW_PBUS_PCI_LW_11 /*       */
#define LW_PBUS_PCI_LW_11_SUBSYSTEM_VENDOR_ID                  15:0 /* R--UF */
#define LW_PBUS_PCI_LW_11_SUBSYSTEM_VENDOR_ID_NONE       0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_11_SUBSYSTEM_ID                        31:16 /* R--UF */
#define LW_PBUS_PCI_LW_11_SUBSYSTEM_ID_NONE              0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_12                                0x00001830 /* RW-4R */
#define LW_PBUS_PCI_LW_12__ALIAS_1              LW_CONFIG_PCI_LW_12 /*       */
#define LW_CONFIG_PCI_LW_12                              0x00000030 /* RW-4R */
#define LW_CONFIG_PCI_LW_12__ALIAS_1              LW_PBUS_PCI_LW_12 /*       */
#define LW_PBUS_PCI_LW_12_ROM_DECODE                            0:0 /* RWIVF */
#define LW_PBUS_PCI_LW_12_ROM_DECODE_DISABLED            0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_12_ROM_DECODE_ENABLED             0x00000001 /* RW--V */
// #define LW_PBUS_PCI_LW_12_ROM_BASE                            31:17 /* RWXUF */
#define LW_PBUS_PCI_LW_13                                0x00001834 /* RW-4R */
#define LW_PBUS_PCI_LW_13__ALIAS_1              LW_CONFIG_PCI_LW_13 /*       */
#define LW_CONFIG_PCI_LW_13                              0x00000034 /* RW-4R */
#define LW_CONFIG_PCI_LW_13__ALIAS_1              LW_PBUS_PCI_LW_13 /*       */
#define LW_PBUS_PCI_LW_13_CAP_PTR                               7:0 /* C--VF */
#define LW_PBUS_PCI_LW_13_CAP_PTR_AGP                    0x00000044 /* ----V */
#define LW_PBUS_PCI_LW_13_CAP_PTR_POWER_MGMT             0x00000060 /* C---V */
#define LW_PBUS_PCI_LW_14                                0x00001838 /* R--4R */
#define LW_PBUS_PCI_LW_14__ALIAS_1              LW_CONFIG_PCI_LW_14 /*       */
#define LW_CONFIG_PCI_LW_14                              0x00000038 /* R--4R */
#define LW_CONFIG_PCI_LW_14__ALIAS_1              LW_PBUS_PCI_LW_14 /*       */
#define LW_PBUS_PCI_LW_14_RESERVED                             31:0 /* C--VF */
#define LW_PBUS_PCI_LW_14_RESERVED_0                     0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_15                                0x0000183C /* RW-4R */
#define LW_PBUS_PCI_LW_15__ALIAS_1              LW_CONFIG_PCI_LW_15 /*       */
#define LW_CONFIG_PCI_LW_15                              0x0000003C /* RW-4R */
#define LW_CONFIG_PCI_LW_15__ALIAS_1              LW_PBUS_PCI_LW_15 /*       */
#define LW_PBUS_PCI_LW_15_INTR_LINE                             7:0 /* RWIVF */
#define LW_PBUS_PCI_LW_15_INTR_LINE_IRQ0                 0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_15_INTR_LINE_IRQ1                 0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_15_INTR_LINE_IRQ15                0x0000000F /* RW--V */
#define LW_PBUS_PCI_LW_15_INTR_LINE_UNKNOWN              0x000000FF /* RW--V */
#define LW_PBUS_PCI_LW_15_INTR_PIN                             15:8 /* C--VF */
#define LW_PBUS_PCI_LW_15_INTR_PIN_INTA                  0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_15_MIN_GNT                             23:16 /* C--VF */
#define LW_PBUS_PCI_LW_15_MIN_GNT_NO_REQUIREMENTS        0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_15_MIN_GNT_750NS                  0x00000003 /* ----V */
#define LW_PBUS_PCI_LW_15_MIN_GNT_1250NS                 0x00000005 /* C---V */
#define LW_PBUS_PCI_LW_15_MAX_LAT                             31:24 /* C--VF */
#define LW_PBUS_PCI_LW_15_MAX_LAT_NO_REQUIREMENTS        0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_15_MAX_LAT_250NS                  0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_16                                0x00001840 /* RW-4R */
#define LW_PBUS_PCI_LW_16__ALIAS_1              LW_CONFIG_PCI_LW_16 /*       */
#define LW_CONFIG_PCI_LW_16                              0x00000040 /* RW-4R */
#define LW_CONFIG_PCI_LW_16__ALIAS_1              LW_PBUS_PCI_LW_16 /*       */
#define LW_PBUS_PCI_LW_16_SUBSYSTEM_VENDOR_ID                  15:0 /* RW-VF */
#define LW_PBUS_PCI_LW_16_SUBSYSTEM_VENDOR_ID_NONE       0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_16_SUBSYSTEM_ID                        31:16 /* RW-VF */
#define LW_PBUS_PCI_LW_16_SUBSYSTEM_ID_NONE              0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_17                                0x00001844 /* RW-4R */
#define LW_PBUS_PCI_LW_17__ALIAS_1              LW_CONFIG_PCI_LW_17 /*       */
#define LW_CONFIG_PCI_LW_17                              0x00000044 /* RW-4R */
#define LW_CONFIG_PCI_LW_17__ALIAS_1              LW_PBUS_PCI_LW_17 /*       */
#define LW_PBUS_PCI_LW_17_AGP_REV_MAJOR                       23:20 /* C--VF */
#define LW_PBUS_PCI_LW_17_AGP_REV_MAJOR_1                0x00000003 /* C---V */
#define LW_PBUS_PCI_LW_17_AGP_REV_MINOR                       19:16 /* C--VF */
#define LW_PBUS_PCI_LW_17_AGP_REV_MINOR_0                0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_17_NEXT_PTR                             15:8 /* C--VF */
#define LW_PBUS_PCI_LW_17_NEXT_PTR_NULL                  0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_17_CAP_ID                                7:0 /* C--VF */
#define LW_PBUS_PCI_LW_17_CAP_ID_AGP                     0x00000002 /* C---V */
#define LW_PBUS_PCI_LW_18                                0x00001848 /* RW-4R */
#define LW_PBUS_PCI_LW_18__ALIAS_1              LW_CONFIG_PCI_LW_18 /*       */
#define LW_CONFIG_PCI_LW_18                              0x00000048 /* RW-4R */
#define LW_CONFIG_PCI_LW_18__ALIAS_1              LW_PBUS_PCI_LW_18 /*       */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RQ                       31:24 /* R--VF */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RQ_32               0x0000001F /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_AGP3MODE_1          0x000000FF /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_CAL                      12:10 /* R--VF */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_CAL_4MS             0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_CAL_16MS            0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_CAL_64MS            0x00000002 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_CAL_256MS           0x00000003 /* R-I-V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_CAL_NONE            0x00000007 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_SBA                        9:9 /* R--VF */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_SBA_NONE            0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_SBA_CAPABLE         0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_FW                         4:4 /* R--VF */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_FW_NONE             0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_FW_CAPABLE          0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_AGP3MODE                   3:3 /* R--VF */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_AGP3MODE_DISABLED   0x00000000 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_AGP3MODE_ENABLED    0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE                       2:0 /* R--VF */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE_1X             0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE_2X             0x00000002 /* ----V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE_1X_AND_2X      0x00000003 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE_4X             0x00000004 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE_1X_2X_4X       0x00000007 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE_A3_4X          0x00000001 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE_A3_8X          0x00000002 /* R---V */
#define LW_PBUS_PCI_LW_18_AGP_STATUS_RATE_A3_4X_AND_8X   0x00000003 /* R---V */
#define LW_PBUS_PCI_LW_19                                0x0000184C /* RW-4R */
#define LW_PBUS_PCI_LW_19__ALIAS_1              LW_CONFIG_PCI_LW_19 /*       */
#define LW_CONFIG_PCI_LW_19                              0x0000004C /* RW-4R */
#define LW_CONFIG_PCI_LW_19__ALIAS_1              LW_PBUS_PCI_LW_19 /*       */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_RQ_DEPTH                28:24 /* RWIVF */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_RQ_DEPTH_0         0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_PARQSZ                  15:13 /* RWIVF */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_PARQSZ_NONE        0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_SBA_ENABLE                9:9 /* RWIVF */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_SBA_ENABLE_OFF     0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_SBA_ENABLE_ON      0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_AGP_ENABLE                8:8 /* RWIVF */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_AGP_ENABLE_OFF     0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_AGP_ENABLE_ON      0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_FW_ENABLE                 4:4 /* RWIVF */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_FW_ENABLE_OFF      0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_FW_ENABLE_ON       0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_DATA_RATE                 2:0 /* RWIVF */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_DATA_RATE_OFF      0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_DATA_RATE_1X       0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_DATA_RATE_2X       0x00000002 /* RW--V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_DATA_RATE_4X       0x00000004 /* RW--V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_DATA_RATE_A3_4X    0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_19_AGP_COMMAND_DATA_RATE_A3_8X    0x00000002 /* RW--V */
#define LW_PBUS_PCI_LW_20                                0x00001850 /* RW-4R */
#define LW_PBUS_PCI_LW_20__ALIAS_1              LW_CONFIG_PCI_LW_20 /*       */
#define LW_CONFIG_PCI_LW_20                              0x00000050 /* RW-4R */
#define LW_CONFIG_PCI_LW_20__ALIAS_1              LW_PBUS_PCI_LW_20 /*       */
#define LW_PBUS_PCI_LW_20_ROM_SHADOW                            0:0 /* RWIVF */
#define LW_PBUS_PCI_LW_20_ROM_SHADOW_DISABLED            0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_20_ROM_SHADOW_ENABLED             0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_21                                0x00001854 /* RW-4R */
#define LW_PBUS_PCI_LW_21__ALIAS_1              LW_CONFIG_PCI_LW_21 /*       */
#define LW_CONFIG_PCI_LW_21                              0x00000054 /* RW-4R */
#define LW_CONFIG_PCI_LW_21__ALIAS_1              LW_PBUS_PCI_LW_21 /*       */
#define LW_PBUS_PCI_LW_21_VGA                                   0:0 /* RWIVF */
#define LW_PBUS_PCI_LW_21_VGA_DISABLED                   0x00000000 /* RW--V */
#define LW_PBUS_PCI_LW_21_VGA_ENABLED                    0x00000001 /* RWI-V */
#define LW_PBUS_PCI_LW_22                                0x00001858 /* RW-4R */
#define LW_PBUS_PCI_LW_22__ALIAS_1              LW_CONFIG_PCI_LW_22 /*       */
#define LW_CONFIG_PCI_LW_22                              0x00000058 /* RW-4R */
#define LW_CONFIG_PCI_LW_22__ALIAS_1              LW_PBUS_PCI_LW_22 /*       */
#define LW_PBUS_PCI_LW_22_SCRATCH                              23:0 /* RWIVF */
#define LW_PBUS_PCI_LW_22_SCRATCH_DEFAULT                0x0023D6CE /* RWI-V */
#define LW_PBUS_PCI_LW_23                                0x0000185C /* RW-4R */
#define LW_PBUS_PCI_LW_23__ALIAS_1              LW_CONFIG_PCI_LW_23 /*       */
#define LW_CONFIG_PCI_LW_23                              0x0000005C /* RW-4R */
#define LW_CONFIG_PCI_LW_23__ALIAS_1              LW_PBUS_PCI_LW_23 /*       */
#define LW_PBUS_PCI_LW_23_DT_TIMEOUT                            3:0 /* RWIVF */
#define LW_PBUS_PCI_LW_23_DT_TIMEOUT_16                  0x0000000F /* RWI-V */
#define LW_PBUS_PCI_LW_23_DEVID_OVRD_WE                         4:4 /* RWIVF */
#define LW_PBUS_PCI_LW_23_DEVID_OVRD_WE_DIS              0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_23_DEVID_OVRD_WE_EN               0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_23_DEVID_OVRD                            5:5 /* RWIVF */
#define LW_PBUS_PCI_LW_23_DEVID_OVRD_DIS                 0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_23_DEVID_OVRD_EN                  0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_23_REVID_OVRD_WE                         6:6 /* RWIVF */
#define LW_PBUS_PCI_LW_23_REVID_OVRD_WE_DIS              0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_23_REVID_OVRD_WE_EN               0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_23_REVID_OVRD                            7:7 /* RWIVF */
#define LW_PBUS_PCI_LW_23_REVID_OVRD_DIS                 0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_23_REVID_OVRD_EN                  0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_23_AGP_CAP_PTR_NULL                      8:8 /* RWIVF */
#define LW_PBUS_PCI_LW_23_AGP_CAP_PTR_NULL_DIS           0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_23_AGP_CAP_PTR_NULL_EN            0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_24                                0x00001860 /* RW-4R */
#define LW_PBUS_PCI_LW_24__ALIAS_1              LW_CONFIG_PCI_LW_24 /*       */
#define LW_CONFIG_PCI_LW_24                              0x00000060 /* RW-4R */
#define LW_CONFIG_PCI_LW_24__ALIAS_1              LW_PBUS_PCI_LW_24 /*       */
#define LW_PBUS_PCI_LW_24_PME_D3_COLD                         31:31 /* C--VF */
#define LW_PBUS_PCI_LW_24_PME_D3_COLD_SUPPORTED          0x00000001 /* ---VV */
#define LW_PBUS_PCI_LW_24_PME_D3_COLD_NOT_SUPPORTED      0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_PME_D3_HOT                          30:30 /* C--VF */
#define LW_PBUS_PCI_LW_24_PME_D3_HOT_SUPPORTED           0x00000001 /* ---VV */
#define LW_PBUS_PCI_LW_24_PME_D3_HOT_NOT_SUPPORTED       0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_PME_D2                              29:29 /* C--VF */
#define LW_PBUS_PCI_LW_24_PME_D2_SUPPORTED               0x00000001 /* ---VV */
#define LW_PBUS_PCI_LW_24_PME_D2_NOT_SUPPORTED           0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_PME_D1                              28:28 /* C--VF */
#define LW_PBUS_PCI_LW_24_PME_D1_SUPPORTED               0x00000001 /* ---VV */
#define LW_PBUS_PCI_LW_24_PME_D1_NOT_SUPPORTED           0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_PME_D0                              27:27 /* C--VF */
#define LW_PBUS_PCI_LW_24_PME_D0_SUPPORTED               0x00000001 /* ---VV */
#define LW_PBUS_PCI_LW_24_PME_D0_NOT_SUPPORTED           0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_D2                                  26:26 /* C--VF */
#define LW_PBUS_PCI_LW_24_D2_SUPPORTED                   0x00000001 /* ---VV */
#define LW_PBUS_PCI_LW_24_D2_NOT_SUPPORTED               0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_D1                                  25:25 /* C--VF */
#define LW_PBUS_PCI_LW_24_D1_SUPPORTED                   0x00000001 /* ---VV */
#define LW_PBUS_PCI_LW_24_D1_NOT_SUPPORTED               0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_DSI                                 21:21 /* C--VF */
#define LW_PBUS_PCI_LW_24_DSI_NOT_REQUIRED               0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_PME_CLOCK                           19:19 /* C--VF */
#define LW_PBUS_PCI_LW_24_PME_CLOCK_NOT_REQUIRED         0x00000000 /* C--VV */
#define LW_PBUS_PCI_LW_24_VERSION                             18:16 /* C--VF */
#define LW_PBUS_PCI_LW_24_VERSION_1                      0x00000001 /* ---VV */
#define LW_PBUS_PCI_LW_24_VERSION_2                      0x00000002 /* C--VV */
#define LW_PBUS_PCI_LW_24_NEXT_PTR                             15:8 /* R--VF */
#define LW_PBUS_PCI_LW_24_NEXT_PTR_NULL                  0x00000000 /* ----V */
#define LW_PBUS_PCI_LW_24_NEXT_PTR_AGP                   0x00000044 /* ----V */
#define LW_PBUS_PCI_LW_24_CAP_ID                                7:0 /* C--VF */
#define LW_PBUS_PCI_LW_24_CAP_ID_POWER_MGMT              0x00000001 /* C---V */
#define LW_PBUS_PCI_LW_25                                0x00001864 /* RW-4R */
#define LW_PBUS_PCI_LW_25__ALIAS_1              LW_CONFIG_PCI_LW_25 /*       */
#define LW_CONFIG_PCI_LW_25                              0x00000064 /* RW-4R */
#define LW_CONFIG_PCI_LW_25__ALIAS_1              LW_PBUS_PCI_LW_25 /*       */
#define LW_PBUS_PCI_LW_25_POWER_STATE                           1:0 /* RWIVF */
#define LW_PBUS_PCI_LW_25_POWER_STATE_D3_HOT             0x00000003 /* RW-VV */
#define LW_PBUS_PCI_LW_25_POWER_STATE_D2                 0x00000002 /* RW-VV */
#define LW_PBUS_PCI_LW_25_POWER_STATE_D1                 0x00000001 /* RW-VV */
#define LW_PBUS_PCI_LW_25_POWER_STATE_D0                 0x00000000 /* RWIVV */
#define LW_PBUS_PCI_LW_26(i)                     (0x00001868+(i)*4) /* R--4A */
#define LW_PBUS_PCI_LW_26__SIZE_1                                11 /*       */
#define LW_PBUS_PCI_LW_26__ALIAS_1              LW_CONFIG_PCI_LW_26 /*       */
#define LW_CONFIG_PCI_LW_26(i)                   (0x00000068+(i)*4) /* R--4A */
#define LW_CONFIG_PCI_LW_26__SIZE_1                              11 /*       */
#define LW_CONFIG_PCI_LW_26__ALIAS_1              LW_PBUS_PCI_LW_26 /*       */
#define LW_PBUS_PCI_LW_26_RESERVED                             31:0 /* C--VF */
#define LW_PBUS_PCI_LW_26_RESERVED_0                     0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_37                                0x00001894 /* RW-4R */
#define LW_PBUS_PCI_LW_37__ALIAS_1              LW_CONFIG_PCI_LW_37 /*       */
#define LW_CONFIG_PCI_LW_37                              0x00000094 /* RW-4R */
#define LW_CONFIG_PCI_LW_37__ALIAS_1              LW_PBUS_PCI_LW_37 /*       */
#define LW_PBUS_PCI_LW_37_DBG1_SEL                              7:0 /* RWIVF */
#define LW_PBUS_PCI_LW_37_DBG1_SEL_INIT                  0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_37_DBG1_SEL__PROD                 0x00000000 /* RW--V */
#define LW_PBUS_PCI_LW_37_DBG1_UNIT                            14:8 /* RWIVF */
#define LW_PBUS_PCI_LW_37_DBG1_UNIT_INIT                 0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_37_DBG1_UNIT__PROD                0x00000000 /* RW--V */
#define LW_PBUS_PCI_LW_37_DBG1_RSVD0                          15:15 /* RWIVF */
#define LW_PBUS_PCI_LW_37_DBG1_RSVD0_INIT                0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_37_DBG1_RSVD0__PROD               0x00000000 /* RW--V */
#define LW_PBUS_PCI_LW_37_DBG0_SEL                            23:16 /* RWIVF */
#define LW_PBUS_PCI_LW_37_DBG0_SEL_INIT                  0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_37_DBG0_SEL__PROD                 0x00000000 /* RW--V */
#define LW_PBUS_PCI_LW_37_DBG0_UNIT                           30:24 /* RWIVF */
#define LW_PBUS_PCI_LW_37_DBG0_UNIT_INIT                 0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_37_DBG0_UNIT__PROD                0x00000000 /* RW--V */
#define LW_PBUS_PCI_LW_37_EN_DBG                              31:31 /* RWIVF */
#define LW_PBUS_PCI_LW_37_EN_DBG_DISABLED                0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_37_EN_DBG_ENABLED                 0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_38                                0x00001898 /* RW-4R */
#define LW_PBUS_PCI_LW_38__ALIAS_1              LW_CONFIG_PCI_LW_38 /*       */
#define LW_CONFIG_PCI_LW_38                              0x00000098 /* RW-4R */
#define LW_CONFIG_PCI_LW_38__ALIAS_1              LW_PBUS_PCI_LW_38 /*       */
#define LW_PBUS_PCI_LW_38_AGPPLL_MDIV                           7:0 /* RWIVF */
#define LW_PBUS_PCI_LW_38_AGPPLL_MDIV__PROD              0x00000001 /* RWI-V */
#define LW_PBUS_PCI_LW_38_AGPPLL_NDIV                          15:8 /* RWIVF */
#define LW_PBUS_PCI_LW_38_AGPPLL_NDIV__PROD              0x00000004 /* RWI-V */
#define LW_PBUS_PCI_LW_38_AGPPLL_PDIV                         18:16 /* RWIVF */
#define LW_PBUS_PCI_LW_38_AGPPLL_PDIV__PROD              0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_38_AGPPLL_RSVD                         19:19 /* RWIVF */
#define LW_PBUS_PCI_LW_38_AGPPLL_RSVD__PROD              0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_38_AGPPLL_SETUP                        28:20 /* RWIVF */
#define LW_PBUS_PCI_LW_38_AGPPLL_SETUP__PROD             0x00000014 /* RWI-V */
#define LW_PBUS_PCI_LW_38_AGPPLL_MULT                         29:29 /* RWIVF */
#define LW_PBUS_PCI_LW_38_AGPPLL_MULT_X1                 0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_38_AGPPLL_MULT_X2                 0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_38_AGPPLL_ACTIVE                       30:30 /* RWIVF */
#define LW_PBUS_PCI_LW_38_AGPPLL_ACTIVE_DEACTIVATE       0x00000000 /* RW--V */
#define LW_PBUS_PCI_LW_38_AGPPLL_ACTIVE_ACTIVATE         0x00000001 /* RWI-V */
#define LW_PBUS_PCI_LW_38_AGPPLL_EN                           31:31 /* RWIVF */
#define LW_PBUS_PCI_LW_38_AGPPLL_EN_DISABLED             0x00000000 /* RW--V */
#define LW_PBUS_PCI_LW_38_AGPPLL_EN_ENABLED              0x00000001 /* RWI-V */
#define LW_PBUS_PCI_LW_40                                0x000018A0 /* RW-4R */
#define LW_PBUS_PCI_LW_40__ALIAS_1              LW_CONFIG_PCI_LW_40 /*       */
#define LW_CONFIG_PCI_LW_40                              0x000000A0 /* RW-4R */
#define LW_CONFIG_PCI_LW_40__ALIAS_1              LW_PBUS_PCI_LW_40 /*       */
#define LW_PBUS_PCI_LW_40_BR_RMA                                0:0 /* RWIVF */
#define LW_PBUS_PCI_LW_40_BR_RMA_ENABLED                 0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_40_BR_RMA_DISABLED                0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_40_BR_PRIVMIRR                           1:1 /* RWIVF */
#define LW_PBUS_PCI_LW_40_BR_PRIVMIRR_ENABLED            0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_40_BR_PRIVMIRR_DISABLED           0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_40_AGPWRITE_TO_REQ_TA                    2:2 /* RWIVF */
#define LW_PBUS_PCI_LW_40_AGPWRITE_TO_REQ_TA_ENABLED     0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_40_AGPWRITE_TO_REQ_TA_DISABLED    0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_40_BR_SPARE                              3:3 /* RWIVF */
#define LW_PBUS_PCI_LW_40_BR_SPARE_0                     0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_40_AGPWRITE_TO_PCIWRITE                  4:4 /* RWIVF */
#define LW_PBUS_PCI_LW_40_AGPWRITE_TO_PCIWRITE_DISABLED  0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_40_AGPWRITE_TO_PCIWRITE_ENABLED   0x00000001 /* RW--V */
#define LW_PBUS_PCI_LW_40_SPARE                                31:5 /* RWIVF */
#define LW_PBUS_PCI_LW_40_SPARE_0                        0x00000000 /* RWI-V */
#define LW_PBUS_PCI_LW_39                                0x0000189C /* R--4R */
#define LW_PBUS_PCI_LW_39__ALIAS_1              LW_CONFIG_PCI_LW_39 /*       */
#define LW_CONFIG_PCI_LW_39                              0x0000009C /* R--4R */
#define LW_CONFIG_PCI_LW_39__ALIAS_1              LW_PBUS_PCI_LW_39 /*       */
#define LW_PBUS_PCI_LW_39_RESERVED                             31:0 /* C--VF */
#define LW_PBUS_PCI_LW_39_RESERVED_0                     0x00000000 /* C---V */
#define LW_PBUS_PCI_LW_41(i)                     (0x000018A4+(i)*4) /* R--4A */
#define LW_PBUS_PCI_LW_41__SIZE_1                                23 /*       */
#define LW_PBUS_PCI_LW_41__ALIAS_1              LW_CONFIG_PCI_LW_41 /*       */
#define LW_CONFIG_PCI_LW_41(i)                   (0x000000a4+(i)*4) /* R--4A */
#define LW_CONFIG_PCI_LW_41__SIZE_1                              23 /*       */
#define LW_CONFIG_PCI_LW_41__ALIAS_1              LW_PBUS_PCI_LW_41 /*       */
#define LW_PBUS_PCI_LW_41_RESERVED                             31:0 /* C--VF */
#define LW_PBUS_PCI_LW_41_RESERVED_0                     0x00000000 /* C---V */
#define LW_PBUS_SEQ_PTR                                  0x00001304 /* RW-4R */
#define LW_PBUS_SEQ_PTR_A_FPON                                  5:0 /* RWIVF */
#define LW_PBUS_SEQ_PTR_A_FPON_DEFAULT                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_PTR_B_FPOFF                                13:8 /* RWIVF */
#define LW_PBUS_SEQ_PTR_B_FPOFF_DEFAULT                  0x00000010 /* RWI-V */
#define LW_PBUS_SEQ_PTR_C_SUS                                 21:16 /* RWIVF */
#define LW_PBUS_SEQ_PTR_C_SUS_DEFAULT                    0x00000020 /* RWI-V */
#define LW_PBUS_SEQ_PTR_D_RES                                 29:24 /* RWIVF */
#define LW_PBUS_SEQ_PTR_D_RES_DEFAULT                    0x00000030 /* RWI-V */
#define LW_PBUS_SEQ_STATUS                               0x00001308 /* R--4R */
#define LW_PBUS_SEQ_STATUS_SEQ1_PC                              5:0 /* R--VF */
#define LW_PBUS_SEQ_STATUS_SEQ1_PC_DEFAULT               0x00000000 /* R-I-V */
#define LW_PBUS_SEQ_STATUS_SEQ1_STATUS                          9:8 /* R--VF */
#define LW_PBUS_SEQ_STATUS_SEQ1_STATUS_IDLE              0x00000000 /* R-I-V */
#define LW_PBUS_SEQ_STATUS_SEQ1_STATUS_RUNNING           0x00000001 /* R---V */
#define LW_PBUS_SEQ_STATUS_SEQ1_STATUS_ERROR             0x00000003 /* R---V */
#define LW_PBUS_SEQ_STATUS_SEQ2_PC                            21:16 /* R--VF */
#define LW_PBUS_SEQ_STATUS_SEQ2_PC_DEFAULT               0x00000000 /* R-I-V */
#define LW_PBUS_SEQ_STATUS_SEQ2_STATUS                        25:24 /* R--VF */
#define LW_PBUS_SEQ_STATUS_SEQ2_STATUS_IDLE              0x00000000 /* R-I-V */
#define LW_PBUS_SEQ_STATUS_SEQ2_STATUS_RUNNING           0x00000001 /* R---V */
#define LW_PBUS_SEQ_STATUS_SEQ2_STATUS_ERROR             0x00000003 /* R---V */
#define LW_PBUS_SEQ_CTRL                                 0x0000130c /* -W-4R */
#define LW_PBUS_SEQ_CTRL_START                                  0:0 /* -W-VF */
#define LW_PBUS_SEQ_CTRL_START_HALT                      0x00000000 /* -W--V */
#define LW_PBUS_SEQ_CTRL_START_START                     0x00000001 /* -W--V */
#define LW_PBUS_SEQ_CTRL_STARTSEQ                               1:1 /* -W-VF */
#define LW_PBUS_SEQ_CTRL_STARTSEQ_1                      0x00000001 /* -W--V */
#define LW_PBUS_SEQ_CTRL_STARTSEQ_2                      0x00000000 /* -W--V */
#define LW_PBUS_SEQ_CTRL_RUNPTR                                 3:2 /* -W-VF */
#define LW_PBUS_SEQ_CTRL_RUNPTR_A_FPON                   0x00000000 /* -W--V */
#define LW_PBUS_SEQ_CTRL_RUNPTR_B_FPOFF                  0x00000001 /* -W--V */
#define LW_PBUS_SEQ_CTRL_RUNPTR_C_SUS                    0x00000002 /* -W--V */
#define LW_PBUS_SEQ_CTRL_RUNPTR_D_RES                    0x00000003 /* -W--V */
#define LW_PBUS_SEQ_BYP                                  0x00001310 /* RW-4R */
#define LW_PBUS_SEQ_BYP_0_OVERRIDE_GPIO2_OUT                    0:0 /* RWIVF */
#define LW_PBUS_SEQ_BYP_0_OVERRIDE_GPIO2_OUT_0           0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_0_OVERRIDE_GPIO2_OUT_1           0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_1_OVERRIDE_GPIO2_EN                     1:1 /* RWIVF */
#define LW_PBUS_SEQ_BYP_1_OVERRIDE_GPIO2_EN_0            0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_1_OVERRIDE_GPIO2_EN_1            0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_2_OVERRIDE_GPIO3_OUT                    2:2 /* RWIVF */
#define LW_PBUS_SEQ_BYP_2_OVERRIDE_GPIO3_OUT_0           0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_2_OVERRIDE_GPIO3_OUT_1           0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_3_OVERRIDE_GPIO3_EN                     3:3 /* RWIVF */
#define LW_PBUS_SEQ_BYP_3_OVERRIDE_GPIO3_EN_0            0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_3_OVERRIDE_GPIO3_EN_1            0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_4_OVERRIDE_RESERVED                     5:4 /* RWIVF */
#define LW_PBUS_SEQ_BYP_4_OVERRIDE_RESERVED_DEFAULT      0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_6_OVERRIDE_PD_TMDSPLL_H1                6:6 /* RWIVF */
#define LW_PBUS_SEQ_BYP_6_OVERRIDE_PD_TMDSPLL_H1_0       0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_6_OVERRIDE_PD_TMDSPLL_H1_1       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_7_OVERRIDE_PD_TMDSPLL_H2                7:7 /* RWIVF */
#define LW_PBUS_SEQ_BYP_7_OVERRIDE_PD_TMDSPLL_H2_0       0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_7_OVERRIDE_PD_TMDSPLL_H2_1       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_8_OVERRIDE_AUX3_TMDS1_L0                8:8 /* RWIVF */
#define LW_PBUS_SEQ_BYP_8_OVERRIDE_AUX3_TMDS1_L0_0       0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_8_OVERRIDE_AUX3_TMDS1_L0_1       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_9_OVERRIDE_AUX3_TMDS1_L1                9:9 /* RWIVF */
#define LW_PBUS_SEQ_BYP_9_OVERRIDE_AUX3_TMDS1_L1_0       0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_9_OVERRIDE_AUX3_TMDS1_L1_1       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_10_OVERRIDE_AUX3_TMDS2_L0             10:10 /* RWIVF */
#define LW_PBUS_SEQ_BYP_10_OVERRIDE_AUX3_TMDS2_L0_0      0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_10_OVERRIDE_AUX3_TMDS2_L0_1      0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_11_OVERRIDE_AUX3_TMDS2_L1             11:11 /* RWIVF */
#define LW_PBUS_SEQ_BYP_11_OVERRIDE_AUX3_TMDS2_L1_0      0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_11_OVERRIDE_AUX3_TMDS2_L1_1      0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_12_OVERRIDE_FPBLANK_H1                12:12 /* RWIVF */
#define LW_PBUS_SEQ_BYP_12_OVERRIDE_FPBLANK_H1_0         0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_12_OVERRIDE_FPBLANK_H1_1         0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_13_OVERRIDE_FPBLANK_H2                13:13 /* RWIVF */
#define LW_PBUS_SEQ_BYP_13_OVERRIDE_FPBLANK_H2_0         0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_13_OVERRIDE_FPBLANK_H2_1         0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_14_OVERRIDE                           14:14 /* RWIVF */
#define LW_PBUS_SEQ_BYP_14_OVERRIDE_0                    0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_14_OVERRIDE_1                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_15_OVERRIDE                           15:15 /* RWIVF */
#define LW_PBUS_SEQ_BYP_15_OVERRIDE_0                    0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_15_OVERRIDE_1                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_0_ENABLE_GPIO2_OUT                    16:16 /* RWIVF */
#define LW_PBUS_SEQ_BYP_0_ENABLE_GPIO2_OUT_OFF           0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_0_ENABLE_GPIO2_OUT_ON            0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_1_ENABLE_GPIO2_EN                     17:17 /* RWIVF */
#define LW_PBUS_SEQ_BYP_1_ENABLE_GPIO2_EN_OFF            0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_1_ENABLE_GPIO2_EN_ON             0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_2_ENABLE_GPIO3_OUT                    18:18 /* RWIVF */
#define LW_PBUS_SEQ_BYP_2_ENABLE_GPIO3_OUT_OFF           0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_2_ENABLE_GPIO3_OUT_ON            0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_3_ENABLE_GPIO3_EN                     19:19 /* RWIVF */
#define LW_PBUS_SEQ_BYP_3_ENABLE_GPIO3_EN_OFF            0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_3_ENABLE_GPIO3_EN_ON             0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_4_ENABLE_PWRDOWN_H1                   20:20 /* RWIVF */
#define LW_PBUS_SEQ_BYP_4_ENABLE_PWRDOWN_H1_OFF          0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_4_ENABLE_PWRDOWN_H1_ON           0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_5_ENABLE_PWRDOWN_H2                   21:21 /* RWIVF */
#define LW_PBUS_SEQ_BYP_5_ENABLE_PWRDOWN_H2_OFF          0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_5_ENABLE_PWRDOWN_H2_ON           0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_6_ENABLE_PD_TMDSPLL_H1                22:22 /* RWIVF */
#define LW_PBUS_SEQ_BYP_6_ENABLE_PD_TMDSPLL_H1_OFF       0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_6_ENABLE_PD_TMDSPLL_H1_ON        0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_7_ENABLE_PD_TMDSPLL_H2                23:23 /* RWIVF */
#define LW_PBUS_SEQ_BYP_7_ENABLE_PD_TMDSPLL_H2_OFF       0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_7_ENABLE_PD_TMDSPLL_H2_ON        0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_8_ENABLE_AUX3_TMDS1_L0                24:24 /* RWIVF */
#define LW_PBUS_SEQ_BYP_8_ENABLE_AUX3_TMDS1_L0_OFF       0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_8_ENABLE_AUX3_TMDS1_L0_ON        0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_9_ENABLE_AUX3_TMDS1_L1                25:25 /* RWIVF */
#define LW_PBUS_SEQ_BYP_9_ENABLE_AUX3_TMDS1_L1_OFF       0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_9_ENABLE_AUX3_TMDS1_L1_ON        0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_10_ENABLE_AUX3_TMDS2_L0               26:26 /* RWIVF */
#define LW_PBUS_SEQ_BYP_10_ENABLE_AUX3_TMDS2_L0_OFF      0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_10_ENABLE_AUX3_TMDS2_L0_ON       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_11_ENABLE_AUX3_TMDS2_L1               27:27 /* RWIVF */
#define LW_PBUS_SEQ_BYP_11_ENABLE_AUX3_TMDS2_L1_OFF      0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_11_ENABLE_AUX3_TMDS2_L1_ON       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_12_ENABLE_FPBLANK_H1                  28:28 /* RWIVF */
#define LW_PBUS_SEQ_BYP_12_ENABLE_FPBLANK_H1_OFF         0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_12_ENABLE_FPBLANK_H1_ON          0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_13_ENABLE_FPBLANK_H2                  29:29 /* RWIVF */
#define LW_PBUS_SEQ_BYP_13_ENABLE_FPBLANK_H2_OFF         0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_13_ENABLE_FPBLANK_H2_ON          0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_14_ENABLE                             30:30 /* RWIVF */
#define LW_PBUS_SEQ_BYP_14_ENABLE_OFF                    0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_14_ENABLE_ON                     0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP_15_ENABLE                             31:31 /* RWIVF */
#define LW_PBUS_SEQ_BYP_15_ENABLE_OFF                    0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP_15_ENABLE_ON                     0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2                                 0x00001314 /* RW-4R */
#define LW_PBUS_SEQ_BYP2_16_OVERRIDE                            0:0 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_16_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_16_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_17_OVERRIDE                            1:1 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_17_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_17_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_18_OVERRIDE                            2:2 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_18_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_18_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_19_OVERRIDE                            3:3 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_19_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_19_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_20_OVERRIDE                            4:4 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_20_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_20_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_21_OVERRIDE                            5:5 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_21_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_21_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_22_OVERRIDE                            6:6 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_22_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_22_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_23_OVERRIDE                            7:7 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_23_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_23_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_24_OVERRIDE                            8:8 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_24_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_24_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_25_OVERRIDE                            9:9 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_25_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_25_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_26_OVERRIDE                          10:10 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_26_OVERRIDE_0                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_26_OVERRIDE_1                   0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_27_OVERRIDE_PWM_EN                   11:11 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_27_OVERRIDE_PWM_EN_OFF          0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_27_OVERRIDE_PWM_EN_ON           0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_28_OVERRIDE_IDDQ                     12:12 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_28_OVERRIDE_IDDQ_OFF            0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_28_OVERRIDE_IDDQ_ON             0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_29_OVERRIDE_AGPSTOPCLK               13:13 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_29_OVERRIDE_AGPSTOPCLK_OFF      0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_29_OVERRIDE_AGPSTOPCLK_ON       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_30_OVERRIDE_PLL_PWRDWN               14:14 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_30_OVERRIDE_PLL_PWRDWN_OFF      0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_30_OVERRIDE_PLL_PWRDWN_ON       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_31_OVERRIDE_PLLSTOPCLK               15:15 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_31_OVERRIDE_PLLSTOPCLK_OFF      0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_31_OVERRIDE_PLLSTOPCLK_ON       0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_16_ENABLE                            16:16 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_16_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_16_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_17_ENABLE                            17:17 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_17_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_17_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_18_ENABLE                            18:18 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_18_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_18_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_19_ENABLE                            19:19 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_19_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_19_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_20_ENABLE                            20:20 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_20_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_20_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_21_ENABLE                            21:21 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_21_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_21_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_22_ENABLE                            22:22 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_22_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_22_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_23_ENABLE                            23:23 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_23_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_23_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_24_ENABLE                            24:24 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_24_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_24_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_25_ENABLE                            25:25 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_25_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_25_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_26_ENABLE                            26:26 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_26_ENABLE_OFF                   0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_26_ENABLE_ON                    0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_27_ENABLE_PWM_EN                     27:27 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_27_ENABLE_PWM_EN_OFF            0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_27_ENABLE_PWM_EN_ON             0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_28_ENABLE_IDDQ                       28:28 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_28_ENABLE_IDDQ_OFF              0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_28_ENABLE_IDDQ_ON               0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_29_ENABLE_AGPSTOPCLK                 29:29 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_29_ENABLE_AGPSTOPCLK_OFF        0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_29_ENABLE_AGPSTOPCLK_ON         0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_30_ENABLE_PLL_PWRDWN                 30:30 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_30_ENABLE_PLL_PWRDWN_OFF        0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_30_ENABLE_PLL_PWRDWN_ON         0x00000001 /* RW--V */
#define LW_PBUS_SEQ_BYP2_31_ENABLE_PLLSTOPCLK                 31:31 /* RWIVF */
#define LW_PBUS_SEQ_BYP2_31_ENABLE_PLLSTOPCLK_OFF        0x00000000 /* RWI-V */
#define LW_PBUS_SEQ_BYP2_31_ENABLE_PLLSTOPCLK_ON         0x00000001 /* RW--V */
#define LW_PBUS_SEQ_RAM(i)                       (0x00001400+(i)*4) /* RW-4A */
#define LW_PBUS_SEQ_RAM__SIZE_1                                  16 /*       */
#define LW_PBUS_SEQ_RAM_VALUE                                  31:0 /* RW-4F */
#define LW_PBUS_SEQ_RAM_RESERVE(i)               (0x00001440+(i)*4) /* R--4A */
#define LW_PBUS_SEQ_RAM_RESERVE__SIZE_1                          48 /*       */
#define LW_PBUS_SEQ_RAM_RESERVE_VALUE                          31:0 /* R--4F */
#define LW_PBUS_STACK_DATA                               0x00001380 /* RW-4R */
#define LW_PBUS_STACK_DATA_DATA                                 7:0 /* RWIVF */
#define LW_PBUS_STACK_DATA_DATA_DEFAULT                  0x00000000 /* RWI-V */
#define LW_PBUS_STACK_CTRL                               0x00001384 /* RW-4R */
#define LW_PBUS_STACK_CTRL_CMD                                  1:0 /* -W-VF */
#define LW_PBUS_STACK_CTRL_CMD_NOP                       0x00000000 /* -W--V */
#define LW_PBUS_STACK_CTRL_CMD_PUSH                      0x00000001 /* -W--V */
#define LW_PBUS_STACK_CTRL_CMD_POP                       0x00000002 /* -W--V */
#define LW_PBUS_STACK_EMPTY                                     4:4 /* R-IVF */
#define LW_PBUS_STACK_EMPTY_FALSE                        0x00000000 /* R---V */
#define LW_PBUS_STACK_EMPTY_TRUE                         0x00000001 /* R-I-V */
#define LW_PBUS_STACK_FULL                                      5:5 /* R-IVF */
#define LW_PBUS_STACK_FULL_FALSE                         0x00000000 /* R-I-V */
#define LW_PBUS_STACK_FULL_TRUE                          0x00000001 /* R---V */
#define LW_PBUS_STACK_OVERFLOWED                                6:6 /* R-IVF */
#define LW_PBUS_STACK_OVERFLOWED_FALSE                   0x00000000 /* R-I-V */
#define LW_PBUS_STACK_OVERFLOWED_TRUE                    0x00000001 /* R---V */
#define LW_PBUS_STACK_UNDERFLOWED                               7:7 /* R-IVF */
#define LW_PBUS_STACK_UNDERFLOWED_FALSE                  0x00000000 /* R-I-V */
#define LW_PBUS_STACK_UNDERFLOWED_TRUE                   0x00000001 /* R---V */
#define LW_PBUS_STACK_MISC                               0x00001388 /* RW-4R */
#define LW_PBUS_STACK_MISC_PUSH                                 0:0 /* RWIVF */
#define LW_PBUS_STACK_MISC_PUSH_AUTOPUSH                 0x00000001 /* RWI-V */
#define LW_PBUS_STACK_MISC_PUSH_MAN_PUSH                 0x00000000 /* RW--V */
#define LW_PBUS_STACK_MISC_POP                                  1:1 /* RWIVF */
#define LW_PBUS_STACK_MISC_POP_AUTOPOP                   0x00000001 /* RW--V */
#define LW_PBUS_STACK_MISC_POP_MAN_POP                   0x00000000 /* RWI-V */
#define LW_PBUS_STACK_MISC_READS                                2:2 /* RWIVF */
#define LW_PBUS_STACK_MISC_READS_PREPOP                  0x00000001 /* RWI-V */
#define LW_PBUS_STACK_MISC_READS_POSTPOP                 0x00000000 /* RW--V */
#define LW_PBUS_STACK_MISC_OVERRFLOW                            6:6 /* -W-VF */
#define LW_PBUS_STACK_MISC_OVERFLOW_CLEAR                0x00000001 /* -W--V */
#define LW_PBUS_STACK_MISC_OVERFLOW_NOP                  0x00000000 /* -W--V */
#define LW_PBUS_STACK_MISC_UNDERFLOW                            7:7 /* -W-VF */
#define LW_PBUS_STACK_MISC_UNDERFLOW_CLEAR               0x00000001 /* -W--V */
#define LW_PBUS_STACK_MISC_UNDERFLOW_NOP                 0x00000000 /* -W--V */
#define LW_PBUS_STACK_MISC_POINTER                            25:16 /* RWIVF */
#define LW_PBUS_STACK_MISC_POINTER_DEFAULT               0x00000000 /* RWI-V */
#define LW_PBUS_IFB_WRONLY_CONTROL                       0x0000155C /* RW-4R */
#define LW_PBUS_IFB_WRONLY_CONTROL_LASTWR                       1:0 /* RWXUF */
#define LW_PBUS_IFB_WRONLY_CONTROL_LASTWR_NONE           0x00000000 /* RWI-V */
#define LW_PBUS_IFB_WRONLY_CONTROL_LASTWR_ADDR           0x00000001 /* RW--V */
#define LW_PBUS_IFB_WRONLY_CONTROL_LASTWR_DATA           0x00000002 /* RW--V */
#define LW_PBUS_IFB_WRONLY_CONTROL_TRIGMODE                     8:8 /* RWXUF */
#define LW_PBUS_IFB_WRONLY_CONTROL_TRIGMODE_2ND          0x00000000 /* RWI-V */
#define LW_PBUS_IFB_WRONLY_CONTROL_TRIGMODE_DATA         0x00000001 /* RW--V */
#define LW_PBUS_IFB_WRONLY_ADDR                          0x00001560 /* RW-4R */
#define LW_PBUS_IFB_WRONLY_ADDR_VALUE                          28:2 /* RWIUF */
#define LW_PBUS_IFB_WRONLY_ADDR_VALUE_0                  0x00000000 /* RWI-V */
#define LW_PBUS_IFB_WRONLY_DATA                          0x00001564 /* RW-4R */
#define LW_PBUS_IFB_WRONLY_DATA_VALUE                          31:0 /* RWIUF */
#define LW_PBUS_IFB_WRONLY_DATA_VALUE_0                  0x00000000 /* RWI-V */
#define LW_PBUS_IFB_RDWR_ADDR                            0x00001570 /* RW-4R */
#define LW_PBUS_IFB_RDWR_ADDR_VALUE                            28:2 /* RWIUF */
#define LW_PBUS_IFB_RDWR_ADDR_VALUE_0                    0x00000000 /* RWI-V */
#define LW_PBUS_IFB_RDWR_DATA                            0x00001574 /* RW-4R */
#define LW_PBUS_IFB_RDWR_DATA_VALUE                            31:0 /* RWXUF */
#define LW_PBUS_IFB_RDWR_DATA_VALUE_0                    0x00000000 /* RW--V */
#define LW_PBUS_FBIO_RAM                                 0x00001218 /* RW-4R */
#define LW_PBUS_FBIO_RAM_RSVD1                                 15:0 /* RWIUF */
#define LW_PBUS_FBIO_RAM_RSVD1_0                         0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_RAM_VREF                                 16:16 /* RWIUF */
#define LW_PBUS_FBIO_RAM_VREF_DISABLED                   0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_RAM_VREF_ENABLED                    0x00000001 /* RW--V */
#define LW_PBUS_FBIO_RAM_RSVD2                                31:17 /* RWIUF */
#define LW_PBUS_FBIO_RAM_RSVD2_0                         0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_RAM_DQS_SIZE                               0:0 /* RWIVF */
#define LW_PBUS_FBIO_RAM_DQS_SIZE_32                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_RAM_DQS_SIZE_8                      0x00000001 /* RW--V */
#define LW_PBUS_FBIO_RAM_TYPE                                   9:8 /* RWIUF */
#define LW_PBUS_FBIO_RAM_TYPE_SDR                        0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_RAM_TYPE_DDR                        0x00000001 /* RW--V */
#define LW_PBUS_FBIO_RAM_TYPE_DDR3                       0x00000002 /* RW--V */
#define LW_PBUS_FBIO_RAM_TYPE_DDR2                       0x00000003 /* RW--V */
#define LW_PBUS_FBIO_RAM_RESERVED0                            24:24 /* RWIUF */
#define LW_PBUS_FBIO_RAM_RESERVED0_0                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_RAM_RESERVED0_1                     0x00000001 /* RW--V */
#define LW_PBUS_FBIO_RAM_DQ_ENABLE                            31:28 /* RWIUF */
#define LW_PBUS_FBIO_RAM_DQ_ENABLE_NONE                  0x00000000 /* RW--V */
#define LW_PBUS_FBIO_RAM_DQ_ENABLE_32BIT                 0x00000001 /* RW--V */
#define LW_PBUS_FBIO_RAM_DQ_ENABLE_64BIT                 0x00000003 /* RW--V */
#define LW_PBUS_FBIO_RAM_DQ_ENABLE_128BIT                0x0000000f /* RWI-V */
#define LW_PFB_CFG1_TYPE           LW_PBUS_FBIO_RAM_TYPE            /* ----- */
#define LW_PFB_CFG1_TYPE_SDR       LW_PBUS_FBIO_RAM_TYPE_SDR        /* ----- */
#define LW_PFB_CFG1_TYPE_DDR       LW_PBUS_FBIO_RAM_TYPE_DDR        /* ----- */
#define LW_PFB_CFG1_RAM            LW_PBUS_FBIO_RAM_DQS_SIZE        /* ----- */
#define LW_PFB_CFG1_RAM_8          LW_PBUS_FBIO_RAM_DQS_SIZE_8      /* ----- */
#define LW_PFB_CFG1_RAM_32         LW_PBUS_FBIO_RAM_DQS_SIZE_32     /* ----- */
#define LW_PFB_CFG1_DQS            LW_PBUS_FBIO_CFG_DQS_EDGE        /* ----- */
#define LW_PFB_CFG1_DQS_NORMAL     LW_PBUS_FBIO_CFG_DQS_EDGE_NORMAL /* ----- */
#define LW_PFB_CFG1_DQS_EARLY      LW_PBUS_FBIO_CFG_DQS_EDGE_EARLY  /* ----- */
#define LW_PFB_CFG0_ASSERT_QUSE    LW_PBUS_FBIO_CFG_QUSE            /* ----- */
#define LW_PFB_CFG0_ASSERT_QUSE_0  LW_PBUS_FBIO_CFG_QUSE_0          /* ----- */
#define LW_PFB_CFG0_ASSERT_QUSE_1  LW_PBUS_FBIO_CFG_QUSE_1          /* ----- */
#define LW_PFB_CFG0_STROBED_DATA   LW_PBUS_FBIO_CFG_WRITE_DATA      /* ----- */
#define LW_PFB_CFG0_STROBED_DATA_0 LW_PBUS_FBIO_CFG_WRITE_DATA_CLOCKED
#define LW_PFB_CFG0_STROBED_DATA_1 LW_PBUS_FBIO_CFG_WRITE_DATA_STROBED
#define LW_PBUS_FBIO_CFG                                 0x00001210 /* RW-4R */
#define LW_PBUS_FBIO_CFG_ADR_EDGE                               0:0 /* RWIVF */
#define LW_PBUS_FBIO_CFG_ADR_EDGE_QUARTER                0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_ADR_EDGE_HALF                   0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CFG_CLK_EDGE                               4:4 /* RWIVF */
#define LW_PBUS_FBIO_CFG_CLK_EDGE_NORMAL                 0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_CLK_EDGE_EARLY                  0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CFG_DQS_EDGE                               8:8 /* RWIVF */
#define LW_PBUS_FBIO_CFG_DQS_EDGE_NORMAL                 0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_DQS_EDGE_EARLY                  0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CFG_WRITE_DATA                           12:12 /* RWIVF */
#define LW_PBUS_FBIO_CFG_WRITE_DATA_STROBED              0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_WRITE_DATA_CLOCKED              0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CFG_QUSE                                 17:16 /* RWIVF */
#define LW_PBUS_FBIO_CFG_QUSE_NORMAL                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_QUSE_ALWAYS                     0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CFG_QUSE_HOLD                       0x00000002 /* RW--V */
#define LW_PBUS_FBIO_CFG_QUSE_RESERVED                   0x00000003 /* RW--V */
#define LW_PBUS_FBIO_CFG_RESERVED0                            20:20 /* RWIVF */
#define LW_PBUS_FBIO_CFG_RESERVED0_0                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_RESERVED0_1                     0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CFG_DQSEN                                25:24 /* RWIVF */
#define LW_PBUS_FBIO_CFG_DQSEN_NORMAL                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_DQSEN_HOLD                      0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CFG_DQSEN_PULL                      0x00000002 /* RW--V */
#define LW_PBUS_FBIO_CFG_DQSEN_EXTENDED                  0x00000003 /* RW--V */
#define LW_PBUS_FBIO_CFG_DEN                                  27:26 /* RWIVF */
#define LW_PBUS_FBIO_CFG_DEN_NORMAL                      0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_DEN_HOLD                        0x00000001 /* RW--V */
#define LW_PBUS_FBIO_CFG_DEN_EARLY                       0x00000002 /* RW--V */
#define LW_PBUS_FBIO_CFG_DEN_EXTENDED                    0x00000003 /* RW--V */
#define LW_PBUS_FBIO_CFG_RESERVED1                            28:28 /* RWIVF */
#define LW_PBUS_FBIO_CFG_RESERVED1_0                     0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_CFG_RESERVED1_1                     0x00000001 /* RW--V */
#define LW_PBUS_FBIO_DLY                                 0x00001214 /* RW-4R */
#define LW_PBUS_FBIO_DLY_DATAIB_A                               2:0 /* RWIUF */
#define LW_PBUS_FBIO_DLY_DATAIB_A_NONE                   0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_DLY_DATAIB_A_FULL                   0x00000007 /* RW--V */
#define LW_PBUS_FBIO_DLY_CLKIC_A                                4:3 /* RWIUF */
#define LW_PBUS_FBIO_DLY_CLKIC_A_NONE                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_DLY_CLKIC_A_FULL                    0x00000003 /* RW--V */
#define LW_PBUS_FBIO_DLY_DQSIB_A                                7:5 /* RWIUF */
#define LW_PBUS_FBIO_DLY_DQSIB_A_NONE                    0x00000000 /* RW--V */
#define LW_PBUS_FBIO_DLY_DQSIB_A_FULL                    0x00000007 /* RWI-V */
#define LW_PBUS_FBIO_DLY_DATAIB_B                              10:8 /* RWIUF */
#define LW_PBUS_FBIO_DLY_DATAIB_B_NONE                   0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_DLY_DATAIB_B_FULL                   0x00000007 /* RW--V */
#define LW_PBUS_FBIO_DLY_CLKIC_B                              12:11 /* RWIUF */
#define LW_PBUS_FBIO_DLY_CLKIC_B_NONE                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_DLY_CLKIC_B_FULL                    0x00000003 /* RW--V */
#define LW_PBUS_FBIO_DLY_DQSIB_B                              15:13 /* RWIUF */
#define LW_PBUS_FBIO_DLY_DQSIB_B_NONE                    0x00000000 /* RW--V */
#define LW_PBUS_FBIO_DLY_DQSIB_B_FULL                    0x00000007 /* RWI-V */
#define LW_PBUS_FBIO_DLY_DATAIB_C                             18:16 /* RWIUF */
#define LW_PBUS_FBIO_DLY_DATAIB_C_NONE                   0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_DLY_DATAIB_C_FULL                   0x00000007 /* RW--V */
#define LW_PBUS_FBIO_DLY_CLKIC_C                              20:19 /* RWIUF */
#define LW_PBUS_FBIO_DLY_CLKIC_C_NONE                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_DLY_CLKIC_C_FULL                    0x00000003 /* RW--V */
#define LW_PBUS_FBIO_DLY_DQSIB_C                              23:21 /* RWIUF */
#define LW_PBUS_FBIO_DLY_DQSIB_C_NONE                    0x00000000 /* RW--V */
#define LW_PBUS_FBIO_DLY_DQSIB_C_FULL                    0x00000007 /* RWI-V */
#define LW_PBUS_FBIO_DLY_DATAIB_D                             26:24 /* RWIUF */ 
#define LW_PBUS_FBIO_DLY_DATAIB_D_NONE                   0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_DLY_DATAIB_D_FULL                   0x00000007 /* RW--V */
#define LW_PBUS_FBIO_DLY_CLKIC_D                              28:27 /* RWIUF */
#define LW_PBUS_FBIO_DLY_CLKIC_D_NONE                    0x00000000 /* RWI-V */
#define LW_PBUS_FBIO_DLY_CLKIC_D_FULL                    0x00000003 /* RW--V */
#define LW_PBUS_FBIO_DLY_DQSIB_D                              31:29 /* RWIUF */
#define LW_PBUS_FBIO_DLY_DQSIB_D_NONE                    0x00000000 /* RW--V */
#define LW_PBUS_FBIO_DLY_DQSIB_D_FULL                    0x00000007 /* RWI-V */


#endif
