<profile>

<section name = "Vitis HLS Report for 'matrixmul'" level="0">
<item name = "Date">Sat Jul 19 17:37:32 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MM_FunctionPipeline</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.972 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 90.000 ns, 90.000 ns, 5, 5, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 18, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 360, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 274, -</column>
<column name="Register">-, -, 335, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_8s_16_1_1_U1">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U2">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U3">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U4">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U5">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U6">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U7">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U8">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_8s_8s_16_1_1_U9">mul_8s_8s_16_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U12">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U13">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U16">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U17">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U20">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U21">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U24">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U25">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16ns_16_4_1_U27">mac_muladd_8s_8s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U10">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U11">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U14">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U15">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U18">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U19">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U22">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U23">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_8s_8s_16s_16_4_1_U26">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_0_Addr_A_orig">20, 4, 32, 128</column>
<column name="a_1_Addr_A_orig">20, 4, 32, 128</column>
<column name="a_2_Addr_A_orig">20, 4, 32, 128</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="b_0_Addr_A_orig">20, 4, 32, 128</column>
<column name="b_1_Addr_A_orig">20, 4, 32, 128</column>
<column name="b_2_Addr_A_orig">20, 4, 32, 128</column>
<column name="res_address0_local">31, 6, 4, 24</column>
<column name="res_address1_local">26, 5, 4, 20</column>
<column name="res_d0_local">31, 6, 16, 96</column>
<column name="res_d1_local">26, 5, 16, 80</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_0_load_1_reg_725">8, 0, 8, 0</column>
<column name="a_2_load_2_reg_793">8, 0, 8, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="reg_342">8, 0, 8, 0</column>
<column name="reg_346">8, 0, 8, 0</column>
<column name="reg_350">8, 0, 8, 0</column>
<column name="sext_ln26_10_reg_779">16, 0, 16, 0</column>
<column name="sext_ln26_11_reg_718">16, 0, 16, 0</column>
<column name="sext_ln26_12_reg_819">16, 0, 16, 0</column>
<column name="sext_ln26_13_reg_786">16, 0, 16, 0</column>
<column name="sext_ln26_14_reg_730">16, 0, 16, 0</column>
<column name="sext_ln26_15_reg_874">16, 0, 16, 0</column>
<column name="sext_ln26_16_reg_857">16, 0, 16, 0</column>
<column name="sext_ln26_17_reg_830">16, 0, 16, 0</column>
<column name="sext_ln26_1_reg_757">16, 0, 16, 0</column>
<column name="sext_ln26_2_reg_687">16, 0, 16, 0</column>
<column name="sext_ln26_3_reg_694">16, 0, 16, 0</column>
<column name="sext_ln26_4_reg_636">16, 0, 16, 0</column>
<column name="sext_ln26_5_reg_643">16, 0, 16, 0</column>
<column name="sext_ln26_6_reg_768">16, 0, 16, 0</column>
<column name="sext_ln26_7_reg_706">16, 0, 16, 0</column>
<column name="sext_ln26_8_reg_655">16, 0, 16, 0</column>
<column name="sext_ln26_9_reg_808">16, 0, 16, 0</column>
<column name="sext_ln26_reg_752">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_0_Addr_A">out, 32, bram, a_0, array</column>
<column name="a_0_EN_A">out, 1, bram, a_0, array</column>
<column name="a_0_WEN_A">out, 1, bram, a_0, array</column>
<column name="a_0_Din_A">out, 8, bram, a_0, array</column>
<column name="a_0_Dout_A">in, 8, bram, a_0, array</column>
<column name="a_0_Clk_A">out, 1, bram, a_0, array</column>
<column name="a_0_Rst_A">out, 1, bram, a_0, array</column>
<column name="a_1_Addr_A">out, 32, bram, a_1, array</column>
<column name="a_1_EN_A">out, 1, bram, a_1, array</column>
<column name="a_1_WEN_A">out, 1, bram, a_1, array</column>
<column name="a_1_Din_A">out, 8, bram, a_1, array</column>
<column name="a_1_Dout_A">in, 8, bram, a_1, array</column>
<column name="a_1_Clk_A">out, 1, bram, a_1, array</column>
<column name="a_1_Rst_A">out, 1, bram, a_1, array</column>
<column name="a_2_Addr_A">out, 32, bram, a_2, array</column>
<column name="a_2_EN_A">out, 1, bram, a_2, array</column>
<column name="a_2_WEN_A">out, 1, bram, a_2, array</column>
<column name="a_2_Din_A">out, 8, bram, a_2, array</column>
<column name="a_2_Dout_A">in, 8, bram, a_2, array</column>
<column name="a_2_Clk_A">out, 1, bram, a_2, array</column>
<column name="a_2_Rst_A">out, 1, bram, a_2, array</column>
<column name="b_0_Addr_A">out, 32, bram, b_0, array</column>
<column name="b_0_EN_A">out, 1, bram, b_0, array</column>
<column name="b_0_WEN_A">out, 1, bram, b_0, array</column>
<column name="b_0_Din_A">out, 8, bram, b_0, array</column>
<column name="b_0_Dout_A">in, 8, bram, b_0, array</column>
<column name="b_0_Clk_A">out, 1, bram, b_0, array</column>
<column name="b_0_Rst_A">out, 1, bram, b_0, array</column>
<column name="b_1_Addr_A">out, 32, bram, b_1, array</column>
<column name="b_1_EN_A">out, 1, bram, b_1, array</column>
<column name="b_1_WEN_A">out, 1, bram, b_1, array</column>
<column name="b_1_Din_A">out, 8, bram, b_1, array</column>
<column name="b_1_Dout_A">in, 8, bram, b_1, array</column>
<column name="b_1_Clk_A">out, 1, bram, b_1, array</column>
<column name="b_1_Rst_A">out, 1, bram, b_1, array</column>
<column name="b_2_Addr_A">out, 32, bram, b_2, array</column>
<column name="b_2_EN_A">out, 1, bram, b_2, array</column>
<column name="b_2_WEN_A">out, 1, bram, b_2, array</column>
<column name="b_2_Din_A">out, 8, bram, b_2, array</column>
<column name="b_2_Dout_A">in, 8, bram, b_2, array</column>
<column name="b_2_Clk_A">out, 1, bram, b_2, array</column>
<column name="b_2_Rst_A">out, 1, bram, b_2, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
<column name="res_address1">out, 4, ap_memory, res, array</column>
<column name="res_ce1">out, 1, ap_memory, res, array</column>
<column name="res_we1">out, 1, ap_memory, res, array</column>
<column name="res_d1">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>
</profile>
