
---------- Begin Simulation Statistics ----------
simSeconds                                   0.020478                       # Number of seconds simulated (Second)
simTicks                                  20478027500                       # Number of ticks simulated (Tick)
finalTick                                 20478027500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1145.57                       # Real time elapsed on the host (Second)
hostTickRate                                 17875842                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   23478832                       # Number of bytes of host memory used (Byte)
simInsts                                     50000002                       # Number of instructions simulated (Count)
simOps                                       50000002                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    43646                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      43646                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         40956062                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        79084509                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       84                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       69074717                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 473337                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             29084581                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          16942993                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  51                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            40863427                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.690380                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.333327                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22362919     54.73%     54.73% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3104613      7.60%     62.32% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3356906      8.21%     70.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3044918      7.45%     77.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2461045      6.02%     84.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2288220      5.60%     89.61% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1943219      4.76%     94.37% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1235752      3.02%     97.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1065835      2.61%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              40863427                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  561408     29.82%     29.82% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   8232      0.44%     30.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    9507      0.51%     30.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     30.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                    83      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     30.77% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  254      0.01%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     30.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 698219     37.09%     67.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                602355     32.00%     99.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1333      0.07%     99.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1142      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           84      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      47273634     68.44%     68.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       604482      0.88%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         57256      0.08%     69.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          617      0.00%     69.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       235834      0.34%     69.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         4287      0.01%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           13      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           82      0.00%     69.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        17395      0.03%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15728054     22.77%     92.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      5050919      7.31%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        85657      0.12%     99.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        16403      0.02%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       69074717                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.686557                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1882533                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.027254                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                180643170                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               107593894                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        65836192                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    725558                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   582385                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           334065                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    70594066                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       363100                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          66994648                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15017789                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1917220                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19807601                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10609099                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4789812                       # Number of stores executed (Count)
system.cpu.numRate                           1.635769                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1077                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           92635                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000002                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000002                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.819121                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.819121                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.220821                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.220821                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   81983390                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  51577687                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      491446                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                      97154                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 545116469                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   263508                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 20478027500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       17954208                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5849888                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       468411                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       693775                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            729166                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              57828                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        59876                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     30591914                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     2.726855                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.153931                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     11381379     37.20%     37.20% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      3802151     12.43%     49.63% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      3480089     11.38%     61.01% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      2691867      8.80%     69.81% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      1520716      4.97%     74.78% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5       954835      3.12%     77.90% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      1365354      4.46%     82.36% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      1383232      4.52%     86.88% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      1686256      5.51%     92.40% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      1290315      4.22%     96.61% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       810675      2.65%     99.26% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       124247      0.41%     99.67% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        58245      0.19%     99.86% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        21033      0.07%     99.93% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        21520      0.07%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     30591914                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        29094261                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            789042                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     36697730                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.362482                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.495404                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        23090356     62.92%     62.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5571436     15.18%     78.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1351798      3.68%     81.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          926109      2.52%     84.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          747486      2.04%     86.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          946433      2.58%     88.93% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          465212      1.27%     90.19% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          357938      0.98%     91.17% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3240962      8.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     36697730                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000002                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000002                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15379508                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11305055                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8363854                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     278539                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49684851                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                273777                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     33934310     67.87%     67.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       451174      0.90%     68.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        39450      0.08%     68.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          431      0.00%     68.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       184116      0.37%     69.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         2791      0.01%     69.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           74      0.00%     69.22% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc         8116      0.02%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11237100     22.47%     91.72% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      4059397      8.12%     99.83% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        67955      0.14%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        15056      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000002                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3240962                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       17971639                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          17971639                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      17971639                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         17971639                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       565361                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          565361                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       565361                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         565361                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  15567250971                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  15567250971                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  15567250971                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  15567250971                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     18537000                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      18537000                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     18537000                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     18537000                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.030499                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.030499                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.030499                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.030499                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 27535.063386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 27535.063386                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 27535.063386                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 27535.063386                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        14636                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          482                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    30.365145                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        80302                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             80302                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       409494                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        409494                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       409494                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       409494                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       155867                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       155867                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       155867                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       155867                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6178850989                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6178850989                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6178850989                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6178850989                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.008408                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008408                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008408                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008408                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 39641.816350                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 39641.816350                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 39641.816350                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 39641.816350                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 153819                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14188715                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14188715                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       273834                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        273834                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  10564962000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  10564962000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14462549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14462549                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.018934                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.018934                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 38581.629746                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 38581.629746                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       169972                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       169972                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       103862                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       103862                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5415073500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5415073500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007181                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007181                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 52137.196472                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 52137.196472                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3782924                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3782924                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       291527                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       291527                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   5002288971                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   5002288971                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4074451                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4074451                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.071550                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.071550                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 17158.921716                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 17158.921716                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       239522                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       239522                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        52005                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        52005                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    763777489                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    763777489                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.012764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.012764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 14686.616460                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 14686.616460                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2034.737773                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             15982920                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             153819                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             103.907320                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2034.737773                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.993524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.993524                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0         1091                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          544                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          394                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          148451867                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         148451867                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2840624                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              20582372                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  15253758                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1392120                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 794553                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7539240                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 51254                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               88990398                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                289619                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       334219                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       334219                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       334219                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       334219                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        86353                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        86353                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        86353                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        86353                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   5353556000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   5353556000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   5353556000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   5353556000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       420572                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       420572                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       420572                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       420572                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.205323                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.205323                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.205323                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.205323                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 61996.178477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 61996.178477                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 61996.178477                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 61996.178477                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        86353                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        86353                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        86353                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        86353                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   5267203000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   5267203000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   5267203000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   5267203000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.205323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.205323                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.205323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.205323                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 60996.178477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 60996.178477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 60996.178477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 60996.178477                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        86337                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       334219                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       334219                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        86353                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        86353                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   5353556000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   5353556000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       420572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       420572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.205323                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.205323                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 61996.178477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 61996.178477                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        86353                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        86353                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   5267203000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   5267203000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.205323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.205323                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 60996.178477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 60996.178477                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.992350                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       420095                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        86337                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     4.865759                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1617500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.992350                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999522                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999522                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       927497                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       927497                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              45759                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       96653053                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8545462                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8545462                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      39954774                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1683838                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                      10909                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                 2960                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2107                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         4999                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  12083047                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  1905                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                      148                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           40863427                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.365272                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.958122                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 19120308     46.79%     46.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3937607      9.64%     56.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  2990566      7.32%     63.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2977403      7.29%     71.03% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2503104      6.13%     77.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1107623      2.71%     79.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1338022      3.27%     83.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   886834      2.17%     85.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  6001960     14.69%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             40863427                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.208650                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.359921                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       12079691                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12079691                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      12079691                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12079691                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3308                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3308                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3308                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3308                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    155252957                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    155252957                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    155252957                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    155252957                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     12082999                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      12082999                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     12082999                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     12082999                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000274                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000274                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000274                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000274                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 46932.574667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 46932.574667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 46932.574667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 46932.574667                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        36603                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs          459                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      79.745098                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          726                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               726                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          787                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           787                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          787                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          787                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2521                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2521                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2521                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2521                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    120798465                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    120798465                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    120798465                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    120798465                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000209                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000209                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000209                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000209                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 47916.884173                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 47916.884173                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 47916.884173                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 47916.884173                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    726                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     12079691                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12079691                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3308                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3308                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    155252957                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    155252957                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     12082999                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     12082999                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000274                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000274                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 46932.574667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 46932.574667                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          787                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          787                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2521                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2521                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    120798465                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    120798465                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000209                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000209                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 47916.884173                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 47916.884173                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1663.485841                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               223570                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                726                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             307.947658                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1663.485841                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.812249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.812249                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1795                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          202                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1563                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.876465                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           96666513                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          96666513                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    794553                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    8753396                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1630871                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               79084593                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               226905                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 17954208                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5849888                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    67                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     10287                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1591240                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           7390                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         453737                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       474545                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               928282                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 66674044                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                66170257                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  41287527                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  53986985                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.615640                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.764768                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          409                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          409                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          409                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          409                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          255                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          255                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          255                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          255                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     16696000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     16696000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     16696000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     16696000                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          664                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          664                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          664                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          664                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.384036                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.384036                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.384036                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.384036                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 65474.509804                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 65474.509804                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 65474.509804                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 65474.509804                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          255                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          255                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          255                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          255                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     16441000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     16441000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     16441000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     16441000                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.384036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.384036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.384036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.384036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64474.509804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 64474.509804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64474.509804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 64474.509804                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          239                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          409                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          409                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          255                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          255                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     16696000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     16696000                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          664                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          664                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.384036                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.384036                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 65474.509804                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 65474.509804                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          255                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          255                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     16441000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     16441000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.384036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.384036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 64474.509804                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 64474.509804                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    15.954133                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          602                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          239                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.518828                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    15.954133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.997133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.997133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses         1583                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses         1583                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      551736                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6649151                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 6583                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                7390                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1775435                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3278                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    476                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11305055                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.030380                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            66.554212                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               11073483     97.95%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                48904      0.43%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 2890      0.03%     98.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1811      0.02%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  972      0.01%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1062      0.01%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  970      0.01%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1578      0.01%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2335      0.02%     98.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2634      0.02%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              49245      0.44%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              16101      0.14%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               6473      0.06%     99.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              23535      0.21%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              10672      0.09%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5747      0.05%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              11154      0.10%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6042      0.05%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                795      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                435      0.00%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                371      0.00%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                451      0.00%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2495      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1013      0.01%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1326      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                864      0.01%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                401      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1576      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                473      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                377      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            28870      0.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            11459                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11305055                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15023467                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  135447                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15158914                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4790460                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  27733                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4818193                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      19813927                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      163180                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  19977107                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  12083082                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     230                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              12083312                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      12083082                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         230                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  12083312                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 794553                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3908614                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                11954772                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2530                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15533702                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               8669256                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               85400562                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                131868                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1441681                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                6491137                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 766009                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            65351121                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   110213959                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                106219292                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    707746                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37851065                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 27500044                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      56                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  64                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   4844079                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        112551030                       # The number of ROB reads (Count)
system.cpu.rob.writes                       162387354                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000002                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000002                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    628                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  66893                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     67521                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   628                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 66893                       # number of overall hits (Count)
system.l2.overallHits::total                    67521                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        86353                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          255                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                 1893                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                88927                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  177428                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        86353                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          255                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                1893                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               88927                       # number of overall misses (Count)
system.l2.overallMisses::total                 177428                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   5136437500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker     16046000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst       116654000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      5843527500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        11112665000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   5136437500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker     16046000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      116654000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     5843527500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       11112665000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        86353                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          255                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               2521                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             155820                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                244949                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        86353                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          255                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2521                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            155820                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               244949                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.750893                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.570703                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.724347                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.750893                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.570703                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.724347                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59481.865135                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 62925.490196                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 61623.877443                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 65711.510565                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    62631.969024                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59481.865135                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 62925.490196                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 61623.877443                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 65711.510565                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   62631.969024                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                  850                       # number of writebacks (Count)
system.l2.writebacks::total                       850                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           22                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           18                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    40                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           22                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           18                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   40                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        86331                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          237                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst             1893                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            88927                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              177388                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        86331                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          237                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1893                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           88927                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             177388                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   4962857500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker     14556500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst    112868000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5665673500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    10755955500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   4962857500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker     14556500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    112868000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5665673500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   10755955500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999745                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.929412                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.750893                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.570703                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.724183                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999745                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.929412                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.750893                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.570703                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.724183                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57486.389594                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 61419.831224                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 59623.877443                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 63711.510565                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 60635.192347                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57486.389594                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 61419.831224                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 59623.877443                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 63711.510565                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 60635.192347                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                            853                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       123601                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         123601                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             44                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                44                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           47                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            47                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.063830                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.063830                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        31000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        31000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.063830                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.063830                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 10333.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 10333.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             628                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                628                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1893                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1893                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    116654000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    116654000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2521                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2521                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.750893                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.750893                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 61623.877443                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 61623.877443                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1893                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1893                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    112868000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    112868000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.750893                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.750893                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 59623.877443                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 59623.877443                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              41911                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 41911                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            10061                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               10061                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    597081500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      597081500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          51972                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             51972                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.193585                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.193585                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 59346.138555                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 59346.138555                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        10061                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           10061                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    576959500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    576959500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.193585                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.193585                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 57346.138555                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 57346.138555                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          24982                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             24982                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        86353                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          255                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        78866                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          165474                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   5136437500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker     16046000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   5246446000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  10398929500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        86353                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          255                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       103848                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        190456                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.759437                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.868831                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59481.865135                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 62925.490196                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 66523.546268                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 62843.283537                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           22                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           18                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            40                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        86331                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          237                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        78866                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       165434                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   4962857500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker     14556500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5088714000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  10066128000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999745                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.929412                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.759437                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.868621                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57486.389594                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 61419.831224                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64523.546268                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 60846.790865                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackClean.hits::writebacks          725                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              725                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          725                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          725                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        80302                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            80302                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        80302                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        80302                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  9199.016905                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       135983                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      68418                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.987533                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   154108000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks    9199.016905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.561463                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.561463                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          12609                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   78                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   33                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1747                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 6761                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 3990                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.769592                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3678019                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3678019                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples       850.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     86331.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       237.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1893.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     88885.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.009689596652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           47                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           47                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              358012                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                739                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      177388                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                        850                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    177388                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                      850                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     42                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      35.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                177388                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                  850                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  145763                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   17511                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    6738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    3747                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    1103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     822                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     526                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     38                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     49                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                     47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           47                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    3732.489362                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean   1589.386410                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev  12187.582975                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047           33     70.21%     70.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            9     19.15%     89.36% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            2      4.26%     93.62% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-8191            2      4.26%     97.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::83968-86015            1      2.13%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            47                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           47                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.723404                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.692939                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.036342                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               31     65.96%     65.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               14     29.79%     95.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      4.26%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            47                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    2688                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                11352832                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                54400                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              554390895.31450236                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              2656505.85731463                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   20477367500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     114887.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      5525184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker        15168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst       121152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5688640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks        50304                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 269810361.373916506767                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 740696.339039490093                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 5916194.809290103614                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 277792380.149894833565                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 2456486.592763878405                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        86331                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          237                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst         1893                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        88927                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks          850                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2157827284                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      6832548                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     51729910                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2795889532                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 676060548108                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     24994.81                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28829.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27326.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31440.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 795365350.72                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      5525184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker        15168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst       121152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5691328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       11352832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       121152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       121152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks        54400                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total        54400                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        86331                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          237                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst         1893                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        88927                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          177388                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks          850                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total            850                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    269810361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       740696                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst        5916195                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      277923643                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         554390895                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      5916195                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5916195                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      2656506                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          2656506                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      2656506                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    269810361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       740696                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       5916195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     277923643                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        557047401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               177346                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                 786                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        22986                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2684                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3060                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2892                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        10044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         7885                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        23055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        27735                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1368                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1849                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         2324                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         3221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         3230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         3724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         3339                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         5612                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         4318                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         4541                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         5664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         2460                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         4041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         2382                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         5037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         3836                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         2319                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         2899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           10                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           43                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           27                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16            4                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           54                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           20                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21           78                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22           12                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23            8                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24            5                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25            7                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26            6                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28           29                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29           51                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30           42                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           11                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1910143042                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             590916872                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         5012279274                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10770.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28262.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              125031                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                296                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            70.50                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           37.66                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        52801                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   215.908638                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   137.326094                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   250.654847                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        24026     45.50%     45.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        14867     28.16%     73.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5003      9.48%     83.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2462      4.66%     87.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1448      2.74%     90.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1078      2.04%     92.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          867      1.64%     94.22% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          696      1.32%     95.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2354      4.46%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        52801                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              11350144                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten              50304                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              554.259633                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                2.456487                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               70.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    95907861.504000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    127491686.918401                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   498023702.803195                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  875729.568000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3643543159.536056                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 14826215436.681473                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1976162338.752028                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  21168219915.763161                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1033.704048                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2955648734                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    920500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16601878766                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    68777837.856000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    91439253.662400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   247949756.409600                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  2078448.288000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3643543159.536056                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 14342599284.551966                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2347754410.444819                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  20744142150.748829                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1012.995131                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3523708774                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    920500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  16033818726                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              167327                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty           850                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            123604                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              10061                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             10061                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          167327                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       479233                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       479237                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  479237                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     11407232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     11407248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 11407248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             177393                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   177393    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               177393                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy           357889000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          956720922                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         301845                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       160912                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             192977                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        81152                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          726                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           160096                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             51972                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            51972                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2521                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        190456                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            47                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           47                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         5768                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       465557                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          749                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       259043                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 731117                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       207808                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15111824                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        16320                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      5526592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                20862544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                             853                       # Total snoops (Count)
system.tol2bus.snoopTraffic                     54400                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            245851                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.148456                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.355552                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  209353     85.15%     85.15% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   36498     14.85%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              245851                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          283574500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2522996                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         155844500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            263982                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          86382441                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        486117                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       241126                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        36493                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  20478027500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.020580                       # Number of seconds simulated (Second)
simTicks                                  20579776500                       # Number of ticks simulated (Tick)
finalTick                                 41057804000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1157.02                       # Real time elapsed on the host (Second)
hostTickRate                                 17786853                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   30154288                       # Number of bytes of host memory used (Byte)
simInsts                                    100000006                       # Number of instructions simulated (Count)
simOps                                      100000006                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    86429                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      86429                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         41159553                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        79735787                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       70                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       69537838                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 433491                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             29735831                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          17061578                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  70                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            41145590                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.690044                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.306732                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  22212842     53.99%     53.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3175031      7.72%     61.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   3594921      8.74%     70.44% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3246385      7.89%     78.33% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2492372      6.06%     84.39% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2295382      5.58%     89.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1908568      4.64%     94.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1224708      2.98%     97.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    995381      2.42%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              41145590                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  581124     33.37%     33.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                   7211      0.41%     33.78% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    8113      0.47%     34.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     34.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                   107      0.01%     34.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     34.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     34.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     34.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     34.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                  244      0.01%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 615532     35.34%     69.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                526857     30.25%     99.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              1308      0.08%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             1192      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           51      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      48194759     69.31%     69.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       538860      0.77%     70.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         58333      0.08%     70.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          665      0.00%     70.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp       362937      0.52%     70.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         5553      0.01%     70.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     70.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc           15      0.00%     70.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv           93      0.00%     70.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc        24166      0.03%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     70.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     15641328     22.49%     93.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4565267      6.57%     99.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead       127280      0.18%     99.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        18531      0.03%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       69537838                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.689470                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1741688                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.025047                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                181312670                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               108614243                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        66249658                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                   1083770                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   862990                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           502340                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    70737384                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       542091                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          67533856                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      14987815                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1838306                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19315971                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10829222                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4328156                       # Number of stores executed (Count)
system.cpu.numRate                           1.640782                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             161                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           13963                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000004                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000004                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.823191                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.823191                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.214785                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.214785                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   83001559                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  52270025                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                      745920                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                     143078                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 545359281                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                   408546                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 41057804000                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       17910358                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5299240                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       370810                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       605657                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            729330                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect              48188                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted        50500                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     31278056                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     2.928063                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.250681                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     11186131     35.76%     35.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      3607070     11.53%     47.30% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      3406975     10.89%     58.19% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      2651279      8.48%     66.66% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      1739753      5.56%     72.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      1069870      3.42%     75.65% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      1328451      4.25%     79.89% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      1688432      5.40%     85.29% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      1943416      6.21%     91.51% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      1454009      4.65%     96.15% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10       935341      2.99%     99.15% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       153337      0.49%     99.64% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12        64494      0.21%     99.84% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        29246      0.09%     99.94% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14        20252      0.06%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     31278056                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        29745879                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            779829                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     36900838                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.354983                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.479191                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        23057989     62.49%     62.49% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5833299     15.81%     78.29% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1361292      3.69%     81.98% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          917008      2.49%     84.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          730721      1.98%     86.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          977325      2.65%     89.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          472705      1.28%     90.38% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          356634      0.97%     91.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3193865      8.66%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     36900838                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000004                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000004                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14847658                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11182629                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8519314                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                     425342                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    49681306                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                229698                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     34404554     68.81%     68.81% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       401980      0.80%     69.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        41579      0.08%     69.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          429      0.00%     69.70% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp       288332      0.58%     70.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         3663      0.01%     70.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv           84      0.00%     70.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc        11725      0.02%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     70.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     11078316     22.16%     92.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3648233      7.30%     99.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead       104313      0.21%     99.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        16796      0.03%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000004                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3193865                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       17584309                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          17584309                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      17584309                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         17584309                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       594118                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          594118                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       594118                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         594118                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  12892443996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  12892443996                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  12892443996                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  12892443996                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     18178427                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      18178427                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     18178427                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     18178427                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.032683                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.032683                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.032683                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.032683                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 21700.140369                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 21700.140369                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 21700.140369                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 21700.140369                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          328                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          243                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets     1.349794                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        79257                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             79257                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       434317                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        434317                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       434317                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       434317                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       159801                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       159801                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       159801                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       159801                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   6001057499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   6001057499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   6001057499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   6001057499                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.008791                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.008791                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.008791                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.008791                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 37553.316306                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 37553.316306                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 37553.316306                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 37553.316306                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 159801                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     14206161                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        14206161                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       307239                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        307239                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  11464970500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  11464970500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14513400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14513400                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.021169                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.021169                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 37316.130114                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 37316.130114                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       196684                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       196684                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       110555                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       110555                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   5747473500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   5747473500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.007617                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.007617                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51987.458731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51987.458731                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      3378148                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        3378148                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       286879                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       286879                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1427473496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1427473496                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3665027                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3665027                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.078275                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.078275                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data  4975.873089                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total  4975.873089                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       237633                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       237633                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        49246                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        49246                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    253583999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    253583999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013437                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013437                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data  5149.331905                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total  5149.331905                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             19888696                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             161849                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             122.884269                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           75                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          869                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2         1051                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           41                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          145587217                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         145587217                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  2752647                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              20672652                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  15508647                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1427592                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 784052                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              7795734                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                 39417                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               89419027                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                221942                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker       359124                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total       359124                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker       359124                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total       359124                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker        80322                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total        80322                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker        80322                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total        80322                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   4991422000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   4991422000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   4991422000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   4991422000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker       439446                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total       439446                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker       439446                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total       439446                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.182780                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.182780                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.182780                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.182780                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 62142.650830                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 62142.650830                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 62142.650830                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 62142.650830                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker        80322                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total        80322                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker        80322                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total        80322                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   4911100000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   4911100000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   4911100000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   4911100000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.182780                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.182780                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.182780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.182780                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 61142.650830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 61142.650830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 61142.650830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 61142.650830                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements        80322                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker       359124                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total       359124                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker        80322                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total        80322                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   4991422000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   4991422000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker       439446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total       439446                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.182780                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.182780                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 62142.650830                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 62142.650830                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker        80322                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total        80322                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   4911100000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   4911100000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.182780                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.182780                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 61142.650830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 61142.650830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs       439923                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs        80338                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     5.475902                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses       959214                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses       959214                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles               9204                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       96903083                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     8764496                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            8764496                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      40309195                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1640050                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       6401                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           192                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          356                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                  12270476                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   531                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       85                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           41145590                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              2.355128                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.931651                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 19004751     46.19%     46.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  4064789      9.88%     56.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3143389      7.64%     63.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  3130125      7.61%     71.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2628966      6.39%     77.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1040780      2.53%     80.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1385388      3.37%     83.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   850120      2.07%     85.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  5897282     14.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             41145590                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.212940                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.354328                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       12269305                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          12269305                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      12269305                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         12269305                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         1168                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            1168                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         1168                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           1168                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     24397492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     24397492                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     24397492                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     24397492                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     12270473                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      12270473                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     12270473                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     12270473                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000095                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000095                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000095                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000095                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 20888.263699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 20888.263699                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 20888.263699                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 20888.263699                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6460                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           83                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      77.831325                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          925                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               925                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          102                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           102                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          102                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          102                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         1066                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         1066                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         1066                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         1066                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     20284992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     20284992                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     20284992                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     20284992                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 19029.073171                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 19029.073171                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 19029.073171                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 19029.073171                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    925                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     12269305                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        12269305                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         1168                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          1168                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     24397492                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     24397492                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     12270473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     12270473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000095                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000095                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 20888.263699                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 20888.263699                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          102                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          102                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         1066                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         1066                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     20284992                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     20284992                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 19029.073171                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 19029.073171                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse          1886.474520                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             24129013                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2861                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            8433.768962                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst  1886.474520                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.921130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.921130                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024         1936                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           32                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          168                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4         1730                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.945312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           98164850                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          98164850                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    784052                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    9013507                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                  1583935                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               79735857                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts               221130                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 17910358                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5299240                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    45                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     10772                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                  1542273                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5769                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         445682                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       467708                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               913390                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 67228740                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                66751998                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  42128102                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  55017026                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.621786                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.765728                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker          199                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total          199                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker          199                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total          199                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker          157                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total          157                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker          157                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total          157                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker     10298500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total     10298500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker     10298500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total     10298500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          356                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          356                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          356                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          356                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.441011                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.441011                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.441011                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.441011                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 65595.541401                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 65595.541401                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 65595.541401                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 65595.541401                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker          157                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total          157                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker          157                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total          157                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker     10141500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total     10141500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker     10141500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total     10141500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.441011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.441011                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.441011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.441011                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64595.541401                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 64595.541401                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64595.541401                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 64595.541401                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements          157                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker          199                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total          199                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker          157                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total          157                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker     10298500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total     10298500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          356                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          356                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.441011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.441011                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 65595.541401                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 65595.541401                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker          157                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total          157                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker     10141500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total     10141500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.441011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.441011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 64595.541401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 64595.541401                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs          418                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs          173                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.416185                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          869                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          869                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      470821                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 6727730                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 5698                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5769                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1634194                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 3570                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    221                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11182627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.133264                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            64.880665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               10933495     97.77%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                57387      0.51%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 3144      0.03%     98.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 2021      0.02%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1050      0.01%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 1147      0.01%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1047      0.01%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1627      0.01%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 2389      0.02%     98.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 2809      0.03%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              51311      0.46%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              17068      0.15%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               6775      0.06%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139              24903      0.22%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              11854      0.11%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               5681      0.05%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              11808      0.11%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               6772      0.06%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                999      0.01%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                476      0.00%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                404      0.00%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                481      0.00%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229               2610      0.02%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239               1036      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249               1435      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                888      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                456      0.00%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279               1779      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                701      0.01%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                445      0.00%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            28629      0.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            11721                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11182627                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  14993932                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  138434                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15132366                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4328741                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  27393                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4356134                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      19322673                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      165827                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  19488500                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                  12270498                       # read hits (Count)
system.cpu.mmu.itb.readMisses                     122                       # read misses (Count)
system.cpu.mmu.itb.readAccesses              12270620                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                      12270498                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                         122                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                  12270620                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 784052                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  3827051                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                12213614                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           3110                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  15816837                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               8500926                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               85888604                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                155880                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                1540088                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                6421710                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 581611                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            66073753                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   111377367                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                107136216                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                   1063026                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              38057862                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 28015877                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      40                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  53                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5088944                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        113452856                       # The number of ROB reads (Count)
system.cpu.rob.writes                       163768031                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000004                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000004                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.inst                    789                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  75138                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     75927                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   789                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 75138                       # number of overall hits (Count)
system.l2.overallHits::total                    75927                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker        80322                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker          157                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  277                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                84615                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  165371                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker        80322                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker          157                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 277                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               84615                       # number of overall misses (Count)
system.l2.overallMisses::total                 165371                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   4789419000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      9894000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        17206000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      5642267500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        10458786500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   4789419000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      9894000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17206000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     5642267500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       10458786500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker        80322                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker          157                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst               1066                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             159753                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                241298                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker        80322                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker          157                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              1066                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            159753                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               241298                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst           0.259850                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.529661                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.685339                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.259850                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.529661                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.685339                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 59627.735863                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 63019.108280                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 62115.523466                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 66681.646280                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    63244.380816                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 59627.735863                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 63019.108280                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 62115.523466                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 66681.646280                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   63244.380816                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2596                       # number of writebacks (Count)
system.l2.writebacks::total                      2596                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu.mmu.dtb.walker           14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu.mmu.itb.walker           17                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                    31                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.dtb.walker           14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu.mmu.itb.walker           17                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                   31                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker        80308                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker          140                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              277                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            84615                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              165340                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker        80308                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker          140                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             277                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           84615                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             165340                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   4628252500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      8850000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     16652000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   5473037500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    10126792000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   4628252500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      8850000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     16652000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   5473037500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   10126792000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker     0.999826                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker     0.891720                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst       0.259850                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.529661                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.685211                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker     0.999826                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker     0.891720                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.259850                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.529661                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.685211                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 57631.275838                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 63214.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 60115.523466                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 64681.646280                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 61248.288375                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 57631.275838                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 63214.285714                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 60115.523466                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 64681.646280                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 61248.288375                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           2617                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       124935                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         124935                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data             48                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                48                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.accesses::cpu.data           48                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            48                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.hits::cpu.inst             789                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                789                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           277                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              277                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17206000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17206000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         1066                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           1066                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.259850                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.259850                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 62115.523466                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 62115.523466                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          277                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          277                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     16652000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     16652000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.259850                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.259850                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 60115.523466                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 60115.523466                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              48021                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 48021                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1191                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1191                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     76129000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       76129000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          49212                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             49212                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.024201                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.024201                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 63920.235097                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 63920.235097                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1191                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1191                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     73747000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     73747000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.024201                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.024201                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 61920.235097                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 61920.235097                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          27117                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             27117                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker        80322                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker          157                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data        83424                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          163903                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   4789419000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      9894000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data   5566138500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  10365451500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker        80322                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker          157                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data       110541                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        191020                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.754688                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.858041                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 59627.735863                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 63019.108280                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 66721.069476                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 63241.377522                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu.mmu.dtb.walker           14                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu.mmu.itb.walker           17                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            31                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker        80308                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker          140                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data        83424                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       163872                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   4628252500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      8850000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5399290500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  10036393000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker     0.999826                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker     0.891720                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.754688                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.857879                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 57631.275838                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 63214.285714                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 64721.069476                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 61245.319518                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          924                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              924                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          924                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          924                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        79257                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            79257                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        79257                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        79257                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 13896.930138                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       168765                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      92790                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.818784                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   13896.930138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.848201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.848201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14198                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   58                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  537                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1687                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5795                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                 6121                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.866577                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3651877                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3651877                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2596.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples     80308.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples       140.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       277.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     84601.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.007308753652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          153                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          153                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              335561                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               2443                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      165340                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2596                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    165340                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2596                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.23                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                165340                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2596                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  139281                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   15579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    4052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    2841                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                    1103                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                     868                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                     535                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                     430                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     507                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                      97                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     61                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                    149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                    157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                    155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                    156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                    163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                    158                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          153                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean    1091.333333                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1315.783867                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            19     12.42%     12.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           22     14.38%     26.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383           19     12.42%     39.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511           10      6.54%     45.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            6      3.92%     49.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            9      5.88%     55.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            7      4.58%     60.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.65%     60.78% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1151            4      2.61%     63.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1152-1279            9      5.88%     69.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1280-1407            7      4.58%     73.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1408-1535            3      1.96%     75.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            4      2.61%     78.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1664-1791            5      3.27%     81.70% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1792-1919            3      1.96%     83.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1920-2047            2      1.31%     84.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2175            4      2.61%     87.58% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.65%     88.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.65%     88.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2432-2559            2      1.31%     90.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.65%     90.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.65%     91.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.65%     92.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2944-3071            2      1.31%     93.46% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-3199            3      1.96%     95.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.65%     96.08% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.65%     96.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.65%     97.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6272-6399            1      0.65%     98.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6528-6655            1      0.65%     98.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7040-7167            1      0.65%     99.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-7807            1      0.65%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           153                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          153                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.967320                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.913230                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.452848                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               89     58.17%     58.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      1.31%     59.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               54     35.29%     94.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                5      3.27%     98.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                1      0.65%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                1      0.65%     99.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                1      0.65%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           153                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                10581760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               166144                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              514182454.79973990                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              8073168.33591463                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   20580275500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     122548.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      5139712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         8960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        17728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5414464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       166144                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 249745763.759873658419                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 435378.877899864456                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 861428.208416160312                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 263096346.065760225058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 8073168.335914629512                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker        80308                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker          140                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          277                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        84615                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2596                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   2016906986                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      4278230                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      7688298                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   2740850734                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 1163316320550                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     25114.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     30558.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     27755.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32392.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 448118767.55                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      5139712                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         8960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        17728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5415360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       10581760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        17728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        17728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       166144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       166144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker        80308                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker          140                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          277                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        84615                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          165340                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2596                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2596                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    249745764                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker       435379                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         861428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      263139884                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         514182455                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       861428                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        861428                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      8073168                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          8073168                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      8073168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    249745764                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker       435379                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        861428                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     263139884                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        522255623                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               165326                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2596                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        22310                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2396                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2746                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        10076                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6889                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         4706                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        22438                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        25661                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1375                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1688                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1792                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1637                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2000                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16         2131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17         3190                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18         2973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19         3546                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20         3164                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21         4894                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22         3786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23         3666                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24         4732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25         2200                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26         3692                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27         1861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28         5005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29         3430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30         2041                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31         2779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           68                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          120                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3           99                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           30                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6           37                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7           24                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           19                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10           35                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           74                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12           76                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           32                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           23                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16           21                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17           94                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18          121                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20           82                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21          183                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22          127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24           70                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25           56                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26           72                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27          168                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29          117                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30          102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31           31                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1877841856                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             550866232                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         4769724248                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11358.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           28850.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              113182                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                806                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            68.46                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           31.05                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        53928                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   199.251150                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   130.012637                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   231.704056                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        25613     47.49%     47.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        15472     28.69%     76.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4837      8.97%     85.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         2369      4.39%     89.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         1430      2.65%     92.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          978      1.81%     94.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          806      1.49%     95.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          610      1.13%     96.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1813      3.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        53928                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              10580864                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             166144                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              514.138917                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                8.073168                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.72                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.68                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               67.88                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    100445645.664000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    133532905.464001                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   472100172.364797                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  3698360.064000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3661553068.689657                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 14534015447.447866                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 2267098973.529628                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  21172444573.224010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1028.798567                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3402319470                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    925050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  16252407030                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    67761124.704000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    90070961.198400                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   223313358.911999                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  6058695.552000                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3661553068.689657                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 14199827328.187174                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 2523876285.504019                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  20772460822.747223                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1009.362800                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3793496178                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    925050000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15861230322                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              164149                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2596                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            124956                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1191                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1191                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq          164149                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       458232                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total       458232                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  458232                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     10747904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total     10747904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 10747904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             165340                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   165340    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               165340                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy           355844500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          891539164                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         292892                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       163610                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp             192086                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        81853                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          925                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           161044                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             49212                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            49212                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           1066                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        191020                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            48                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           48                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3057                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       479403                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          471                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       240966                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 723897                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       127424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15296640                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port        10048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      5140608                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                20574720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            2617                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    166144                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            243963                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.147928                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.355029                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  207874     85.21%     85.21% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   36089     14.79%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              243963                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          281366500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1068994                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         159777499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy            165982                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy          80344455                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        482551                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       241205                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        36089                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  20579776500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
