Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (lin64) Build 3286242 Wed Jul 28 13:09:46 MDT 2021
| Date         : Sun Oct  3 18:52:35 2021
| Host         : ubuntu running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/fir_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020clg400-1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                        Instance                       |                           Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                          |                                                      (top) |         75 |         74 |       0 |    1 |  41 |      0 |      1 |          1 |
|   bd_0_i                                              |                                                       bd_0 |         75 |         74 |       0 |    1 |  41 |      0 |      1 |          1 |
|     hls_inst                                          |                                            bd_0_hls_inst_0 |         75 |         74 |       0 |    1 |  41 |      0 |      1 |          1 |
|       (hls_inst)                                      |                                            bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                            |                                        bd_0_hls_inst_0_fir |         75 |         74 |       0 |    1 |  41 |      0 |      1 |          1 |
|         (inst)                                        |                                        bd_0_hls_inst_0_fir |          1 |          1 |       0 |    0 |   4 |      0 |      0 |          0 |
|         grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63        |           bd_0_hls_inst_0_fir_fir_Pipeline_VITIS_LOOP_25_1 |         66 |         65 |       0 |    1 |  37 |      0 |      0 |          1 |
|           (grp_fir_Pipeline_VITIS_LOOP_25_1_fu_63)    |           bd_0_hls_inst_0_fir_fir_Pipeline_VITIS_LOOP_25_1 |         36 |         35 |       0 |    1 |  35 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U    | bd_0_hls_inst_0_fir_flow_control_loop_pipe_sequential_init |         29 |         29 |       0 |    0 |   2 |      0 |      0 |          0 |
|           mac_muladd_8s_5s_16s_16_4_1_U1              |            bd_0_hls_inst_0_fir_mac_muladd_8s_5s_16s_16_4_1 |          1 |          1 |       0 |    0 |   0 |      0 |      0 |          1 |
|             fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0_U |    bd_0_hls_inst_0_fir_mac_muladd_8s_5s_16s_16_4_1_DSP48_0 |          1 |          1 |       0 |    0 |   0 |      0 |      0 |          1 |
|         shift_reg_V_U                                 |                            bd_0_hls_inst_0_fir_shift_reg_V |          8 |          8 |       0 |    0 |   0 |      0 |      1 |          0 |
+-------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+


