#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb763c05320 .scope module, "test" "test" 2 2;
 .timescale -9 -9;
v0x7fb763c15b50_0 .net "and_value", 0 0, L_0x7fb763c15fe0;  1 drivers
v0x7fb763c15c00_0 .var "clk", 0 0;
v0x7fb763c15cd0_0 .var "clk_double", 0 0;
v0x7fb763c15d80_0 .net "not_value", 0 0, L_0x7fb763c15f00;  1 drivers
v0x7fb763c15e30_0 .var "reset", 0 0;
S_0x7fb763c05480 .scope module, "and_g" "and_gate" 2 28, 3 17 0, S_0x7fb763c05320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input_a"
    .port_info 1 /INPUT 1 "input_b"
    .port_info 2 /OUTPUT 1 "output_value"
L_0x7fb763c15fe0 .functor AND 1, v0x7fb763c15c00_0, v0x7fb763c15cd0_0, C4<1>, C4<1>;
v0x7fb763c055e0_0 .net "input_a", 0 0, v0x7fb763c15c00_0;  1 drivers
v0x7fb763c15660_0 .net "input_b", 0 0, v0x7fb763c15cd0_0;  1 drivers
v0x7fb763c15700_0 .net "output_value", 0 0, L_0x7fb763c15fe0;  alias, 1 drivers
S_0x7fb763c15800 .scope module, "not_g" "not_gate" 2 25, 3 1 0, S_0x7fb763c05320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "input_value"
    .port_info 1 /OUTPUT 1 "output_value"
v0x7fb763c159f0_0 .net "input_value", 0 0, v0x7fb763c15c00_0;  alias, 1 drivers
v0x7fb763c15aa0_0 .net "output_value", 0 0, L_0x7fb763c15f00;  alias, 1 drivers
L_0x7fb763c15f00 .reduce/nor v0x7fb763c15c00_0;
    .scope S_0x7fb763c15800;
T_0 ;
    %vpi_call 3 4 "$display", "*************************" {0 0 0};
    %vpi_call 3 5 "$display", "not_gate" {0 0 0};
    %vpi_call 3 6 "$display", "*************************" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fb763c05480;
T_1 ;
    %vpi_call 3 20 "$display", "*************************" {0 0 0};
    %vpi_call 3 21 "$display", "and_gate" {0 0 0};
    %vpi_call 3 22 "$display", "*************************" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fb763c05320;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb763c15e30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fb763c05320;
T_3 ;
    %delay 17, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb763c15e30_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb763c15e30_0, 0, 1;
    %delay 29, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb763c15e30_0, 0, 1;
    %delay 11, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb763c15e30_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 13 "$stop" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fb763c05320;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb763c15c00_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fb763c05320;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb763c15cd0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fb763c05320;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x7fb763c15c00_0;
    %nor/r;
    %store/vec4 v0x7fb763c15c00_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fb763c05320;
T_7 ;
    %delay 10, 0;
    %load/vec4 v0x7fb763c15cd0_0;
    %nor/r;
    %store/vec4 v0x7fb763c15cd0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fb763c05320;
T_8 ;
    %vpi_call 2 32 "$monitor", "At time %t, and_value = %h (%0d), clk = %h(%0d)", $time, v0x7fb763c15b50_0, v0x7fb763c15b50_0, v0x7fb763c15c00_0, v0x7fb763c15c00_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fb763c05320;
T_9 ;
    %vpi_call 2 38 "$dumpfile", "gate_test.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb763c15800 {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fb763c05480 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "basic_gate_tb.v";
    "basic_gate.v";
