Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 16 22:12:09 2024
| Host         : DESKTOP-26ONRPF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ADC_CONTROL_TOP_timing_summary_routed.rpt -pb ADC_CONTROL_TOP_timing_summary_routed.pb -rpx ADC_CONTROL_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : ADC_CONTROL_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   32          
LUTAR-1    Warning           LUT drives async reset alert  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EXT_TEST_ACQUIRE_START (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: adc_ctrl1/cnv_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/dsc_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc_ctrl1/spi_clk_trig_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/ACTIVE_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_1_SDACLK/done_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_set_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: pulse_gen_1_SDACLK/output_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_3_DCN/o_pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pulse_gen_4_DSC/o_pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.046       -0.391                      9                  130        0.200        0.000                      0                  130        2.000        0.000                       0                    76  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
MASTER_CLK_IN         {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MASTER_CLK_IN                                                                                                                                                          16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       -0.046       -0.391                      9                  128        0.200        0.000                      0                  128        2.000        0.000                       0                    72  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.326        0.000                      0                    2        0.632        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MASTER_CLK_IN
  To Clock:  MASTER_CLK_IN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MASTER_CLK_IN
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MASTER_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            9  Failing Endpoints,  Worst Slack       -0.046ns,  Total Violation       -0.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.868ns  (logic 0.648ns (34.697%)  route 1.220ns (65.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.578     2.746    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.870 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.642     3.512    pulse_gen_1_SDACLK/done0
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.517     3.541    pulse_gen_1_SDACLK/clk_out1
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
                         clock pessimism              0.577     4.118    
                         clock uncertainty           -0.224     3.894    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.429     3.465    pulse_gen_1_SDACLK/pulses_generated_reg[4]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.868ns  (logic 0.648ns (34.697%)  route 1.220ns (65.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.578     2.746    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.870 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.642     3.512    pulse_gen_1_SDACLK/done0
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.517     3.541    pulse_gen_1_SDACLK/clk_out1
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[5]/C
                         clock pessimism              0.577     4.118    
                         clock uncertainty           -0.224     3.894    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.429     3.465    pulse_gen_1_SDACLK/pulses_generated_reg[5]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.868ns  (logic 0.648ns (34.697%)  route 1.220ns (65.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.578     2.746    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.870 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.642     3.512    pulse_gen_1_SDACLK/done0
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.517     3.541    pulse_gen_1_SDACLK/clk_out1
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[6]/C
                         clock pessimism              0.577     4.118    
                         clock uncertainty           -0.224     3.894    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.429     3.465    pulse_gen_1_SDACLK/pulses_generated_reg[6]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.868ns  (logic 0.648ns (34.697%)  route 1.220ns (65.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 3.541 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.578     2.746    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X0Y41          LUT6 (Prop_lut6_I0_O)        0.124     2.870 r  pulse_gen_1_SDACLK/pulses_generated[0]_i_1/O
                         net (fo=15, routed)          0.642     3.512    pulse_gen_1_SDACLK/done0
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.517     3.541    pulse_gen_1_SDACLK/clk_out1
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[7]/C
                         clock pessimism              0.577     4.118    
                         clock uncertainty           -0.224     3.894    
    SLICE_X3Y40          FDRE (Setup_fdre_C_R)       -0.429     3.465    pulse_gen_1_SDACLK/pulses_generated_reg[7]
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.768ns  (logic 0.648ns (36.642%)  route 1.120ns (63.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 3.542 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.482     2.650    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.124     2.774 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.638     3.413    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518     3.542    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[10]/C
                         clock pessimism              0.577     4.119    
                         clock uncertainty           -0.224     3.895    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524     3.371    pulse_gen_1_SDACLK/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.768ns  (logic 0.648ns (36.642%)  route 1.120ns (63.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 3.542 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.482     2.650    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.124     2.774 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.638     3.413    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518     3.542    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[11]/C
                         clock pessimism              0.577     4.119    
                         clock uncertainty           -0.224     3.895    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524     3.371    pulse_gen_1_SDACLK/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.768ns  (logic 0.648ns (36.642%)  route 1.120ns (63.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 3.542 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.482     2.650    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.124     2.774 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.638     3.413    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518     3.542    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[7]/C
                         clock pessimism              0.577     4.119    
                         clock uncertainty           -0.224     3.895    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524     3.371    pulse_gen_1_SDACLK/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.768ns  (logic 0.648ns (36.642%)  route 1.120ns (63.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 3.542 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.482     2.650    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.124     2.774 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.638     3.413    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518     3.542    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[8]/C
                         clock pessimism              0.577     4.119    
                         clock uncertainty           -0.224     3.895    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524     3.371    pulse_gen_1_SDACLK/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (VIOLATED) :        -0.041ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.768ns  (logic 0.648ns (36.642%)  route 1.120ns (63.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 3.542 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.482     2.650    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.124     2.774 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.638     3.413    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518     3.542    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y42          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[9]/C
                         clock pessimism              0.577     4.119    
                         clock uncertainty           -0.224     3.895    
    SLICE_X2Y42          FDRE (Setup_fdre_C_R)       -0.524     3.371    pulse_gen_1_SDACLK/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                          3.371    
                         arrival time                          -3.413    
  -------------------------------------------------------------------
                         slack                                 -0.041    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.780ns  (logic 0.648ns (36.408%)  route 1.132ns (63.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 3.542 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.482     2.650    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X1Y41          LUT5 (Prop_lut5_I1_O)        0.124     2.774 r  pulse_gen_1_SDACLK/clk_count[0]_i_1/O
                         net (fo=14, routed)          0.650     3.424    pulse_gen_1_SDACLK/s_toggle4_out
    SLICE_X0Y41          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.518     3.542    pulse_gen_1_SDACLK/clk_out1
    SLICE_X0Y41          FDRE                                         r  pulse_gen_1_SDACLK/clk_count_reg[0]/C
                         clock pessimism              0.577     4.119    
                         clock uncertainty           -0.224     3.895    
    SLICE_X0Y41          FDRE (Setup_fdre_C_R)       -0.429     3.466    pulse_gen_1_SDACLK/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.466    
                         arrival time                          -3.424    
  -------------------------------------------------------------------
                         slack                                  0.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 pulse_gen_4_DSC/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.226ns (77.358%)  route 0.066ns (22.642%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594    -0.570    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.128    -0.442 f  pulse_gen_4_DSC/r_counter_reg[2]/Q
                         net (fo=5, routed)           0.066    -0.376    pulse_gen_4_DSC/r_counter_reg_n_0_[2]
    SLICE_X1Y40          LUT4 (Prop_lut4_I2_O)        0.098    -0.278 r  pulse_gen_4_DSC/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    pulse_gen_4_DSC/r_counter[0]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.865    -0.806    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[0]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.092    -0.478    pulse_gen_4_DSC/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 pulse_gen_2_CNV/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.425%)  route 0.127ns (40.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594    -0.570    pulse_gen_2_CNV/clk_out1
    SLICE_X0Y40          FDRE                                         r  pulse_gen_2_CNV/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  pulse_gen_2_CNV/r_counter_reg[0]/Q
                         net (fo=5, routed)           0.127    -0.302    pulse_gen_2_CNV/r_counter[0]
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.045    -0.257 r  pulse_gen_2_CNV/r_counter1/O
                         net (fo=1, routed)           0.000    -0.257    pulse_gen_2_CNV/r_counter1_n_0
    SLICE_X0Y39          FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.864    -0.807    pulse_gen_2_CNV/clk_out1
    SLICE_X0Y39          FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C
                         clock pessimism              0.252    -0.555    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.091    -0.464    pulse_gen_2_CNV/o_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/gen_1_pulse_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.051%)  route 0.167ns (46.949%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594    -0.570    pulse_gen_1_SDACLK/clk_out1
    SLICE_X3Y40          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  pulse_gen_1_SDACLK/pulses_generated_reg[4]/Q
                         net (fo=5, routed)           0.167    -0.262    pulse_gen_1_SDACLK/pulses_generated_reg[4]
    SLICE_X4Y41          LUT5 (Prop_lut5_I4_O)        0.048    -0.214 r  pulse_gen_1_SDACLK/gen_1_pulse_i_1/O
                         net (fo=1, routed)           0.000    -0.214    pulse_gen_1_SDACLK/gen_1_pulse_i_1_n_0
    SLICE_X4Y41          FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.863    -0.808    pulse_gen_1_SDACLK/clk_out1
    SLICE_X4Y41          FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                         clock pessimism              0.273    -0.535    
    SLICE_X4Y41          FDCE (Hold_fdce_C_D)         0.105    -0.430    pulse_gen_1_SDACLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 pulse_gen_4_DSC/r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.190ns (54.072%)  route 0.161ns (45.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594    -0.570    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  pulse_gen_4_DSC/r_counter_reg[1]/Q
                         net (fo=5, routed)           0.161    -0.267    pulse_gen_4_DSC/r_counter_reg_n_0_[1]
    SLICE_X1Y40          LUT3 (Prop_lut3_I0_O)        0.049    -0.218 r  pulse_gen_4_DSC/r_done_i_1__1/O
                         net (fo=1, routed)           0.000    -0.218    pulse_gen_4_DSC/r_done_i_1__1_n_0
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.865    -0.806    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_done_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.107    -0.463    pulse_gen_4_DSC/r_done_reg
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/cnv_trig_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.237%)  route 0.170ns (47.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.591    -0.573    adc_ctrl1/clk_out1
    SLICE_X3Y36          FDCE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  adc_ctrl1/FSM_sequential_s_adc_reg[1]/Q
                         net (fo=10, routed)          0.170    -0.262    adc_ctrl1/adc_busy_status
    SLICE_X1Y37          LUT5 (Prop_lut5_I2_O)        0.045    -0.217 r  adc_ctrl1/cnv_trig_out_i_1/O
                         net (fo=1, routed)           0.000    -0.217    adc_ctrl1/cnv_trig_out_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  adc_ctrl1/cnv_trig_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.862    -0.809    adc_ctrl1/clk_out1
    SLICE_X1Y37          FDRE                                         r  adc_ctrl1/cnv_trig_out_reg/C
                         clock pessimism              0.252    -0.557    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091    -0.466    adc_ctrl1/cnv_trig_out_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pulse_gen_4_DSC/r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/o_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.544%)  route 0.161ns (46.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594    -0.570    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.429 f  pulse_gen_4_DSC/r_counter_reg[1]/Q
                         net (fo=5, routed)           0.161    -0.267    pulse_gen_4_DSC/r_counter_reg_n_0_[1]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.045    -0.222 r  pulse_gen_4_DSC/o_pulse_i_1__0/O
                         net (fo=1, routed)           0.000    -0.222    pulse_gen_4_DSC/o_pulse_i_1__0_n_0
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/o_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.865    -0.806    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/o_pulse_reg/C
                         clock pessimism              0.236    -0.570    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.092    -0.478    pulse_gen_4_DSC/o_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 pulse_gen_4_DSC/r_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.183ns (50.227%)  route 0.181ns (49.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594    -0.570    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  pulse_gen_4_DSC/r_counter_reg[1]/Q
                         net (fo=5, routed)           0.181    -0.248    pulse_gen_4_DSC/r_counter_reg_n_0_[1]
    SLICE_X1Y40          LUT4 (Prop_lut4_I1_O)        0.042    -0.206 r  pulse_gen_4_DSC/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    pulse_gen_4_DSC/r_counter[2]_i_1_n_0
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.865    -0.806    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_counter_reg[2]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.107    -0.463    pulse_gen_4_DSC/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.593    -0.571    pulse_gen_1_SDACLK/clk_out1
    SLICE_X1Y39          FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.430 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.168    -0.262    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  pulse_gen_1_SDACLK/output_set_i_1/O
                         net (fo=1, routed)           0.000    -0.217    pulse_gen_1_SDACLK/output_set_i_1_n_0
    SLICE_X1Y39          FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.864    -0.807    pulse_gen_1_SDACLK/clk_out1
    SLICE_X1Y39          FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
                         clock pessimism              0.236    -0.571    
    SLICE_X1Y39          FDRE (Hold_fdre_C_D)         0.091    -0.480    pulse_gen_1_SDACLK/output_set_reg
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/pulses_generated_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594    -0.570    pulse_gen_1_SDACLK/clk_out1
    SLICE_X3Y42          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/Q
                         net (fo=2, routed)           0.117    -0.311    pulse_gen_1_SDACLK/pulses_generated_reg[12]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.196 r  pulse_gen_1_SDACLK/pulses_generated_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.196    pulse_gen_1_SDACLK/pulses_generated_reg[12]_i_1_n_7
    SLICE_X3Y42          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.865    -0.806    pulse_gen_1_SDACLK/clk_out1
    SLICE_X3Y42          FDRE                                         r  pulse_gen_1_SDACLK/pulses_generated_reg[12]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.105    -0.465    pulse_gen_1_SDACLK/pulses_generated_reg[12]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 pulse_gen_3_DCN/r_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.226ns (62.470%)  route 0.136ns (37.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.592    -0.572    pulse_gen_3_DCN/clk_out1
    SLICE_X0Y37          FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.128    -0.444 f  pulse_gen_3_DCN/r_counter_reg[2]/Q
                         net (fo=5, routed)           0.136    -0.308    pulse_gen_3_DCN/r_counter_reg_n_0_[2]
    SLICE_X0Y37          LUT4 (Prop_lut4_I2_O)        0.098    -0.210 r  pulse_gen_3_DCN/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    pulse_gen_3_DCN/r_counter[0]_i_1_n_0
    SLICE_X0Y37          FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.862    -0.809    pulse_gen_3_DCN/clk_out1
    SLICE_X0Y37          FDRE                                         r  pulse_gen_3_DCN/r_counter_reg[0]/C
                         clock pessimism              0.237    -0.572    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.092    -0.480    pulse_gen_3_DCN/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0    master_of_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X6Y36      adc_ctrl1/adc_1_data_latched_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y32      adc_ctrl1/adc_1_data_latched_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y32      adc_ctrl1/adc_1_data_latched_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y32      adc_ctrl1/adc_1_data_latched_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X5Y32      adc_ctrl1/adc_1_data_latched_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y32      adc_ctrl1/adc_1_data_latched_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y36      adc_ctrl1/adc_1_data_latched_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y36      adc_ctrl1/adc_1_data_latched_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y32      adc_ctrl1/adc_1_data_latched_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y32      adc_ctrl1/adc_1_data_latched_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y32      adc_ctrl1/adc_1_data_latched_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y32      adc_ctrl1/adc_1_data_latched_reg[11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X3Y36      adc_ctrl1/FSM_sequential_s_adc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y36      adc_ctrl1/adc_1_data_latched_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X6Y36      adc_ctrl1/adc_1_data_latched_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y32      adc_ctrl1/adc_1_data_latched_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y32      adc_ctrl1/adc_1_data_latched_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y32      adc_ctrl1/adc_1_data_latched_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y32      adc_ctrl1/adc_1_data_latched_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { master_of_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    master_of_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.504ns  (logic 0.648ns (43.081%)  route 0.856ns (56.919%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 3.540 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 r  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.511     2.679    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I3_O)        0.124     2.803 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.345     3.148    pulse_gen_1_SDACLK/done_i_2_n_0
    SLICE_X5Y42          FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.516     3.540    pulse_gen_1_SDACLK/clk_out1
    SLICE_X5Y42          FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.563     4.103    
                         clock uncertainty           -0.224     3.879    
    SLICE_X5Y42          FDCE (Recov_fdce_C_CLR)     -0.405     3.474    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -3.148    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        1.148ns  (logic 0.524ns (45.664%)  route 0.624ns (54.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 3.540 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.856ns = ( 1.644 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     3.976 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     5.209    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -1.756 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.089    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.007 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.637     1.644    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.524     2.168 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.624     2.792    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X4Y41          FDCE                                         f  pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     5.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.024 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.516     3.540    pulse_gen_1_SDACLK/clk_out1
    SLICE_X4Y41          FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                         clock pessimism              0.563     4.103    
                         clock uncertainty           -0.224     3.879    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.405     3.474    pulse_gen_1_SDACLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -2.792    
  -------------------------------------------------------------------
                         slack                                  0.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.443%)  route 0.354ns (65.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.592    -0.572    pulse_gen_1_SDACLK/clk_out1
    SLICE_X5Y42          FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.431 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.234    -0.197    pulse_gen_1_SDACLK/done
    SLICE_X2Y42          LUT4 (Prop_lut4_I2_O)        0.045    -0.152 f  pulse_gen_1_SDACLK/done_i_2/O
                         net (fo=1, routed)           0.120    -0.032    pulse_gen_1_SDACLK/done_i_2_n_0
    SLICE_X5Y42          FDCE                                         f  pulse_gen_1_SDACLK/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.863    -0.808    pulse_gen_1_SDACLK/clk_out1
    SLICE_X5Y42          FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
                         clock pessimism              0.236    -0.572    
    SLICE_X5Y42          FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    pulse_gen_1_SDACLK/done_reg
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             2.768ns  (arrival time - required time)
  Source:                 pulse_gen_1_SDACLK/pulse_complete_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@2.500ns)
  Data Path Delay:        0.435ns  (logic 0.167ns (38.433%)  route 0.268ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns = ( 1.930 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.273ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.500     2.500 f  
    L17                                               0.000     2.500 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     2.744 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     3.184    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362     0.822 f  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489     1.311    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.337 f  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.594     1.930    pulse_gen_1_SDACLK/clk_out1
    SLICE_X2Y41          FDRE                                         r  pulse_gen_1_SDACLK/pulse_complete_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.167     2.097 f  pulse_gen_1_SDACLK/pulse_complete_reg/Q
                         net (fo=10, routed)          0.268     2.365    pulse_gen_1_SDACLK/pulse_complete_reg_n_0
    SLICE_X4Y41          FDCE                                         f  pulse_gen_1_SDACLK/gen_1_pulse_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.863    -0.808    pulse_gen_1_SDACLK/clk_out1
    SLICE_X4Y41          FDCE                                         r  pulse_gen_1_SDACLK/gen_1_pulse_reg/C
                         clock pessimism              0.273    -0.535    
                         clock uncertainty            0.224    -0.311    
    SLICE_X4Y41          FDCE (Remov_fdce_C_CLR)     -0.092    -0.403    pulse_gen_1_SDACLK/gen_1_pulse_reg
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  2.768    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.408ns  (logic 3.473ns (36.920%)  route 5.934ns (63.080%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[0]/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[0]/Q
                         net (fo=1, routed)           0.571     1.027    pulse_gen_1_SDACLK/output_state[0]
    SLICE_X3Y38          LUT3 (Prop_lut3_I1_O)        0.124     1.151 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          5.363     6.514    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.893     9.408 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     9.408    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.148ns  (logic 3.477ns (42.673%)  route 4.671ns (57.327%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y38          FDCE                         0.000     0.000 r  pulse_gen_1_SDACLK/output_state_reg[0]/C
    SLICE_X3Y38          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  pulse_gen_1_SDACLK/output_state_reg[0]/Q
                         net (fo=1, routed)           0.571     1.027    pulse_gen_1_SDACLK/output_state[0]
    SLICE_X3Y38          LUT3 (Prop_lut3_I1_O)        0.124     1.151 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          4.100     5.251    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    T3                   OBUF (Prop_obuf_I_O)         2.897     8.148 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.148    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/spi_clk_done_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.812ns  (logic 1.441ns (21.159%)  route 5.371ns (78.841%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.091 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.721     6.812    adc_ctrl1/serial_clk_count0_0
    SLICE_X4Y37          FDCE                                         f  adc_ctrl1/spi_clk_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/start_acquisition_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.808ns  (logic 1.441ns (21.173%)  route 5.366ns (78.827%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.091 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.716     6.808    adc_ctrl1/serial_clk_count0_0
    SLICE_X5Y37          FDCE                                         f  adc_ctrl1/start_acquisition_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/serial_clk_count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.689ns  (logic 1.441ns (21.550%)  route 5.247ns (78.450%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.091 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.597     6.689    adc_ctrl1/serial_clk_count0_0
    SLICE_X2Y35          FDCE                                         f  adc_ctrl1/serial_clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/serial_clk_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.689ns  (logic 1.441ns (21.550%)  route 5.247ns (78.450%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.091 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.597     6.689    adc_ctrl1/serial_clk_count0_0
    SLICE_X2Y35          FDCE                                         f  adc_ctrl1/serial_clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 1.441ns (21.572%)  route 5.240ns (78.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.091 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.590     6.682    adc_ctrl1/serial_clk_count0_0
    SLICE_X2Y36          FDCE                                         f  adc_ctrl1/serial_clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/serial_clk_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 1.441ns (21.572%)  route 5.240ns (78.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.091 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.590     6.682    adc_ctrl1/serial_clk_count0_0
    SLICE_X2Y36          FDCE                                         f  adc_ctrl1/serial_clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/serial_clk_count_reg[4]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 1.441ns (21.572%)  route 5.240ns (78.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.091 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.590     6.682    adc_ctrl1/serial_clk_count0_0
    SLICE_X2Y36          FDPE                                         f  adc_ctrl1/serial_clk_count_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/serial_clk_count_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 1.441ns (21.572%)  route 5.240ns (78.427%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.124     6.091 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.590     6.682    adc_ctrl1/serial_clk_count0_0
    SLICE_X2Y36          FDCE                                         f  adc_ctrl1/serial_clk_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.212ns (56.915%)  route 0.160ns (43.085%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[5]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[5]/Q
                         net (fo=2, routed)           0.160     0.327    adc_ctrl1/serial_clk_count_reg[5]
    SLICE_X2Y36          LUT6 (Prop_lut6_I5_O)        0.045     0.372 r  adc_ctrl1/serial_clk_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.372    adc_ctrl1/serial_clk_count0[5]
    SLICE_X2Y36          FDCE                                         r  adc_ctrl1/serial_clk_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.212ns (53.461%)  route 0.185ns (46.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.185     0.352    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X2Y35          LUT3 (Prop_lut3_I1_O)        0.045     0.397 r  adc_ctrl1/serial_clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.397    adc_ctrl1/serial_clk_count0[2]
    SLICE_X2Y35          FDCE                                         r  adc_ctrl1/serial_clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.215ns (53.810%)  route 0.185ns (46.190%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.185     0.352    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.048     0.400 r  adc_ctrl1/serial_clk_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.400    adc_ctrl1/serial_clk_count0[3]
    SLICE_X2Y35          FDCE                                         r  adc_ctrl1/serial_clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.210ns (51.410%)  route 0.198ns (48.590%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.198     0.365    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X2Y36          LUT2 (Prop_lut2_I1_O)        0.043     0.408 r  adc_ctrl1/serial_clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.408    adc_ctrl1/serial_clk_count0[1]
    SLICE_X2Y36          FDCE                                         r  adc_ctrl1/serial_clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.212ns (51.647%)  route 0.198ns (48.353%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.167     0.167 f  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.198     0.365    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X2Y36          LUT1 (Prop_lut1_I0_O)        0.045     0.410 r  adc_ctrl1/serial_clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.410    adc_ctrl1/serial_clk_count[0]_i_1_n_0
    SLICE_X2Y36          FDCE                                         r  adc_ctrl1/serial_clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_clk_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.212ns (51.647%)  route 0.198ns (48.353%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.198     0.365    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X2Y36          LUT5 (Prop_lut5_I2_O)        0.045     0.410 r  adc_ctrl1/serial_clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.410    adc_ctrl1/serial_clk_count0[4]
    SLICE_X2Y36          FDPE                                         r  adc_ctrl1/serial_clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.212ns (38.162%)  route 0.344ns (61.838%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.167     0.167 f  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.189     0.356    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X2Y35          LUT5 (Prop_lut5_I4_O)        0.045     0.401 r  adc_ctrl1/serial_data_adc_1[10]_i_1/O
                         net (fo=1, routed)           0.155     0.556    adc_ctrl1/serial_data_adc_1[10]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.563ns  (logic 0.215ns (38.162%)  route 0.348ns (61.838%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[2]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[2]/Q
                         net (fo=20, routed)          0.233     0.400    adc_ctrl1/serial_clk_count_reg[2]
    SLICE_X4Y34          LUT5 (Prop_lut5_I2_O)        0.048     0.448 r  adc_ctrl1/serial_data_adc_1[12]_i_1/O
                         net (fo=1, routed)           0.116     0.563    adc_ctrl1/serial_data_adc_1[12]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.215ns (37.080%)  route 0.365ns (62.920%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[0]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.167     0.167 f  adc_ctrl1/serial_clk_count_reg[0]/Q
                         net (fo=22, routed)          0.189     0.356    adc_ctrl1/serial_clk_count_reg[0]
    SLICE_X2Y35          LUT5 (Prop_lut5_I3_O)        0.048     0.404 r  adc_ctrl1/serial_data_adc_1[0]_i_1/O
                         net (fo=1, routed)           0.176     0.580    adc_ctrl1/serial_data_adc_1[0]_i_1_n_0
    SLICE_X3Y35          FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/serial_clk_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adc_ctrl1/serial_data_adc_1_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.594ns  (logic 0.213ns (35.849%)  route 0.381ns (64.151%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  adc_ctrl1/serial_clk_count_reg[2]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  adc_ctrl1/serial_clk_count_reg[2]/Q
                         net (fo=20, routed)          0.277     0.444    adc_ctrl1/serial_clk_count_reg[2]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.046     0.490 r  adc_ctrl1/serial_data_adc_1[7]_i_1/O
                         net (fo=1, routed)           0.105     0.594    adc_ctrl1/serial_data_adc_1[7]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  adc_ctrl1/serial_data_adc_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.481ns  (logic 3.473ns (36.636%)  route 6.008ns (63.364%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.636    -0.857    pulse_gen_1_SDACLK/clk_out1
    SLICE_X1Y39          FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.644     0.243    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          5.363     5.731    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    J3                   OBUF (Prop_obuf_I_O)         2.893     8.624 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     8.624    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT
    J3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_CNV/o_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 3.353ns (40.228%)  route 4.982ns (59.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.636    -0.857    pulse_gen_2_CNV/clk_out1
    SLICE_X0Y39          FDRE                                         r  pulse_gen_2_CNV/o_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  pulse_gen_2_CNV/o_pulse_reg/Q
                         net (fo=1, routed)           4.982     4.581    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF
    K2                   OBUF (Prop_obuf_I_O)         2.897     7.477 r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.477    EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT
    K2                                                                r  EXT_EXT_CNV_ACQUIRE_EXT_ADC_CONTROL_TO_ADC_A_AND_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/output_set_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 3.477ns (42.294%)  route 4.744ns (57.706%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.636    -0.857    pulse_gen_1_SDACLK/clk_out1
    SLICE_X1Y39          FDRE                                         r  pulse_gen_1_SDACLK/output_set_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.456    -0.401 r  pulse_gen_1_SDACLK/output_set_reg/Q
                         net (fo=2, routed)           0.644     0.243    pulse_gen_1_SDACLK/output_set_reg_n_0
    SLICE_X3Y38          LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  pulse_gen_1_SDACLK/EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_A_OUT_OBUF_inst_i_1/O
                         net (fo=24, routed)          4.100     4.467    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF
    T3                   OBUF (Prop_obuf_I_O)         2.897     7.364 r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     7.364    EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT
    T3                                                                r  EXT_EXT_SCK_POS_ADC_CONTROL_TO_ADC_B_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.326ns  (logic 3.377ns (46.104%)  route 3.948ns (53.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.626    -0.867    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  adc_ctrl1/adc_1_data_latched_reg[12]/Q
                         net (fo=1, routed)           3.948     3.537    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]
    U7                   OBUF (Prop_obuf_I_O)         2.921     6.459 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.459    EXT_LEDS_DATA_FROM_ADC_CONTROL[12]
    U7                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.313ns  (logic 3.444ns (47.087%)  route 3.870ns (52.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.628    -0.865    adc_ctrl1/clk_out1
    SLICE_X6Y34          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518    -0.347 r  adc_ctrl1/adc_1_data_latched_reg[15]/Q
                         net (fo=1, routed)           3.870     3.523    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[15]
    V8                   OBUF (Prop_obuf_I_O)         2.926     6.448 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[15]_inst/O
                         net (fo=0)                   0.000     6.448    EXT_LEDS_DATA_FROM_ADC_CONTROL[15]
    V8                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.246ns  (logic 3.366ns (46.454%)  route 3.880ns (53.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.626    -0.867    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  adc_ctrl1/adc_1_data_latched_reg[8]/Q
                         net (fo=1, routed)           3.880     3.469    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]
    U5                   OBUF (Prop_obuf_I_O)         2.910     6.379 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.379    EXT_LEDS_DATA_FROM_ADC_CONTROL[8]
    U5                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.228ns  (logic 3.375ns (46.697%)  route 3.853ns (53.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.629    -0.864    adc_ctrl1/clk_out1
    SLICE_X3Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  adc_ctrl1/adc_1_data_latched_reg[10]/Q
                         net (fo=1, routed)           3.853     3.445    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[10]
    W6                   OBUF (Prop_obuf_I_O)         2.919     6.364 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.364    EXT_LEDS_DATA_FROM_ADC_CONTROL[10]
    W6                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.109ns  (logic 3.356ns (47.210%)  route 3.753ns (52.790%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.626    -0.867    adc_ctrl1/clk_out1
    SLICE_X7Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  adc_ctrl1/adc_1_data_latched_reg[7]/Q
                         net (fo=1, routed)           3.753     3.342    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[7]
    W4                   OBUF (Prop_obuf_I_O)         2.900     6.242 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.242    EXT_LEDS_DATA_FROM_ADC_CONTROL[7]
    W4                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 3.381ns (47.601%)  route 3.722ns (52.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.626    -0.867    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  adc_ctrl1/adc_1_data_latched_reg[14]/Q
                         net (fo=1, routed)           3.722     3.311    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[14]
    U8                   OBUF (Prop_obuf_I_O)         2.925     6.236 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.236    EXT_LEDS_DATA_FROM_ADC_CONTROL[14]
    U8                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/adc_1_data_latched_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            EXT_LEDS_DATA_FROM_ADC_CONTROL[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.049ns  (logic 3.357ns (47.621%)  route 3.692ns (52.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.626    -0.867    adc_ctrl1/clk_out1
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.456    -0.411 r  adc_ctrl1/adc_1_data_latched_reg[13]/Q
                         net (fo=1, routed)           3.692     3.281    EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[13]
    W7                   OBUF (Prop_obuf_I_O)         2.901     6.182 r  EXT_LEDS_DATA_FROM_ADC_CONTROL_OBUF[13]_inst/O
                         net (fo=0)                   0.000     6.182    EXT_LEDS_DATA_FROM_ADC_CONTROL[13]
    W7                                                                r  EXT_LEDS_DATA_FROM_ADC_CONTROL[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pulse_gen_3_DCN/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_3_DCN/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.629ns  (logic 0.337ns (53.619%)  route 0.292ns (46.381%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.515    -1.461    pulse_gen_3_DCN/clk_out1
    SLICE_X0Y37          FDRE                                         r  pulse_gen_3_DCN/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.337    -1.124 f  pulse_gen_3_DCN/r_done_reg/Q
                         net (fo=1, routed)           0.292    -0.832    pulse_gen_3_DCN/r_done_reg_n_0
    SLICE_X0Y38          FDCE                                         f  pulse_gen_3_DCN/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_2_CNV/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_2_CNV/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.337ns (43.085%)  route 0.445ns (56.915%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.517    -1.459    pulse_gen_2_CNV/clk_out1
    SLICE_X1Y39          FDRE                                         r  pulse_gen_2_CNV/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.337    -1.122 f  pulse_gen_2_CNV/r_done_reg/Q
                         net (fo=1, routed)           0.445    -0.676    pulse_gen_2_CNV/r_done
    SLICE_X1Y38          FDCE                                         f  pulse_gen_2_CNV/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_4_DSC/r_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_4_DSC/r_start_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.782ns  (logic 0.337ns (43.085%)  route 0.445ns (56.915%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.517    -1.459    pulse_gen_4_DSC/clk_out1
    SLICE_X1Y40          FDRE                                         r  pulse_gen_4_DSC/r_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.337    -1.122 f  pulse_gen_4_DSC/r_done_reg/Q
                         net (fo=1, routed)           0.445    -0.676    pulse_gen_4_DSC/r_done_reg_n_0
    SLICE_X1Y41          FDCE                                         f  pulse_gen_4_DSC/r_start_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/spi_clk_trig_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.923ns  (logic 0.367ns (39.773%)  route 0.556ns (60.227%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.515    -1.461    adc_ctrl1/clk_out1
    SLICE_X1Y37          FDRE                                         r  adc_ctrl1/spi_clk_trig_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.367    -1.094 f  adc_ctrl1/spi_clk_trig_out_reg/Q
                         net (fo=3, routed)           0.556    -0.538    pulse_gen_1_SDACLK/spi_clk_trig_out
    SLICE_X3Y38          FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/output_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.225ns  (logic 0.367ns (29.952%)  route 0.858ns (70.048%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.516    -1.460    pulse_gen_1_SDACLK/clk_out1
    SLICE_X5Y42          FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.367    -1.093 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.858    -0.234    pulse_gen_1_SDACLK/done
    SLICE_X5Y38          FDCE                                         f  pulse_gen_1_SDACLK/output_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pulse_gen_1_SDACLK/done_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.230ns  (logic 0.367ns (29.846%)  route 0.863ns (70.154%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.516    -1.460    pulse_gen_1_SDACLK/clk_out1
    SLICE_X5Y42          FDCE                                         r  pulse_gen_1_SDACLK/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y42          FDCE (Prop_fdce_C_Q)         0.367    -1.093 f  pulse_gen_1_SDACLK/done_reg/Q
                         net (fo=7, routed)           0.863    -0.230    pulse_gen_1_SDACLK/done
    SLICE_X4Y38          FDCE                                         f  pulse_gen_1_SDACLK/ACTIVE_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/set_spi_clk_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.257ns  (logic 0.462ns (36.741%)  route 0.795ns (63.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.514    -1.462    adc_ctrl1/clk_out1
    SLICE_X3Y36          FDPE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.367    -1.095 r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/Q
                         net (fo=11, routed)          0.388    -0.706    adc_ctrl1/s_adc[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.095    -0.611 f  adc_ctrl1/set_spi_clk_i_1/O
                         net (fo=1, routed)           0.407    -0.204    adc_ctrl1/set_spi_clk0
    SLICE_X1Y36          FDCE                                         f  adc_ctrl1/set_spi_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/dsc_pulse_done_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.296ns  (logic 0.467ns (36.034%)  route 0.829ns (63.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.514    -1.462    adc_ctrl1/clk_out1
    SLICE_X3Y36          FDPE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.367    -1.095 f  adc_ctrl1/FSM_sequential_s_adc_reg[0]/Q
                         net (fo=11, routed)          0.388    -0.706    adc_ctrl1/s_adc[0]
    SLICE_X3Y37          LUT3 (Prop_lut3_I1_O)        0.100    -0.606 f  adc_ctrl1/dsc_pulse_done_i_1/O
                         net (fo=1, routed)           0.441    -0.166    adc_ctrl1/dsc_pulse_done0
    SLICE_X3Y37          FDCE                                         f  adc_ctrl1/dsc_pulse_done_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.403ns  (logic 0.467ns (33.294%)  route 0.936ns (66.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.514    -1.462    adc_ctrl1/clk_out1
    SLICE_X3Y36          FDPE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.367    -1.095 r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/Q
                         net (fo=11, routed)          0.438    -0.656    adc_ctrl1/s_adc[0]
    SLICE_X3Y36          LUT3 (Prop_lut3_I1_O)        0.100    -0.556 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.497    -0.059    adc_ctrl1/serial_clk_count0_0
    SLICE_X2Y36          FDCE                                         f  adc_ctrl1/serial_clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            adc_ctrl1/serial_clk_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.403ns  (logic 0.467ns (33.294%)  route 0.936ns (66.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.514    -1.462    adc_ctrl1/clk_out1
    SLICE_X3Y36          FDPE                                         r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDPE (Prop_fdpe_C_Q)         0.367    -1.095 r  adc_ctrl1/FSM_sequential_s_adc_reg[0]/Q
                         net (fo=11, routed)          0.438    -0.656    adc_ctrl1/s_adc[0]
    SLICE_X3Y36          LUT3 (Prop_lut3_I1_O)        0.100    -0.556 f  adc_ctrl1/start_acquisition_i_1/O
                         net (fo=8, routed)           0.497    -0.059    adc_ctrl1/serial_clk_count0_0
    SLICE_X2Y36          FDCE                                         f  adc_ctrl1/serial_clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000    41.667    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.996 f  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    master_of_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  master_of_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.108ns  (logic 1.469ns (20.671%)  route 5.639ns (79.329%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.989     7.108    adc_ctrl1/adc_1_data_latched0
    SLICE_X7Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X7Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 1.469ns (20.813%)  route 5.590ns (79.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.060    adc_ctrl1/adc_1_data_latched0
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[11]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 1.469ns (20.813%)  route 5.590ns (79.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.060    adc_ctrl1/adc_1_data_latched0
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[12]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 1.469ns (20.813%)  route 5.590ns (79.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.060    adc_ctrl1/adc_1_data_latched0
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 1.469ns (20.813%)  route 5.590ns (79.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.060    adc_ctrl1/adc_1_data_latched0
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 1.469ns (20.813%)  route 5.590ns (79.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.060    adc_ctrl1/adc_1_data_latched0
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[3]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 1.469ns (20.813%)  route 5.590ns (79.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.060    adc_ctrl1/adc_1_data_latched0
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[6]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 1.469ns (20.813%)  route 5.590ns (79.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.060    adc_ctrl1/adc_1_data_latched0
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[8]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.060ns  (logic 1.469ns (20.813%)  route 5.590ns (79.186%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.060    adc_ctrl1/adc_1_data_latched0
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.509    -1.467    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[9]/C

Slack:                    inf
  Source:                 EXT_RESET_TEST
                            (input port)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.059ns  (logic 1.469ns (20.816%)  route 5.590ns (79.184%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M3                                                0.000     0.000 f  EXT_RESET_TEST (IN)
                         net (fo=0)                   0.000     0.000    EXT_RESET_TEST
    M3                   IBUF (Prop_ibuf_I_O)         1.317     1.317 f  EXT_RESET_TEST_IBUF_inst/O
                         net (fo=9, routed)           4.650     5.967    adc_ctrl1/EXT_RESET_TEST_IBUF
    SLICE_X3Y36          LUT3 (Prop_lut3_I0_O)        0.152     6.119 r  adc_ctrl1/adc_1_data_latched[15]_i_1/O
                         net (fo=16, routed)          0.940     7.059    adc_ctrl1/adc_1_data_latched0
    SLICE_X3Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          1.511    -1.465    adc_ctrl1/clk_out1
    SLICE_X3Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[1]/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[1]/Q
                         net (fo=1, routed)           0.106     0.247    adc_ctrl1/serial_data_adc_1_reg_n_0_[1]
    SLICE_X6Y36          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.859    -0.812    adc_ctrl1/clk_out1
    SLICE_X6Y36          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[1]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[2]/C
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    adc_ctrl1/serial_data_adc_1_reg_n_0_[2]
    SLICE_X6Y36          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.859    -0.812    adc_ctrl1/clk_out1
    SLICE_X6Y36          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[2]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[13]/C
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[13]/Q
                         net (fo=1, routed)           0.112     0.253    adc_ctrl1/serial_data_adc_1_reg_n_0_[13]
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[13]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[11]/C
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[11]/Q
                         net (fo=1, routed)           0.114     0.255    adc_ctrl1/serial_data_adc_1_reg_n_0_[11]
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X5Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[11]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[5]/C
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  adc_ctrl1/serial_data_adc_1_reg[5]/Q
                         net (fo=1, routed)           0.110     0.274    adc_ctrl1/serial_data_adc_1_reg_n_0_[5]
    SLICE_X6Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X6Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[5]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.943%)  route 0.159ns (53.057%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[10]/C
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[10]/Q
                         net (fo=1, routed)           0.159     0.300    adc_ctrl1/serial_data_adc_1_reg_n_0_[10]
    SLICE_X3Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.858    -0.813    adc_ctrl1/clk_out1
    SLICE_X3Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[10]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.417%)  route 0.169ns (54.583%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[14]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[14]/Q
                         net (fo=1, routed)           0.169     0.310    adc_ctrl1/serial_data_adc_1_reg_n_0_[14]
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[14]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.370%)  route 0.170ns (54.630%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[9]/C
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[9]/Q
                         net (fo=1, routed)           0.170     0.311    adc_ctrl1/serial_data_adc_1_reg_n_0_[9]
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X4Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[9]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[7]/C
    SLICE_X7Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[7]/Q
                         net (fo=1, routed)           0.170     0.311    adc_ctrl1/serial_data_adc_1_reg_n_0_[7]
    SLICE_X7Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.856    -0.815    adc_ctrl1/clk_out1
    SLICE_X7Y32          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[7]/C

Slack:                    inf
  Source:                 adc_ctrl1/serial_data_adc_1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            adc_ctrl1/adc_1_data_latched_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y34          FDRE                         0.000     0.000 r  adc_ctrl1/serial_data_adc_1_reg[4]/C
    SLICE_X7Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  adc_ctrl1/serial_data_adc_1_reg[4]/Q
                         net (fo=1, routed)           0.170     0.311    adc_ctrl1/serial_data_adc_1_reg_n_0_[4]
    SLICE_X6Y34          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  MASTER_CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    master_of_clk/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  master_of_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    master_of_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  master_of_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    master_of_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  master_of_clk/inst/clkout1_buf/O
                         net (fo=70, routed)          0.858    -0.813    adc_ctrl1/clk_out1
    SLICE_X6Y34          FDRE                                         r  adc_ctrl1/adc_1_data_latched_reg[4]/C





