Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat May 25 11:50:28 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_methodology -file lcd8x2_methodology_drc_routed.rpt -pb lcd8x2_methodology_drc_routed.pb -rpx lcd8x2_methodology_drc_routed.rpx
| Design       : lcd8x2
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 7
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 7          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on LCD_DB[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on LCD_DB[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on LCD_DB[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on LCD_DB[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on LCD_E relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on LCD_RS relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LCD_RW relative to clock(s) sys_clk_pin
Related violations: <none>


