
*** Running vivado
    with args -log Project_design_Debouncer_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Project_design_Debouncer_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Project_design_Debouncer_0_0.tcl -notrace
Command: synth_design -top Project_design_Debouncer_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19900 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 403.453 ; gain = 98.340
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Project_design_Debouncer_0_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/synth/Project_design_Debouncer_0_0.vhd:65]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:14' bound to instance 'U0' of component 'Debouncer' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/synth/Project_design_Debouncer_0_0.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:27]
INFO: [Synth 8-3491] module 'Debouncer_xlconstant_0_0' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xlconstant_0_0/synth/Debouncer_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'Debouncer_xlconstant_0_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:96]
INFO: [Synth 8-638] synthesizing module 'Debouncer_xlconstant_0_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xlconstant_0_0/synth/Debouncer_xlconstant_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlconstant_v1_1_3_xlconstant' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconstant_v1_1_3_xlconstant' (1#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/ipshared/0750/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-256] done synthesizing module 'Debouncer_xlconstant_0_0' (2#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xlconstant_0_0/synth/Debouncer_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'Debouncer_xup_dff_en_reset_0_3' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_0_3/synth/Debouncer_xup_dff_en_reset_0_3.v:57' bound to instance 'xup_dff_en_reset_0' of component 'Debouncer_xup_dff_en_reset_0_3' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:100]
INFO: [Synth 8-638] synthesizing module 'Debouncer_xup_dff_en_reset_0_3' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_0_3/synth/Debouncer_xup_dff_en_reset_0_3.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_dff_en_reset' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/ipshared/37a5/src/xup_dff_en_reset.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_dff_en_reset' (3#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/ipshared/37a5/src/xup_dff_en_reset.v:5]
INFO: [Synth 8-256] done synthesizing module 'Debouncer_xup_dff_en_reset_0_3' (4#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_0_3/synth/Debouncer_xup_dff_en_reset_0_3.v:57]
INFO: [Synth 8-3491] module 'Debouncer_xup_dff_en_reset_1_0' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_1_0/synth/Debouncer_xup_dff_en_reset_1_0.v:57' bound to instance 'xup_dff_en_reset_1' of component 'Debouncer_xup_dff_en_reset_1_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Debouncer_xup_dff_en_reset_1_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_1_0/synth/Debouncer_xup_dff_en_reset_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Debouncer_xup_dff_en_reset_1_0' (5#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_1_0/synth/Debouncer_xup_dff_en_reset_1_0.v:57]
INFO: [Synth 8-3491] module 'Debouncer_xup_dff_en_reset_2_0' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_2_0/synth/Debouncer_xup_dff_en_reset_2_0.v:57' bound to instance 'xup_dff_en_reset_2' of component 'Debouncer_xup_dff_en_reset_2_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Debouncer_xup_dff_en_reset_2_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_2_0/synth/Debouncer_xup_dff_en_reset_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Debouncer_xup_dff_en_reset_2_0' (6#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_dff_en_reset_2_0/synth/Debouncer_xup_dff_en_reset_2_0.v:57]
INFO: [Synth 8-3491] module 'Debouncer_xup_or2_0_1' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_or2_0_1/synth/Debouncer_xup_or2_0_1.v:57' bound to instance 'xup_or2_0' of component 'Debouncer_xup_or2_0_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Debouncer_xup_or2_0_1' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_or2_0_1/synth/Debouncer_xup_or2_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_or2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/ipshared/c3d7/src/xup_or2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_or2' (7#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/ipshared/c3d7/src/xup_or2.v:5]
INFO: [Synth 8-256] done synthesizing module 'Debouncer_xup_or2_0_1' (8#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_or2_0_1/synth/Debouncer_xup_or2_0_1.v:57]
INFO: [Synth 8-3491] module 'Debouncer_xup_xor2_0_2' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_xor2_0_2/synth/Debouncer_xup_xor2_0_2.v:57' bound to instance 'xup_xor2_0' of component 'Debouncer_xup_xor2_0_2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:130]
INFO: [Synth 8-638] synthesizing module 'Debouncer_xup_xor2_0_2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_xor2_0_2/synth/Debouncer_xup_xor2_0_2.v:57]
INFO: [Synth 8-638] synthesizing module 'xup_xor2' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/ipshared/7294/src/xup_xor2.v:5]
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xup_xor2' (9#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/ipshared/7294/src/xup_xor2.v:5]
INFO: [Synth 8-256] done synthesizing module 'Debouncer_xup_xor2_0_2' (10#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_xor2_0_2/synth/Debouncer_xup_xor2_0_2.v:57]
INFO: [Synth 8-3491] module 'Debouncer_xup_xor2_1_0' declared at 'c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_xor2_1_0/synth/Debouncer_xup_xor2_1_0.v:57' bound to instance 'xup_xor2_1' of component 'Debouncer_xup_xor2_1_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:136]
INFO: [Synth 8-638] synthesizing module 'Debouncer_xup_xor2_1_0' [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_xor2_1_0/synth/Debouncer_xup_xor2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Debouncer_xup_xor2_1_0' (11#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_xup_xor2_1_0/synth/Debouncer_xup_xor2_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (12#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ipshared/c9d5/src/Debouncer.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Project_design_Debouncer_0_0' (13#1) [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/synth/Project_design_Debouncer_0_0.vhd:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.633 ; gain = 150.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 455.633 ; gain = 150.520
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/harun/Digital_Project/Digital_Project.srcs/sources_1/bd/Project_design/ip/Project_design_Debouncer_0_0/src/Debouncer_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_Debouncer_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_Debouncer_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 725.754 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 725.754 ; gain = 420.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 725.754 ; gain = 420.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_Debouncer_0_0_synth_1/dont_touch.xdc, line 48).
Applied set_property DONT_TOUCH = true for U0/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_dff_en_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_dff_en_reset_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_dff_en_reset_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_or2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_xor2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/xup_xor2_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 725.754 ; gain = 420.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 725.754 ; gain = 420.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xup_dff_en_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module xup_xor2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 725.754 ; gain = 420.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 778.246 ; gain = 473.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 778.246 ; gain = 473.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 797.309 ; gain = 492.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 797.309 ; gain = 492.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 797.309 ; gain = 492.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 797.309 ; gain = 492.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 797.309 ; gain = 492.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 797.309 ; gain = 492.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 797.309 ; gain = 492.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     3|
|3     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+-------------------------------+------+
|      |Instance               |Module                         |Cells |
+------+-----------------------+-------------------------------+------+
|1     |top                    |                               |     9|
|2     |  U0                   |Debouncer                      |     9|
|3     |    xlconstant_0       |Debouncer_xlconstant_0_0       |     0|
|4     |    xup_dff_en_reset_0 |Debouncer_xup_dff_en_reset_0_3 |     2|
|5     |      inst             |xup_dff_en_reset_1             |     2|
|6     |    xup_dff_en_reset_1 |Debouncer_xup_dff_en_reset_1_0 |     2|
|7     |      inst             |xup_dff_en_reset_0             |     2|
|8     |    xup_dff_en_reset_2 |Debouncer_xup_dff_en_reset_2_0 |     2|
|9     |      inst             |xup_dff_en_reset               |     2|
|10    |    xup_or2_0          |Debouncer_xup_or2_0_1          |     1|
|11    |    xup_xor2_0         |Debouncer_xup_xor2_0_2         |     1|
|12    |    xup_xor2_1         |Debouncer_xup_xor2_1_0         |     1|
+------+-----------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 797.309 ; gain = 492.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 797.309 ; gain = 222.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 797.309 ; gain = 492.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 799.188 ; gain = 505.543
INFO: [Common 17-1381] The checkpoint 'C:/Users/harun/Digital_Project/Digital_Project.runs/Project_design_Debouncer_0_0_synth_1/Project_design_Debouncer_0_0.dcp' has been generated.
