<stg><name>dense</name>


<trans_list>

<trans id="309" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([1600 x float]* %flat_array) nounwind, !map !14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:3  %dense_array = alloca [10 x float], align 16

]]></Node>
<StgValue><ssdm name="dense_array"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %meminst

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
meminst:0  %phi_ln8 = phi i4 [ 0, %0 ], [ %add_ln8, %meminst ]

]]></Node>
<StgValue><ssdm name="phi_ln8"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst:1  %add_ln8 = add i4 %phi_ln8, 1

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
meminst:2  %zext_ln8 = zext i4 %phi_ln8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst:3  %dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="dense_array_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
meminst:4  store float 0.000000e+00, float* %dense_array_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
meminst:5  %icmp_ln8 = icmp eq i4 %phi_ln8, -7

]]></Node>
<StgValue><ssdm name="icmp_ln8"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst:6  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst:7  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst:8  br i1 %icmp_ln8, label %.preheader9.preheader.preheader, label %meminst

]]></Node>
<StgValue><ssdm name="br_ln8"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader.preheader:0  br label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader9.preheader:0  %indvar_flatten = phi i14 [ %add_ln11, %ifFalse ], [ 0, %.preheader9.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader9.preheader:1  %d_0 = phi i4 [ %select_ln18_2, %ifFalse ], [ 0, %.preheader9.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="d_0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader9.preheader:2  %f_0 = phi i11 [ %f, %ifFalse ], [ 0, %.preheader9.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="f_0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader9.preheader:3  %w_sum_0 = phi float [ %w_sum, %ifFalse ], [ 0.000000e+00, %.preheader9.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="w_sum_0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader9.preheader:4  %icmp_ln11 = icmp eq i14 %indvar_flatten, -384

]]></Node>
<StgValue><ssdm name="icmp_ln11"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader9.preheader:5  %add_ln11 = add i14 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln11"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.preheader:6  br i1 %icmp_ln11, label %.preheader.preheader, label %Flat_Loop

]]></Node>
<StgValue><ssdm name="br_ln11"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
Flat_Loop:0  %d = add i4 %d_0, 1

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Flat_Loop:3  %icmp_ln16 = icmp eq i11 %f_0, -448

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
Flat_Loop:4  %select_ln18 = select i1 %icmp_ln16, i11 0, i11 %f_0

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
Flat_Loop:6  %select_ln18_2 = select i1 %icmp_ln16, i4 %d, i4 %d_0

]]></Node>
<StgValue><ssdm name="select_ln18_2"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="15" op_0_bw="4">
<![CDATA[
Flat_Loop:8  %zext_ln17 = zext i4 %select_ln18_2 to i15

]]></Node>
<StgValue><ssdm name="zext_ln17"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="11">
<![CDATA[
Flat_Loop:12  %zext_ln18_1 = zext i11 %select_ln18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="11" op_2_bw="3">
<![CDATA[
Flat_Loop:13  %tmp_12 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %select_ln18, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="14">
<![CDATA[
Flat_Loop:14  %zext_ln18_2 = zext i14 %tmp_12 to i15

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
Flat_Loop:15  %tmp_13 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %select_ln18, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="12">
<![CDATA[
Flat_Loop:16  %zext_ln18_3 = zext i12 %tmp_13 to i15

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
Flat_Loop:17  %add_ln18 = add i15 %zext_ln18_3, %zext_ln18_2

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
Flat_Loop:18  %add_ln18_1 = add i15 %add_ln18, %zext_ln17

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="15">
<![CDATA[
Flat_Loop:19  %zext_ln18_4 = zext i15 %add_ln18_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Flat_Loop:20  %dense_weights_addr = getelementptr [16000 x float]* @dense_weights, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="dense_weights_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="14">
<![CDATA[
Flat_Loop:21  %dense_weights_load = load float* %dense_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_weights_load"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
Flat_Loop:22  %flat_array_addr = getelementptr [1600 x float]* %flat_array, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="flat_array_addr"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="11">
<![CDATA[
Flat_Loop:23  %flat_array_load = load float* %flat_array_addr, align 4

]]></Node>
<StgValue><ssdm name="flat_array_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="14">
<![CDATA[
Flat_Loop:21  %dense_weights_load = load float* %dense_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_weights_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="11">
<![CDATA[
Flat_Loop:23  %flat_array_load = load float* %flat_array_addr, align 4

]]></Node>
<StgValue><ssdm name="flat_array_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Flat_Loop:24  %tmp_2 = fmul float %dense_weights_load, %flat_array_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
Flat_Loop:27  %f = add i11 %select_ln18, 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="86" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
Flat_Loop:5  %select_ln18_1 = select i1 %icmp_ln16, float 0.000000e+00, float %w_sum_0

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Flat_Loop:24  %tmp_2 = fmul float %dense_weights_load, %flat_array_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Flat_Loop:25  %w_sum = fadd float %select_ln18_1, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
Flat_Loop:28  %icmp_ln16_1 = icmp eq i11 %f, -448

]]></Node>
<StgValue><ssdm name="icmp_ln16_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Flat_Loop:29  br i1 %icmp_ln16_1, label %ifTrue, label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Flat_Loop:1  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @Dense_Loop_Flat_Loop)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Flat_Loop:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16000, i64 16000, i64 16000) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="4">
<![CDATA[
Flat_Loop:7  %zext_ln18 = zext i4 %select_ln18_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Flat_Loop:9  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
Flat_Loop:10  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Flat_Loop:11  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln18"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
Flat_Loop:25  %w_sum = fadd float %select_ln18_1, %tmp_2

]]></Node>
<StgValue><ssdm name="w_sum"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
Flat_Loop:26  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue:0  %dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="dense_array_addr_2"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
ifTrue:1  store float %w_sum, float* %dense_array_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2  br label %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0  %dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="dense_array_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %dense_array_load = load float* %dense_array_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dense_array_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="104" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:1  %dense_array_load = load float* %dense_array_addr_1, align 16

]]></Node>
<StgValue><ssdm name="dense_array_load"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:4  %dense_array_addr_3 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="dense_array_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %dense_array_load_1 = load float* %dense_array_addr_3, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %dense_array_load_1 = load float* %dense_array_addr_3, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_1"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %tmp_1 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="112" st_id="11" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:2  %tmp = call float @llvm.exp.f32(float %dense_array_load)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %tmp_1 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:8  %dense_array_addr_4 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="dense_array_addr_4"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %dense_array_load_2 = load float* %dense_array_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dense_array_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="116" st_id="12" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %sum_s = fadd float %tmp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %tmp_1 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:9  %dense_array_load_2 = load float* %dense_array_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dense_array_load_2"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:10  %tmp_s = call float @llvm.exp.f32(float %dense_array_load_2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="120" st_id="13" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:3  %sum_s = fadd float %tmp, 0.000000e+00

]]></Node>
<StgValue><ssdm name="sum_s"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:6  %tmp_1 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:10  %tmp_s = call float @llvm.exp.f32(float %dense_array_load_2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:12  %dense_array_addr_5 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="dense_array_addr_5"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %dense_array_load_3 = load float* %dense_array_addr_5, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="125" st_id="14" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:7  %sum_1 = fadd float %sum_s, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:10  %tmp_s = call float @llvm.exp.f32(float %dense_array_load_2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:13  %dense_array_load_3 = load float* %dense_array_addr_5, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_3"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:14  %tmp_3 = call float @llvm.exp.f32(float %dense_array_load_3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:7  %sum_1 = fadd float %sum_s, %tmp_1

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:10  %tmp_s = call float @llvm.exp.f32(float %dense_array_load_2)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:14  %tmp_3 = call float @llvm.exp.f32(float %dense_array_load_3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:16  %dense_array_addr_6 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="dense_array_addr_6"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %dense_array_load_4 = load float* %dense_array_addr_6, align 16

]]></Node>
<StgValue><ssdm name="dense_array_load_4"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:11  %sum_2 = fadd float %sum_1, %tmp_s

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:14  %tmp_3 = call float @llvm.exp.f32(float %dense_array_load_3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:17  %dense_array_load_4 = load float* %dense_array_addr_6, align 16

]]></Node>
<StgValue><ssdm name="dense_array_load_4"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp_4 = call float @llvm.exp.f32(float %dense_array_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="138" st_id="17" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:11  %sum_2 = fadd float %sum_1, %tmp_s

]]></Node>
<StgValue><ssdm name="sum_2"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:14  %tmp_3 = call float @llvm.exp.f32(float %dense_array_load_3)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp_4 = call float @llvm.exp.f32(float %dense_array_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:20  %dense_array_addr_7 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="dense_array_addr_7"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %dense_array_load_5 = load float* %dense_array_addr_7, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="143" st_id="18" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:15  %sum_3 = fadd float %sum_2, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp_4 = call float @llvm.exp.f32(float %dense_array_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:21  %dense_array_load_5 = load float* %dense_array_addr_7, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_5"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:22  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="147" st_id="19" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:15  %sum_3 = fadd float %sum_2, %tmp_3

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="148" st_id="19" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:18  %tmp_4 = call float @llvm.exp.f32(float %dense_array_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:22  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:24  %dense_array_addr_8 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="dense_array_addr_8"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %dense_array_load_6 = load float* %dense_array_addr_8, align 8

]]></Node>
<StgValue><ssdm name="dense_array_load_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="152" st_id="20" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:19  %sum_4 = fadd float %sum_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="153" st_id="20" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:22  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:25  %dense_array_load_6 = load float* %dense_array_addr_8, align 8

]]></Node>
<StgValue><ssdm name="dense_array_load_6"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_6 = call float @llvm.exp.f32(float %dense_array_load_6)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="156" st_id="21" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:19  %sum_4 = fadd float %sum_3, %tmp_4

]]></Node>
<StgValue><ssdm name="sum_4"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:22  %tmp_5 = call float @llvm.exp.f32(float %dense_array_load_5)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_6 = call float @llvm.exp.f32(float %dense_array_load_6)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:28  %dense_array_addr_9 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="dense_array_addr_9"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %dense_array_load_7 = load float* %dense_array_addr_9, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="161" st_id="22" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:23  %sum_5 = fadd float %sum_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_6 = call float @llvm.exp.f32(float %dense_array_load_6)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:29  %dense_array_load_7 = load float* %dense_array_addr_9, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_7"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:30  %tmp_7 = call float @llvm.exp.f32(float %dense_array_load_7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="165" st_id="23" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:23  %sum_5 = fadd float %sum_4, %tmp_5

]]></Node>
<StgValue><ssdm name="sum_5"/></StgValue>
</operation>

<operation id="166" st_id="23" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:26  %tmp_6 = call float @llvm.exp.f32(float %dense_array_load_6)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="167" st_id="23" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:30  %tmp_7 = call float @llvm.exp.f32(float %dense_array_load_7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:32  %dense_array_addr_10 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="dense_array_addr_10"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %dense_array_load_8 = load float* %dense_array_addr_10, align 16

]]></Node>
<StgValue><ssdm name="dense_array_load_8"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="170" st_id="24" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:27  %sum_6 = fadd float %sum_5, %tmp_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:30  %tmp_7 = call float @llvm.exp.f32(float %dense_array_load_7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:33  %dense_array_load_8 = load float* %dense_array_addr_10, align 16

]]></Node>
<StgValue><ssdm name="dense_array_load_8"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:34  %tmp_8 = call float @llvm.exp.f32(float %dense_array_load_8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="174" st_id="25" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:27  %sum_6 = fadd float %sum_5, %tmp_6

]]></Node>
<StgValue><ssdm name="sum_6"/></StgValue>
</operation>

<operation id="175" st_id="25" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:30  %tmp_7 = call float @llvm.exp.f32(float %dense_array_load_7)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="176" st_id="25" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:34  %tmp_8 = call float @llvm.exp.f32(float %dense_array_load_8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:36  %dense_array_addr_11 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="dense_array_addr_11"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:37  %dense_array_load_9 = load float* %dense_array_addr_11, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_9"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="179" st_id="26" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:31  %sum_7 = fadd float %sum_6, %tmp_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="180" st_id="26" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:34  %tmp_8 = call float @llvm.exp.f32(float %dense_array_load_8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="181" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
.preheader.preheader:37  %dense_array_load_9 = load float* %dense_array_addr_11, align 4

]]></Node>
<StgValue><ssdm name="dense_array_load_9"/></StgValue>
</operation>

<operation id="182" st_id="26" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:38  %tmp_9 = call float @llvm.exp.f32(float %dense_array_load_9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="183" st_id="27" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:31  %sum_7 = fadd float %sum_6, %tmp_7

]]></Node>
<StgValue><ssdm name="sum_7"/></StgValue>
</operation>

<operation id="184" st_id="27" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:34  %tmp_8 = call float @llvm.exp.f32(float %dense_array_load_8)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="185" st_id="27" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:38  %tmp_9 = call float @llvm.exp.f32(float %dense_array_load_9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="186" st_id="28" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:35  %sum_8 = fadd float %sum_7, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="187" st_id="28" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:38  %tmp_9 = call float @llvm.exp.f32(float %dense_array_load_9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="188" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:43  %tmp_4_1 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="189" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:47  %tmp_4_2 = call float @llvm.exp.f32(float %dense_array_load_2)

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="190" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:51  %tmp_4_3 = call float @llvm.exp.f32(float %dense_array_load_3)

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="191" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:55  %tmp_4_4 = call float @llvm.exp.f32(float %dense_array_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="192" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:59  %tmp_4_5 = call float @llvm.exp.f32(float %dense_array_load_5)

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="193" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:63  %tmp_4_6 = call float @llvm.exp.f32(float %dense_array_load_6)

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="194" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:67  %tmp_4_7 = call float @llvm.exp.f32(float %dense_array_load_7)

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="195" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:71  %tmp_4_8 = call float @llvm.exp.f32(float %dense_array_load_8)

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="196" st_id="28" stage="4" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:75  %tmp_4_9 = call float @llvm.exp.f32(float %dense_array_load_9)

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="197" st_id="29" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:35  %sum_8 = fadd float %sum_7, %tmp_8

]]></Node>
<StgValue><ssdm name="sum_8"/></StgValue>
</operation>

<operation id="198" st_id="29" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:38  %tmp_9 = call float @llvm.exp.f32(float %dense_array_load_9)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="199" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:43  %tmp_4_1 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="200" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:47  %tmp_4_2 = call float @llvm.exp.f32(float %dense_array_load_2)

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="201" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:51  %tmp_4_3 = call float @llvm.exp.f32(float %dense_array_load_3)

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="202" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:55  %tmp_4_4 = call float @llvm.exp.f32(float %dense_array_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="203" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:59  %tmp_4_5 = call float @llvm.exp.f32(float %dense_array_load_5)

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="204" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:63  %tmp_4_6 = call float @llvm.exp.f32(float %dense_array_load_6)

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="205" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:67  %tmp_4_7 = call float @llvm.exp.f32(float %dense_array_load_7)

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="206" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:71  %tmp_4_8 = call float @llvm.exp.f32(float %dense_array_load_8)

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="3" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:75  %tmp_4_9 = call float @llvm.exp.f32(float %dense_array_load_9)

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="208" st_id="30" stage="2" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:39  %sum_9 = fadd float %sum_8, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:43  %tmp_4_1 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:47  %tmp_4_2 = call float @llvm.exp.f32(float %dense_array_load_2)

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:51  %tmp_4_3 = call float @llvm.exp.f32(float %dense_array_load_3)

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:55  %tmp_4_4 = call float @llvm.exp.f32(float %dense_array_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:59  %tmp_4_5 = call float @llvm.exp.f32(float %dense_array_load_5)

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:63  %tmp_4_6 = call float @llvm.exp.f32(float %dense_array_load_6)

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:67  %tmp_4_7 = call float @llvm.exp.f32(float %dense_array_load_7)

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:71  %tmp_4_8 = call float @llvm.exp.f32(float %dense_array_load_8)

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="2" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:75  %tmp_4_9 = call float @llvm.exp.f32(float %dense_array_load_9)

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="218" st_id="31" stage="1" lat="2">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:39  %sum_9 = fadd float %sum_8, %tmp_9

]]></Node>
<StgValue><ssdm name="sum_9"/></StgValue>
</operation>

<operation id="219" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:43  %tmp_4_1 = call float @llvm.exp.f32(float %dense_array_load_1)

]]></Node>
<StgValue><ssdm name="tmp_4_1"/></StgValue>
</operation>

<operation id="220" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:47  %tmp_4_2 = call float @llvm.exp.f32(float %dense_array_load_2)

]]></Node>
<StgValue><ssdm name="tmp_4_2"/></StgValue>
</operation>

<operation id="221" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:51  %tmp_4_3 = call float @llvm.exp.f32(float %dense_array_load_3)

]]></Node>
<StgValue><ssdm name="tmp_4_3"/></StgValue>
</operation>

<operation id="222" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:55  %tmp_4_4 = call float @llvm.exp.f32(float %dense_array_load_4)

]]></Node>
<StgValue><ssdm name="tmp_4_4"/></StgValue>
</operation>

<operation id="223" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:59  %tmp_4_5 = call float @llvm.exp.f32(float %dense_array_load_5)

]]></Node>
<StgValue><ssdm name="tmp_4_5"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:63  %tmp_4_6 = call float @llvm.exp.f32(float %dense_array_load_6)

]]></Node>
<StgValue><ssdm name="tmp_4_6"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:67  %tmp_4_7 = call float @llvm.exp.f32(float %dense_array_load_7)

]]></Node>
<StgValue><ssdm name="tmp_4_7"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:71  %tmp_4_8 = call float @llvm.exp.f32(float %dense_array_load_8)

]]></Node>
<StgValue><ssdm name="tmp_4_8"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="1" lat="4">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:75  %tmp_4_9 = call float @llvm.exp.f32(float %dense_array_load_9)

]]></Node>
<StgValue><ssdm name="tmp_4_9"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="228" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:40  %tmp_10 = fdiv float %tmp, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_5_1 = fdiv float %tmp_4_1, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:48  %tmp_5_2 = fdiv float %tmp_4_2, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:52  %tmp_5_3 = fdiv float %tmp_4_3, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:56  %tmp_5_4 = fdiv float %tmp_4_4, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:60  %tmp_5_5 = fdiv float %tmp_4_5, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:64  %tmp_5_6 = fdiv float %tmp_4_6, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="235" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_5_7 = fdiv float %tmp_4_7, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="236" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:72  %tmp_5_8 = fdiv float %tmp_4_8, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="237" st_id="32" stage="6" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:76  %tmp_5_9 = fdiv float %tmp_4_9, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="238" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:40  %tmp_10 = fdiv float %tmp, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_5_1 = fdiv float %tmp_4_1, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="240" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:48  %tmp_5_2 = fdiv float %tmp_4_2, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="241" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:52  %tmp_5_3 = fdiv float %tmp_4_3, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="242" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:56  %tmp_5_4 = fdiv float %tmp_4_4, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:60  %tmp_5_5 = fdiv float %tmp_4_5, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="244" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:64  %tmp_5_6 = fdiv float %tmp_4_6, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_5_7 = fdiv float %tmp_4_7, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="246" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:72  %tmp_5_8 = fdiv float %tmp_4_8, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="247" st_id="33" stage="5" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:76  %tmp_5_9 = fdiv float %tmp_4_9, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="248" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:40  %tmp_10 = fdiv float %tmp, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_5_1 = fdiv float %tmp_4_1, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="250" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:48  %tmp_5_2 = fdiv float %tmp_4_2, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:52  %tmp_5_3 = fdiv float %tmp_4_3, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:56  %tmp_5_4 = fdiv float %tmp_4_4, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:60  %tmp_5_5 = fdiv float %tmp_4_5, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:64  %tmp_5_6 = fdiv float %tmp_4_6, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="255" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_5_7 = fdiv float %tmp_4_7, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:72  %tmp_5_8 = fdiv float %tmp_4_8, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="257" st_id="34" stage="4" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:76  %tmp_5_9 = fdiv float %tmp_4_9, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="258" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:40  %tmp_10 = fdiv float %tmp, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="259" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_5_1 = fdiv float %tmp_4_1, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="260" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:48  %tmp_5_2 = fdiv float %tmp_4_2, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:52  %tmp_5_3 = fdiv float %tmp_4_3, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:56  %tmp_5_4 = fdiv float %tmp_4_4, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:60  %tmp_5_5 = fdiv float %tmp_4_5, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:64  %tmp_5_6 = fdiv float %tmp_4_6, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="265" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_5_7 = fdiv float %tmp_4_7, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="266" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:72  %tmp_5_8 = fdiv float %tmp_4_8, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="267" st_id="35" stage="3" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:76  %tmp_5_9 = fdiv float %tmp_4_9, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="268" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:40  %tmp_10 = fdiv float %tmp, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="269" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_5_1 = fdiv float %tmp_4_1, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="270" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:48  %tmp_5_2 = fdiv float %tmp_4_2, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="271" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:52  %tmp_5_3 = fdiv float %tmp_4_3, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="272" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:56  %tmp_5_4 = fdiv float %tmp_4_4, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="273" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:60  %tmp_5_5 = fdiv float %tmp_4_5, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="274" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:64  %tmp_5_6 = fdiv float %tmp_4_6, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="275" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_5_7 = fdiv float %tmp_4_7, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:72  %tmp_5_8 = fdiv float %tmp_4_8, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="277" st_id="36" stage="2" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:76  %tmp_5_9 = fdiv float %tmp_4_9, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="278" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:40  %tmp_10 = fdiv float %tmp, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:41  %prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="prediction_addr"/></StgValue>
</operation>

<operation id="280" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:42  store float %tmp_10, float* %prediction_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:44  %tmp_5_1 = fdiv float %tmp_4_1, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:45  %prediction_addr_1 = getelementptr [10 x float]* %prediction, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="prediction_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:46  store float %tmp_5_1, float* %prediction_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:48  %tmp_5_2 = fdiv float %tmp_4_2, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:52  %tmp_5_3 = fdiv float %tmp_4_3, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_3"/></StgValue>
</operation>

<operation id="286" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:56  %tmp_5_4 = fdiv float %tmp_4_4, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_4"/></StgValue>
</operation>

<operation id="287" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:60  %tmp_5_5 = fdiv float %tmp_4_5, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_5"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:64  %tmp_5_6 = fdiv float %tmp_4_6, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_6"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:68  %tmp_5_7 = fdiv float %tmp_4_7, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_7"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:72  %tmp_5_8 = fdiv float %tmp_4_8, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_8"/></StgValue>
</operation>

<operation id="291" st_id="37" stage="1" lat="6">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:76  %tmp_5_9 = fdiv float %tmp_4_9, %sum_9

]]></Node>
<StgValue><ssdm name="tmp_5_9"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="292" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:49  %prediction_addr_2 = getelementptr [10 x float]* %prediction, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="prediction_addr_2"/></StgValue>
</operation>

<operation id="293" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:50  store float %tmp_5_2, float* %prediction_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="294" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:53  %prediction_addr_3 = getelementptr [10 x float]* %prediction, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="prediction_addr_3"/></StgValue>
</operation>

<operation id="295" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:54  store float %tmp_5_3, float* %prediction_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="296" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:57  %prediction_addr_4 = getelementptr [10 x float]* %prediction, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="prediction_addr_4"/></StgValue>
</operation>

<operation id="297" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:58  store float %tmp_5_4, float* %prediction_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="298" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:61  %prediction_addr_5 = getelementptr [10 x float]* %prediction, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="prediction_addr_5"/></StgValue>
</operation>

<operation id="299" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:62  store float %tmp_5_5, float* %prediction_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="300" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:65  %prediction_addr_6 = getelementptr [10 x float]* %prediction, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="prediction_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:66  store float %tmp_5_6, float* %prediction_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="302" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:69  %prediction_addr_7 = getelementptr [10 x float]* %prediction, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="prediction_addr_7"/></StgValue>
</operation>

<operation id="303" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:70  store float %tmp_5_7, float* %prediction_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="304" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:73  %prediction_addr_8 = getelementptr [10 x float]* %prediction, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="prediction_addr_8"/></StgValue>
</operation>

<operation id="305" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:74  store float %tmp_5_8, float* %prediction_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="306" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:77  %prediction_addr_9 = getelementptr [10 x float]* %prediction, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="prediction_addr_9"/></StgValue>
</operation>

<operation id="307" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader:78  store float %tmp_5_9, float* %prediction_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="308" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0">
<![CDATA[
.preheader.preheader:79  ret void

]]></Node>
<StgValue><ssdm name="ret_ln38"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
