
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000ed60  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0000ed60  0000ed60  00016d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         000008c8  40000000  0000ed68  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000002c8  400008c8  0000f630  000188c8  2**2
                  ALLOC
  4 .ARM.attributes 00000032  00000000  00000000  000188c8  2**0
                  CONTENTS, READONLY
  5 .comment      0000002a  00000000  00000000  000188fa  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000708  00000000  00000000  00018928  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000cc7  00000000  00000000  00019030  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00006bd8  00000000  00000000  00019cf7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001c91  00000000  00000000  000208cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00002cf4  00000000  00000000  00022560  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002378  00000000  00000000  00025254  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001fd8  00000000  00000000  000275cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00003ff6  00000000  00000000  000295a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_pubtypes 000009ca  00000000  00000000  0002d59a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008e0  00000000  00000000  0002df68  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_undf-0x20>:

.section .startup,"ax"
         .code 32
         .align 0

	b     _start						/* reset - _start			*/
       0:	ea00119d 	b	467c <_startup>
	ldr   pc, _undf						/* undefined - _undf		*/
       4:	e59ff014 	ldr	pc, [pc, #20]	; 20 <_undf>
	ldr   pc, _swi						/* SWI - _swi				*/
       8:	e59ff014 	ldr	pc, [pc, #20]	; 24 <_swi>
	ldr   pc, _pabt						/* program abort - _pabt	*/
       c:	e59ff014 	ldr	pc, [pc, #20]	; 28 <_pabt>
	ldr   pc, _dabt						/* data abort - _dabt		*/
      10:	e59ff014 	ldr	pc, [pc, #20]	; 2c <_dabt>
	nop									/* reserved					*/
      14:	e1a00000 	nop			; (mov r0, r0)
	ldr   pc, [pc,#-0x120]				/* IRQ - read the VIC		*/
      18:	e51ff120 	ldr	pc, [pc, #-288]	; ffffff00 <__batteryram_start+0x1ff7bf00>
	ldr   pc, _fiq						/* FIQ - _fiq				*/
      1c:	e59ff00c 	ldr	pc, [pc, #12]	; 30 <_fiq>

00000020 <_undf>:
      20:	00000034 	.word	0x00000034

00000024 <_swi>:
      24:	00000098 	.word	0x00000098

00000028 <_pabt>:
      28:	00000038 	.word	0x00000038

0000002c <_dabt>:
      2c:	0000003c 	.word	0x0000003c

00000030 <_fiq>:
      30:	00000040 	.word	0x00000040

00000034 <__undf>:
_swi:   .word vPortYieldProcessor       /* SWI						*/
_pabt:  .word __pabt                    /* program abort			*/
_dabt:  .word __dabt                    /* data abort				*/
_fiq:   .word __fiq                     /* FIQ						*/

__undf: b     .                         /* undefined				*/
      34:	eafffffe 	b	34 <__undf>

00000038 <__pabt>:
__pabt: b     .                         /* program abort			*/
      38:	eafffffe 	b	38 <__pabt>

0000003c <__dabt>:
__dabt: b     .                         /* data abort				*/
      3c:	eafffffe 	b	3c <__dabt>

00000040 <__fiq>:
__fiq:  b     .                         /* FIQ						*/
      40:	eafffffe 	b	40 <__fiq>

00000044 <vPortISRStartFirstTask>:

void vPortISRStartFirstTask( void )
{
	/* Simply start the scheduler.  This is included here as it can only be
	called from ARM mode. */
	portRESTORE_CONTEXT();
      44:	e59f0044 	ldr	r0, [pc, #68]	; 90 <I_BIT+0x10>
      48:	e5900000 	ldr	r0, [r0]
      4c:	e590e000 	ldr	lr, [r0]
      50:	e59f003c 	ldr	r0, [pc, #60]	; 94 <I_BIT+0x14>
      54:	e8be0002 	ldm	lr!, {r1}
      58:	e5801000 	str	r1, [r0]
      5c:	e8be0001 	ldm	lr!, {r0}
      60:	e169f000 	msr	SPSR_fc, r0
      64:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
      68:	e1a00000 	nop			; (mov r0, r0)
      6c:	e59ee03c 	ldr	lr, [lr, #60]	; 0x3c
      70:	e25ef004 	subs	pc, lr, #4
      74:	e59f000c 	ldr	r0, [pc, #12]	; 88 <I_BIT+0x8>
      78:	e5903000 	ldr	r3, [r0]
      7c:	e59f3008 	ldr	r3, [pc, #8]	; 8c <I_BIT+0xc>
      80:	e5933000 	ldr	r3, [r3]
}
      84:	e12fff1e 	bx	lr
      88:	400008c0 	.word	0x400008c0
      8c:	40000afc 	.word	0x40000afc
      90:	40000afc 	.word	0x40000afc
      94:	400008c0 	.word	0x400008c0

00000098 <vPortYieldProcessor>:
void vPortYieldProcessor( void )
{
	/* Within an IRQ ISR the link register has an offset from the true return 
	address, but an SWI ISR does not.  Add the offset manually so the same 
	ISR return code can be used in both cases. */
	__asm volatile ( "ADD		LR, LR, #4" );
      98:	e28ee004 	add	lr, lr, #4

	/* Perform the context switch.  First save the context of the current task. */
	portSAVE_CONTEXT();
      9c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
      a0:	e94d2000 	stmdb	sp, {sp}^
      a4:	e1a00000 	nop			; (mov r0, r0)
      a8:	e24dd004 	sub	sp, sp, #4
      ac:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
      b0:	e9204000 	stmdb	r0!, {lr}
      b4:	e1a0e000 	mov	lr, r0
      b8:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
      bc:	e94e7fff 	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
      c0:	e1a00000 	nop			; (mov r0, r0)
      c4:	e24ee03c 	sub	lr, lr, #60	; 0x3c
      c8:	e14f0000 	mrs	r0, SPSR
      cc:	e92e0001 	stmdb	lr!, {r0}
      d0:	e59f0064 	ldr	r0, [pc, #100]	; 13c <IRQ_STACK_SIZE+0x3c>
      d4:	e5900000 	ldr	r0, [r0]
      d8:	e92e0001 	stmdb	lr!, {r0}
      dc:	e59f005c 	ldr	r0, [pc, #92]	; 140 <IRQ_STACK_SIZE+0x40>
      e0:	e5900000 	ldr	r0, [r0]
      e4:	e580e000 	str	lr, [r0]
      e8:	e59f2044 	ldr	r2, [pc, #68]	; 134 <IRQ_STACK_SIZE+0x34>
      ec:	e59f3044 	ldr	r3, [pc, #68]	; 138 <IRQ_STACK_SIZE+0x38>
      f0:	e5921000 	ldr	r1, [r2]
      f4:	e5931000 	ldr	r1, [r3]

	/* Find the highest priority task that is ready to run. */
	__asm volatile( "bl			vTaskSwitchContext" );
      f8:	eb0037d2 	bl	e048 <__vTaskSwitchContext_from_arm>

	/* Restore the context of the new task. */
	portRESTORE_CONTEXT();	
      fc:	e59f003c 	ldr	r0, [pc, #60]	; 140 <IRQ_STACK_SIZE+0x40>
     100:	e5900000 	ldr	r0, [r0]
     104:	e590e000 	ldr	lr, [r0]
     108:	e59f002c 	ldr	r0, [pc, #44]	; 13c <IRQ_STACK_SIZE+0x3c>
     10c:	e8be0002 	ldm	lr!, {r1}
     110:	e5801000 	str	r1, [r0]
     114:	e8be0001 	ldm	lr!, {r0}
     118:	e169f000 	msr	SPSR_fc, r0
     11c:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
     120:	e1a00000 	nop			; (mov r0, r0)
     124:	e59ee03c 	ldr	lr, [lr, #60]	; 0x3c
     128:	e25ef004 	subs	pc, lr, #4
     12c:	e5922000 	ldr	r2, [r2]
     130:	e5933000 	ldr	r3, [r3]
     134:	400008c0 	.word	0x400008c0
     138:	40000afc 	.word	0x40000afc
     13c:	400008c0 	.word	0x400008c0
     140:	40000afc 	.word	0x40000afc

00000144 <vPreemptiveTick>:
	saved on entry as part of the context switch. */
	void vPreemptiveTick( void ) __attribute__((naked));
	void vPreemptiveTick( void )
	{
		/* Save the context of the interrupted task. */
		portSAVE_CONTEXT();	
     144:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     148:	e94d2000 	stmdb	sp, {sp}^
     14c:	e1a00000 	nop			; (mov r0, r0)
     150:	e24dd004 	sub	sp, sp, #4
     154:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     158:	e9204000 	stmdb	r0!, {lr}
     15c:	e1a0e000 	mov	lr, r0
     160:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     164:	e94e7fff 	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
     168:	e1a00000 	nop			; (mov r0, r0)
     16c:	e24ee03c 	sub	lr, lr, #60	; 0x3c
     170:	e14f0000 	mrs	r0, SPSR
     174:	e92e0001 	stmdb	lr!, {r0}
     178:	e59f0084 	ldr	r0, [pc, #132]	; 204 <vPreemptiveTick+0xc0>
     17c:	e5900000 	ldr	r0, [r0]
     180:	e92e0001 	stmdb	lr!, {r0}
     184:	e59f007c 	ldr	r0, [pc, #124]	; 208 <vPreemptiveTick+0xc4>
     188:	e5900000 	ldr	r0, [r0]
     18c:	e580e000 	str	lr, [r0]
     190:	e59f2060 	ldr	r2, [pc, #96]	; 1f8 <vPreemptiveTick+0xb4>
     194:	e59f3060 	ldr	r3, [pc, #96]	; 1fc <vPreemptiveTick+0xb8>
     198:	e5921000 	ldr	r1, [r2]
     19c:	e5931000 	ldr	r1, [r3]

		/* Increment the RTOS tick count, then look for the highest priority 
		task that is ready to run. */
		__asm volatile( "bl vTaskIncrementTick" );
     1a0:	eb0037cd 	bl	e0dc <__vTaskIncrementTick_from_arm>
		__asm volatile( "bl vTaskSwitchContext" );
     1a4:	eb0037a7 	bl	e048 <__vTaskSwitchContext_from_arm>

		/* Ready for the next interrupt. */
		T0IR = 2;
     1a8:	e59f0050 	ldr	r0, [pc, #80]	; 200 <vPreemptiveTick+0xbc>
     1ac:	e3a0c002 	mov	ip, #2
     1b0:	e580c000 	str	ip, [r0]
		VICVectAddr = portCLEAR_VIC_INTERRUPT;
     1b4:	e3e01000 	mvn	r1, #0
     1b8:	e3a00000 	mov	r0, #0
     1bc:	e50100ff 	str	r0, [r1, #-255]	; 0xffffff01
		
		/* Restore the context of the new task. */
		portRESTORE_CONTEXT();
     1c0:	e59f0040 	ldr	r0, [pc, #64]	; 208 <vPreemptiveTick+0xc4>
     1c4:	e5900000 	ldr	r0, [r0]
     1c8:	e590e000 	ldr	lr, [r0]
     1cc:	e59f0030 	ldr	r0, [pc, #48]	; 204 <vPreemptiveTick+0xc0>
     1d0:	e8be0002 	ldm	lr!, {r1}
     1d4:	e5801000 	str	r1, [r0]
     1d8:	e8be0001 	ldm	lr!, {r0}
     1dc:	e169f000 	msr	SPSR_fc, r0
     1e0:	e8de7fff 	ldm	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr}^
     1e4:	e1a00000 	nop			; (mov r0, r0)
     1e8:	e59ee03c 	ldr	lr, [lr, #60]	; 0x3c
     1ec:	e25ef004 	subs	pc, lr, #4
     1f0:	e5922000 	ldr	r2, [r2]
     1f4:	e5933000 	ldr	r3, [r3]
     1f8:	400008c0 	.word	0x400008c0
     1fc:	40000afc 	.word	0x40000afc
     200:	e0004000 	.word	0xe0004000
     204:	400008c0 	.word	0x400008c0
     208:	40000afc 	.word	0x40000afc

0000020c <vPortDisableInterruptsFromThumb>:
	void vPortDisableInterruptsFromThumb( void ) __attribute__ ((naked));
	void vPortEnableInterruptsFromThumb( void ) __attribute__ ((naked));

	void vPortDisableInterruptsFromThumb( void )
	{
		__asm volatile ( 
     20c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     210:	e10f0000 	mrs	r0, CPSR
     214:	e38000c0 	orr	r0, r0, #192	; 0xc0
     218:	e129f000 	msr	CPSR_fc, r0
     21c:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     220:	e12fff1e 	bx	lr

00000224 <vPortEnableInterruptsFromThumb>:
			"BX		R14" );					/* Return back to thumb.					*/
	}
			
	void vPortEnableInterruptsFromThumb( void )
	{
		__asm volatile ( 
     224:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     228:	e10f0000 	mrs	r0, CPSR
     22c:	e3c000c0 	bic	r0, r0, #192	; 0xc0
     230:	e129f000 	msr	CPSR_fc, r0
     234:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     238:	e12fff1e 	bx	lr

0000023c <vPortEnterCritical>:
be saved to the stack.  Instead the critical section nesting level is stored
in a variable, which is then saved as part of the stack context. */
void vPortEnterCritical( void )
{
	/* Disable interrupts as per portDISABLE_INTERRUPTS(); 							*/
	__asm volatile ( 
     23c:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     240:	e10f0000 	mrs	r0, CPSR
     244:	e38000c0 	orr	r0, r0, #192	; 0xc0
     248:	e129f000 	msr	CPSR_fc, r0
     24c:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
		"LDMIA	SP!, {R0}" );				/* Pop R0.								*/

	/* Now interrupts are disabled ulCriticalNesting can be accessed 
	directly.  Increment ulCriticalNesting to keep a count of how many times
	portENTER_CRITICAL() has been called. */
	ulCriticalNesting++;
     250:	e59f300c 	ldr	r3, [pc, #12]	; 264 <vPortEnterCritical+0x28>
     254:	e5930000 	ldr	r0, [r3]
     258:	e2802001 	add	r2, r0, #1
     25c:	e5832000 	str	r2, [r3]
}
     260:	e12fff1e 	bx	lr
     264:	400008c0 	.word	0x400008c0

00000268 <vPortExitCritical>:

void vPortExitCritical( void )
{
	if( ulCriticalNesting > portNO_CRITICAL_NESTING )
     268:	e59f3038 	ldr	r3, [pc, #56]	; 2a8 <vPortExitCritical+0x40>
     26c:	e5932000 	ldr	r2, [r3]
     270:	e3520000 	cmp	r2, #0
     274:	012fff1e 	bxeq	lr
	{
		/* Decrement the nesting count as we are leaving a critical section. */
		ulCriticalNesting--;
     278:	e5931000 	ldr	r1, [r3]
     27c:	e2410001 	sub	r0, r1, #1
     280:	e5830000 	str	r0, [r3]

		/* If the nesting level has reached zero then interrupts should be
		re-enabled. */
		if( ulCriticalNesting == portNO_CRITICAL_NESTING )
     284:	e5933000 	ldr	r3, [r3]
     288:	e3530000 	cmp	r3, #0
     28c:	112fff1e 	bxne	lr
		{
			/* Enable interrupts as per portEXIT_CRITICAL().					*/
			__asm volatile ( 
     290:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
     294:	e10f0000 	mrs	r0, CPSR
     298:	e3c000c0 	bic	r0, r0, #192	; 0xc0
     29c:	e129f000 	msr	CPSR_fc, r0
     2a0:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
     2a4:	e12fff1e 	bx	lr
     2a8:	400008c0 	.word	0x400008c0

000002ac <i2enable>:
Problem	:
****************************************************************************/
void
i2enable ()
{
  PINMODE0 = 0x00000000;
     2ac:	e59f3008 	ldr	r3, [pc, #8]	; 2bc <i2enable+0x10>
     2b0:	e3a02000 	mov	r2, #0
     2b4:	e5832040 	str	r2, [r3, #64]	; 0x40
}
     2b8:	e12fff1e 	bx	lr
     2bc:	e002c000 	.word	0xe002c000

000002c0 <i2cmasterset>:
discribe	:the i2c periphrals which given number will be master
****************************************************************************/
int
i2cmasterset (int a)
{
  switch (a)
     2c0:	e3500001 	cmp	r0, #1
     2c4:	0a00000e 	beq	304 <i2cmasterset+0x44>
     2c8:	e3500002 	cmp	r0, #2
     2cc:	0a000007 	beq	2f0 <i2cmasterset+0x30>
     2d0:	e3500000 	cmp	r0, #0
     2d4:	1a000003 	bne	2e8 <i2cmasterset+0x28>
    {
    case 0:
      I20CONSET = 0x40;
     2d8:	e59f3038 	ldr	r3, [pc, #56]	; 318 <i2cmasterset+0x58>
     2dc:	e3a02040 	mov	r2, #64	; 0x40
     2e0:	e5832000 	str	r2, [r3]
      return 0;
     2e4:	e12fff1e 	bx	lr
    case 2:
      I22CONSET = 0x40;
      return 0;
      break;
    default:
      return 1;
     2e8:	e3a00001 	mov	r0, #1
    }
}
     2ec:	e12fff1e 	bx	lr
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     2f0:	e59f2024 	ldr	r2, [pc, #36]	; 31c <i2cmasterset+0x5c>
     2f4:	e3a0c040 	mov	ip, #64	; 0x40
     2f8:	e582c000 	str	ip, [r2]
      return 0;
     2fc:	e3a00000 	mov	r0, #0
     300:	e12fff1e 	bx	lr
    case 0:
      I20CONSET = 0x40;
      return 0;
      break;
    case 1:
      I21CONSET = 0x40;
     304:	e59f1014 	ldr	r1, [pc, #20]	; 320 <i2cmasterset+0x60>
     308:	e3a00040 	mov	r0, #64	; 0x40
     30c:	e5810000 	str	r0, [r1]
      return 0;
     310:	e3a00000 	mov	r0, #0
     314:	e12fff1e 	bx	lr
     318:	e001c000 	.word	0xe001c000
     31c:	e0080000 	.word	0xe0080000
     320:	e005c000 	.word	0xe005c000

00000324 <i2cstart>:
discribe	:the i2c will start
****************************************************************************/
int
i2cstart (int a)
{
  switch (a)
     324:	e3500001 	cmp	r0, #1
     328:	0a000015 	beq	384 <i2cstart+0x60>
     32c:	e3500002 	cmp	r0, #2
     330:	0a00000b 	beq	364 <i2cstart+0x40>
     334:	e3500000 	cmp	r0, #0
     338:	1a000007 	bne	35c <i2cstart+0x38>
    {
    case 0:
      I20CONSET = 0x60;
     33c:	e59f2060 	ldr	r2, [pc, #96]	; 3a4 <i2cstart+0x80>
     340:	e3a03060 	mov	r3, #96	; 0x60
     344:	e5823000 	str	r3, [r2]
      while (I20STAT != 0x08);
     348:	e5920004 	ldr	r0, [r2, #4]
     34c:	e3500008 	cmp	r0, #8
     350:	1afffffc 	bne	348 <i2cstart+0x24>
      break;
    case 2:
      I22CONSET = 0x60;
      while (I22STAT != 0x08);
//              printf("I2C now started\n");
      return 0;
     354:	e3a00000 	mov	r0, #0
     358:	e12fff1e 	bx	lr
      break;
    default:
      return 1;
     35c:	e3a00001 	mov	r0, #1
    }
}
     360:	e12fff1e 	bx	lr
      I21CONSET = 0x60;
      while (I21STAT != 0x08);
      return 0;
      break;
    case 2:
      I22CONSET = 0x60;
     364:	e59f203c 	ldr	r2, [pc, #60]	; 3a8 <i2cstart+0x84>
     368:	e3a03060 	mov	r3, #96	; 0x60
     36c:	e5823000 	str	r3, [r2]
      while (I22STAT != 0x08);
     370:	e5920004 	ldr	r0, [r2, #4]
     374:	e3500008 	cmp	r0, #8
     378:	1afffffc 	bne	370 <i2cstart+0x4c>
//              printf("I2C now started\n");
      return 0;
     37c:	e3a00000 	mov	r0, #0
     380:	e12fff1e 	bx	lr
      I20CONSET = 0x60;
      while (I20STAT != 0x08);
      return 0;
      break;
    case 1:
      I21CONSET = 0x60;
     384:	e59f2020 	ldr	r2, [pc, #32]	; 3ac <i2cstart+0x88>
     388:	e3a01060 	mov	r1, #96	; 0x60
     38c:	e5821000 	str	r1, [r2]
      while (I21STAT != 0x08);
     390:	e592c004 	ldr	ip, [r2, #4]
     394:	e35c0008 	cmp	ip, #8
     398:	1afffffc 	bne	390 <i2cstart+0x6c>
      break;
    case 2:
      I22CONSET = 0x60;
      while (I22STAT != 0x08);
//              printf("I2C now started\n");
      return 0;
     39c:	e3a00000 	mov	r0, #0
     3a0:	e12fff1e 	bx	lr
     3a4:	e001c000 	.word	0xe001c000
     3a8:	e0080000 	.word	0xe0080000
     3ac:	e005c000 	.word	0xe005c000

000003b0 <i2crestart>:
discribe	:the i2c will restart
****************************************************************************/
int
i2crestart (int a)
{
  switch (a)
     3b0:	e3500001 	cmp	r0, #1
function name	:i2crestart
discribe	:the i2c will restart
****************************************************************************/
int
i2crestart (int a)
{
     3b4:	e92d4008 	push	{r3, lr}
  switch (a)
     3b8:	0a00002d 	beq	474 <i2crestart+0xc4>
     3bc:	e3500002 	cmp	r0, #2
     3c0:	0a000017 	beq	424 <i2crestart+0x74>
     3c4:	e3500000 	cmp	r0, #0
      while ((I22STAT != 0x10) && (I22STAT != 0x08));
      printf ("restarter report...%x", I22STAT);
      return 0;
      break;
    default:
      return 1;
     3c8:	13a00001 	movne	r0, #1
discribe	:the i2c will restart
****************************************************************************/
int
i2crestart (int a)
{
  switch (a)
     3cc:	1a000012 	bne	41c <i2crestart+0x6c>
    {
    case 0:
      I20CONSET = 0x14;
     3d0:	e59f30ec 	ldr	r3, [pc, #236]	; 4c4 <i2crestart+0x114>
     3d4:	e3a01014 	mov	r1, #20
      I20CONCLR = 0x08;
     3d8:	e3a00008 	mov	r0, #8
      I20CONSET = 0x60;
     3dc:	e3a02060 	mov	r2, #96	; 0x60
i2crestart (int a)
{
  switch (a)
    {
    case 0:
      I20CONSET = 0x14;
     3e0:	e5831000 	str	r1, [r3]
      I20CONCLR = 0x08;
     3e4:	e5830018 	str	r0, [r3, #24]
      I20CONSET = 0x60;
     3e8:	e5832000 	str	r2, [r3]
      while ((I20STAT != 0x10) && (I20STAT != 0x08));
     3ec:	ea000002 	b	3fc <i2crestart+0x4c>
     3f0:	e593e004 	ldr	lr, [r3, #4]
     3f4:	e35e0008 	cmp	lr, #8
     3f8:	0a000002 	beq	408 <i2crestart+0x58>
     3fc:	e593c004 	ldr	ip, [r3, #4]
     400:	e35c0010 	cmp	ip, #16
     404:	1afffff9 	bne	3f0 <i2crestart+0x40>
      printf ("restarter report...%x", I20STAT);
     408:	e59f30b4 	ldr	r3, [pc, #180]	; 4c4 <i2crestart+0x114>
     40c:	e59f00b4 	ldr	r0, [pc, #180]	; 4c8 <i2crestart+0x118>
     410:	e5931004 	ldr	r1, [r3, #4]
     414:	eb003721 	bl	e0a0 <__printf_from_arm>
      return 0;
     418:	e3a00000 	mov	r0, #0
      return 0;
      break;
    default:
      return 1;
    }
}
     41c:	e8bd4008 	pop	{r3, lr}
     420:	e12fff1e 	bx	lr
      while ((I21STAT != 0x10) && (I21STAT != 0x08));
      printf ("restarter report...%x", I21STAT);
      return 0;
      break;
    case 2:
      I22CONSET = 0x14;
     424:	e59f30a0 	ldr	r3, [pc, #160]	; 4cc <i2crestart+0x11c>
     428:	e3a01014 	mov	r1, #20
      I22CONCLR = 0x08;
     42c:	e3a00008 	mov	r0, #8
      I22CONSET = 0x60;
     430:	e3a02060 	mov	r2, #96	; 0x60
      while ((I21STAT != 0x10) && (I21STAT != 0x08));
      printf ("restarter report...%x", I21STAT);
      return 0;
      break;
    case 2:
      I22CONSET = 0x14;
     434:	e5831000 	str	r1, [r3]
      I22CONCLR = 0x08;
     438:	e5830018 	str	r0, [r3, #24]
      I22CONSET = 0x60;
     43c:	e5832000 	str	r2, [r3]
      while ((I22STAT != 0x10) && (I22STAT != 0x08));
     440:	ea000002 	b	450 <i2crestart+0xa0>
     444:	e593e004 	ldr	lr, [r3, #4]
     448:	e35e0008 	cmp	lr, #8
     44c:	0a000002 	beq	45c <i2crestart+0xac>
     450:	e593c004 	ldr	ip, [r3, #4]
     454:	e35c0010 	cmp	ip, #16
     458:	1afffff9 	bne	444 <i2crestart+0x94>
      printf ("restarter report...%x", I22STAT);
     45c:	e59f3068 	ldr	r3, [pc, #104]	; 4cc <i2crestart+0x11c>
     460:	e59f0060 	ldr	r0, [pc, #96]	; 4c8 <i2crestart+0x118>
     464:	e5931004 	ldr	r1, [r3, #4]
     468:	eb00370c 	bl	e0a0 <__printf_from_arm>
      return 0;
     46c:	e3a00000 	mov	r0, #0
     470:	eaffffe9 	b	41c <i2crestart+0x6c>
      while ((I20STAT != 0x10) && (I20STAT != 0x08));
      printf ("restarter report...%x", I20STAT);
      return 0;
      break;
    case 1:
      I21CONSET = 0x14;
     474:	e59f3054 	ldr	r3, [pc, #84]	; 4d0 <i2crestart+0x120>
     478:	e3a01014 	mov	r1, #20
      I21CONCLR = 0x08;
     47c:	e3a00008 	mov	r0, #8
      I21CONSET = 0x60;
     480:	e3a02060 	mov	r2, #96	; 0x60
      while ((I20STAT != 0x10) && (I20STAT != 0x08));
      printf ("restarter report...%x", I20STAT);
      return 0;
      break;
    case 1:
      I21CONSET = 0x14;
     484:	e5831000 	str	r1, [r3]
      I21CONCLR = 0x08;
     488:	e5830018 	str	r0, [r3, #24]
      I21CONSET = 0x60;
     48c:	e5832000 	str	r2, [r3]
      while ((I21STAT != 0x10) && (I21STAT != 0x08));
     490:	ea000002 	b	4a0 <i2crestart+0xf0>
     494:	e593e004 	ldr	lr, [r3, #4]
     498:	e35e0008 	cmp	lr, #8
     49c:	0a000002 	beq	4ac <i2crestart+0xfc>
     4a0:	e593c004 	ldr	ip, [r3, #4]
     4a4:	e35c0010 	cmp	ip, #16
     4a8:	1afffff9 	bne	494 <i2crestart+0xe4>
      printf ("restarter report...%x", I21STAT);
     4ac:	e59f301c 	ldr	r3, [pc, #28]	; 4d0 <i2crestart+0x120>
     4b0:	e59f0010 	ldr	r0, [pc, #16]	; 4c8 <i2crestart+0x118>
     4b4:	e5931004 	ldr	r1, [r3, #4]
     4b8:	eb0036f8 	bl	e0a0 <__printf_from_arm>
      return 0;
     4bc:	e3a00000 	mov	r0, #0
     4c0:	eaffffd5 	b	41c <i2crestart+0x6c>
     4c4:	e001c000 	.word	0xe001c000
     4c8:	0000e8b0 	.word	0x0000e8b0
     4cc:	e0080000 	.word	0xe0080000
     4d0:	e005c000 	.word	0xe005c000

000004d4 <i2cstop>:
discribe	:the i2c will stop
****************************************************************************/
int
i2cstop (int a)
{
  switch (a)
     4d4:	e3500002 	cmp	r0, #2
     4d8:	1a000004 	bne	4f0 <i2cstop+0x1c>
    {
    case 2:
      I22CONSET = 0x50;
     4dc:	e59f3014 	ldr	r3, [pc, #20]	; 4f8 <i2cstop+0x24>
     4e0:	e3a00050 	mov	r0, #80	; 0x50
      I22CONCLR = 0x2C;
     4e4:	e3a0202c 	mov	r2, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     4e8:	e5830000 	str	r0, [r3]
      I22CONCLR = 0x2C;
     4ec:	e5832018 	str	r2, [r3, #24]
//              printf("I2C stopped\n");
      break;
    default:
      return 1;
    }
}
     4f0:	e3a00001 	mov	r0, #1
     4f4:	e12fff1e 	bx	lr
     4f8:	e0080000 	.word	0xe0080000

000004fc <i2csender>:
*****************************************************************************/
void
i2csender (int Continue, unsigned int Data, int Keta)
{
//int i2cStatus;
  if (Continue == 0)
     4fc:	e3500000 	cmp	r0, #0
parameter 	:bus_num,data
return value	:void
*****************************************************************************/
void
i2csender (int Continue, unsigned int Data, int Keta)
{
     500:	e92d4008 	push	{r3, lr}
//int i2cStatus;
  if (Continue == 0)
     504:	0a00000d 	beq	540 <i2csender+0x44>
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     508:	e3520000 	cmp	r2, #0
	{
	  I22DAT = (Data & 0xFF);
     50c:	159f0098 	ldrne	r0, [pc, #152]	; 5ac <i2csender+0xb0>
	  I22CONCLR = 0x28;
     510:	13a0c028 	movne	ip, #40	; 0x28
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     514:	0a000022 	beq	5a4 <i2csender+0xa8>
	{
	  I22DAT = (Data & 0xFF);
     518:	e20130ff 	and	r3, r1, #255	; 0xff
     51c:	e5803008 	str	r3, [r0, #8]
	  I22CONCLR = 0x28;
     520:	e580c018 	str	ip, [r0, #24]
	  while (I22STAT != 0x28);
     524:	e5903004 	ldr	r3, [r0, #4]
     528:	e3530028 	cmp	r3, #40	; 0x28
     52c:	1afffffc 	bne	524 <i2csender+0x28>
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     530:	e2522008 	subs	r2, r2, #8
     534:	0a00001a 	beq	5a4 <i2csender+0xa8>
	{
	  I22DAT = (Data & 0xFF);
	  I22CONCLR = 0x28;
	  while (I22STAT != 0x28);
//              printf("Data%4x::::\n",Data);
	  Data = Data >> 8;
     538:	e1a01421 	lsr	r1, r1, #8
     53c:	eafffff5 	b	518 <i2csender+0x1c>
i2csender (int Continue, unsigned int Data, int Keta)
{
//int i2cStatus;
  if (Continue == 0)
    {
      I22DAT = Data;
     540:	e59f3064 	ldr	r3, [pc, #100]	; 5ac <i2csender+0xb0>
     544:	e5831008 	str	r1, [r3, #8]
      I22CONSET |= 0x04;
     548:	e593c000 	ldr	ip, [r3]
      I22CONCLR = 0x08;
     54c:	e3a02008 	mov	r2, #8
{
//int i2cStatus;
  if (Continue == 0)
    {
      I22DAT = Data;
      I22CONSET |= 0x04;
     550:	e38c0004 	orr	r0, ip, #4
     554:	e5830000 	str	r0, [r3]
      I22CONCLR = 0x08;
     558:	e5832018 	str	r2, [r3, #24]
//      printf("requesting%x",Data);
      while (I22STAT != 0x18 && I22STAT != 0x20);
     55c:	e5932004 	ldr	r2, [r3, #4]
     560:	e3520018 	cmp	r2, #24
     564:	0a000002 	beq	574 <i2csender+0x78>
     568:	e5930004 	ldr	r0, [r3, #4]
     56c:	e3500020 	cmp	r0, #32
     570:	1afffff9 	bne	55c <i2csender+0x60>
      FIO2PIN1 = 0x2;
     574:	e59f0034 	ldr	r0, [pc, #52]	; 5b0 <i2csender+0xb4>
     578:	e3a02002 	mov	r2, #2
     57c:	e54020aa 	strb	r2, [r0, #-170]	; 0xffffff56
      if (I22STAT == 0x20)
     580:	e59fc024 	ldr	ip, [pc, #36]	; 5ac <i2csender+0xb0>
     584:	e59c3004 	ldr	r3, [ip, #4]
     588:	e3530020 	cmp	r3, #32
     58c:	1a000004 	bne	5a4 <i2csender+0xa8>
	{
	  printf ("No such device%4x\n", Data);
     590:	e59f001c 	ldr	r0, [pc, #28]	; 5b4 <i2csender+0xb8>
     594:	eb0036c1 	bl	e0a0 <__printf_from_arm>
	  i2cErr = 0x22;
     598:	e59f3018 	ldr	r3, [pc, #24]	; 5b8 <i2csender+0xbc>
     59c:	e3a01022 	mov	r1, #34	; 0x22
     5a0:	e5831000 	str	r1, [r3]
	}
//      if(I22STAT==0x28)i2cErr = 0;
//      break;
    }
//      return i2cErr;
}
     5a4:	e8bd4008 	pop	{r3, lr}
     5a8:	e12fff1e 	bx	lr
     5ac:	e0080000 	.word	0xe0080000
     5b0:	3fffc0ff 	.word	0x3fffc0ff
     5b4:	0000e8c8 	.word	0x0000e8c8
     5b8:	40000924 	.word	0x40000924

000005bc <novorvisesender>:

void
novorvisesender (int Continue, unsigned int Data, int Keta)
{
  if (Continue == 0)
     5bc:	e3500000 	cmp	r0, #0
//      return i2cErr;
}

void
novorvisesender (int Continue, unsigned int Data, int Keta)
{
     5c0:	e92d4038 	push	{r3, r4, r5, lr}
     5c4:	e1a04001 	mov	r4, r1
  if (Continue == 0)
     5c8:	0a000021 	beq	654 <novorvisesender+0x98>
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     5cc:	e3520000 	cmp	r2, #0
	{
	  I22DAT = (Data & 0xFF);
     5d0:	159f10a8 	ldrne	r1, [pc, #168]	; 680 <novorvisesender+0xc4>
	  I22CONCLR = 0x28;
     5d4:	13a00028 	movne	r0, #40	; 0x28
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     5d8:	0a00001b 	beq	64c <novorvisesender+0x90>
	{
	  I22DAT = (Data & 0xFF);
     5dc:	e20430ff 	and	r3, r4, #255	; 0xff
     5e0:	e5813008 	str	r3, [r1, #8]
	  I22CONCLR = 0x28;
     5e4:	e5810018 	str	r0, [r1, #24]
	  while (I22STAT != 0x28);
     5e8:	e591c004 	ldr	ip, [r1, #4]
     5ec:	e35c0028 	cmp	ip, #40	; 0x28
     5f0:	1afffffc 	bne	5e8 <novorvisesender+0x2c>
	  i2cErr = 0x22;
	}
    }
  else
    {
      for (; Keta != 0; Keta -= 8)
     5f4:	e2522008 	subs	r2, r2, #8
     5f8:	0a000013 	beq	64c <novorvisesender+0x90>
	{
	  I22DAT = (Data & 0xFF);
	  I22CONCLR = 0x28;
	  while (I22STAT != 0x28);
	  Data = Data >> 8;
     5fc:	e1a04424 	lsr	r4, r4, #8
     600:	eafffff5 	b	5dc <novorvisesender+0x20>
    {
      I22DAT = Data;
      I22CONSET |= 0x04;
      I22CONCLR = 0x08;
      while (I22STAT != 0x18 && I22STAT != 0x20)
	printf (".");
     604:	e3a0002e 	mov	r0, #46	; 0x2e
     608:	eb003667 	bl	dfac <__putchar_from_arm>
  if (Continue == 0)
    {
      I22DAT = Data;
      I22CONSET |= 0x04;
      I22CONCLR = 0x08;
      while (I22STAT != 0x18 && I22STAT != 0x20)
     60c:	e5953004 	ldr	r3, [r5, #4]
     610:	e3530018 	cmp	r3, #24
     614:	0a000002 	beq	624 <novorvisesender+0x68>
     618:	e595c004 	ldr	ip, [r5, #4]
     61c:	e35c0020 	cmp	ip, #32
     620:	1afffff7 	bne	604 <novorvisesender+0x48>
	printf (".");
      if (I22STAT == 0x20)
     624:	e59f1054 	ldr	r1, [pc, #84]	; 680 <novorvisesender+0xc4>
     628:	e5910004 	ldr	r0, [r1, #4]
     62c:	e3500020 	cmp	r0, #32
     630:	1a000005 	bne	64c <novorvisesender+0x90>
	{
	  printf ("No such device%4x\n", Data);
     634:	e59f0048 	ldr	r0, [pc, #72]	; 684 <novorvisesender+0xc8>
     638:	e1a01004 	mov	r1, r4
     63c:	eb003697 	bl	e0a0 <__printf_from_arm>
	  i2cErr = 0x22;
     640:	e59fc040 	ldr	ip, [pc, #64]	; 688 <novorvisesender+0xcc>
     644:	e3a02022 	mov	r2, #34	; 0x22
     648:	e58c2000 	str	r2, [ip]
	}
//                              if(I22STAT==0x28)i2cErr = 0;
//                              break;
    }
//      return i2cErr;
}
     64c:	e8bd4038 	pop	{r3, r4, r5, lr}
     650:	e12fff1e 	bx	lr
void
novorvisesender (int Continue, unsigned int Data, int Keta)
{
  if (Continue == 0)
    {
      I22DAT = Data;
     654:	e59f5024 	ldr	r5, [pc, #36]	; 680 <novorvisesender+0xc4>
     658:	e5851008 	str	r1, [r5, #8]
      I22CONSET |= 0x04;
     65c:	e5952000 	ldr	r2, [r5]
      I22CONCLR = 0x08;
     660:	e3a00008 	mov	r0, #8
novorvisesender (int Continue, unsigned int Data, int Keta)
{
  if (Continue == 0)
    {
      I22DAT = Data;
      I22CONSET |= 0x04;
     664:	e3821004 	orr	r1, r2, #4
     668:	e5851000 	str	r1, [r5]
      I22CONCLR = 0x08;
     66c:	e5850018 	str	r0, [r5, #24]
      while (I22STAT != 0x18 && I22STAT != 0x20)
     670:	e5953004 	ldr	r3, [r5, #4]
     674:	e3530018 	cmp	r3, #24
     678:	1affffe6 	bne	618 <novorvisesender+0x5c>
     67c:	eaffffe8 	b	624 <novorvisesender+0x68>
     680:	e0080000 	.word	0xe0080000
     684:	0000e8c8 	.word	0x0000e8c8
     688:	40000924 	.word	0x40000924

0000068c <tinyreader>:

/***********************************************************************************************************************************
*/
int
tinyreader (int Keta, int Adr, int registernumber)
{
     68c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
upper:
  I22DAT = (Adr + 1);
     690:	e59f40e4 	ldr	r4, [pc, #228]	; 77c <tinyreader+0xf0>

/***********************************************************************************************************************************
*/
int
tinyreader (int Keta, int Adr, int registernumber)
{
     694:	e1a06000 	mov	r6, r0
     698:	e1a05002 	mov	r5, r2
      printf ("reading..  ");
      I22CONSET |= 0x04;
      I22CONCLR = 0x28;
      printf ("Wait\t");
      while (I22STAT != 0x50);
      printf ("%xreg\t%x", registernumber++, I22DAT);
     69c:	e2818001 	add	r8, r1, #1
tinyreader (int Keta, int Adr, int registernumber)
{
upper:
  I22DAT = (Adr + 1);
  I22CONSET |= 0x04;
  I22CONCLR = 0x08;
     6a0:	e3a07008 	mov	r7, #8
*/
int
tinyreader (int Keta, int Adr, int registernumber)
{
upper:
  I22DAT = (Adr + 1);
     6a4:	e5848008 	str	r8, [r4, #8]
  I22CONSET |= 0x04;
     6a8:	e5940000 	ldr	r0, [r4]
     6ac:	e3803004 	orr	r3, r0, #4
     6b0:	e5843000 	str	r3, [r4]
  I22CONCLR = 0x08;
     6b4:	e5847018 	str	r7, [r4, #24]
  while (I22STAT != 0x40 && I22STAT != 0x48);
     6b8:	e5941004 	ldr	r1, [r4, #4]
     6bc:	e3510040 	cmp	r1, #64	; 0x40
     6c0:	0a000002 	beq	6d0 <tinyreader+0x44>
     6c4:	e5942004 	ldr	r2, [r4, #4]
     6c8:	e3520048 	cmp	r2, #72	; 0x48
     6cc:	1afffff9 	bne	6b8 <tinyreader+0x2c>
  if (I22STAT == 0x48)
     6d0:	e594c004 	ldr	ip, [r4, #4]
     6d4:	e35c0048 	cmp	ip, #72	; 0x48
     6d8:	e59f309c 	ldr	r3, [pc, #156]	; 77c <tinyreader+0xf0>
     6dc:	1a000005 	bne	6f8 <tinyreader+0x6c>
    {
      printf ("no acknowlege(%x)\n", I22STAT);
     6e0:	e5941004 	ldr	r1, [r4, #4]
     6e4:	e59f0094 	ldr	r0, [pc, #148]	; 780 <tinyreader+0xf4>
     6e8:	eb00366c 	bl	e0a0 <__printf_from_arm>
      i2crestart (2);
     6ec:	e3a00002 	mov	r0, #2
     6f0:	ebffff2e 	bl	3b0 <i2crestart>
      goto upper;
     6f4:	eaffffea 	b	6a4 <tinyreader+0x18>
    }
  if (I22STAT == 0x40);
  while (registernumber != (Keta + 1))
     6f8:	e2866001 	add	r6, r6, #1
     6fc:	e1550006 	cmp	r5, r6
    {
      printf ("no acknowlege(%x)\n", I22STAT);
      i2crestart (2);
      goto upper;
    }
  if (I22STAT == 0x40);
     700:	e5932004 	ldr	r2, [r3, #4]
  while (registernumber != (Keta + 1))
     704:	0a000016 	beq	764 <tinyreader+0xd8>
    {
      printf ("reading..  ");
      I22CONSET |= 0x04;
     708:	e1a04003 	mov	r4, r3
      I22CONCLR = 0x28;
     70c:	e3a08028 	mov	r8, #40	; 0x28
      printf ("Wait\t");
      while (I22STAT != 0x50);
     710:	e1a07003 	mov	r7, r3
      goto upper;
    }
  if (I22STAT == 0x40);
  while (registernumber != (Keta + 1))
    {
      printf ("reading..  ");
     714:	e59f0068 	ldr	r0, [pc, #104]	; 784 <tinyreader+0xf8>
     718:	eb003660 	bl	e0a0 <__printf_from_arm>
      I22CONSET |= 0x04;
     71c:	e5941000 	ldr	r1, [r4]
     720:	e3813004 	orr	r3, r1, #4
     724:	e5843000 	str	r3, [r4]
      I22CONCLR = 0x28;
      printf ("Wait\t");
     728:	e59f0058 	ldr	r0, [pc, #88]	; 788 <tinyreader+0xfc>
  if (I22STAT == 0x40);
  while (registernumber != (Keta + 1))
    {
      printf ("reading..  ");
      I22CONSET |= 0x04;
      I22CONCLR = 0x28;
     72c:	e5848018 	str	r8, [r4, #24]
      printf ("Wait\t");
     730:	eb00365a 	bl	e0a0 <__printf_from_arm>
      while (I22STAT != 0x50);
     734:	e594e004 	ldr	lr, [r4, #4]
     738:	e35e0050 	cmp	lr, #80	; 0x50
     73c:	1afffffc 	bne	734 <tinyreader+0xa8>
      printf ("%xreg\t%x", registernumber++, I22DAT);
     740:	e1a01005 	mov	r1, r5
     744:	e5972008 	ldr	r2, [r7, #8]
     748:	e59f003c 	ldr	r0, [pc, #60]	; 78c <tinyreader+0x100>
     74c:	eb003653 	bl	e0a0 <__printf_from_arm>
     750:	e2855001 	add	r5, r5, #1
      vTaskDelay (10 / portTICK_RATE_MS);
     754:	e3a0000a 	mov	r0, #10
     758:	eb00363f 	bl	e05c <__vTaskDelay_from_arm>
      printf ("no acknowlege(%x)\n", I22STAT);
      i2crestart (2);
      goto upper;
    }
  if (I22STAT == 0x40);
  while (registernumber != (Keta + 1))
     75c:	e1550006 	cmp	r5, r6
     760:	1affffeb 	bne	714 <tinyreader+0x88>
      vTaskDelay (10 / portTICK_RATE_MS);

//                                      if(a==32)return;
    }

  I22CONCLR = 0x0C;
     764:	e59f2010 	ldr	r2, [pc, #16]	; 77c <tinyreader+0xf0>
     768:	e3a0000c 	mov	r0, #12
     76c:	e5820018 	str	r0, [r2, #24]
//      return i2cErr;
}
     770:	e3a00000 	mov	r0, #0
     774:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
     778:	e12fff1e 	bx	lr
     77c:	e0080000 	.word	0xe0080000
     780:	0000e8dc 	.word	0x0000e8dc
     784:	0000e8f0 	.word	0x0000e8f0
     788:	0000e8fc 	.word	0x0000e8fc
     78c:	0000e904 	.word	0x0000e904

00000790 <i2creader>:

int
i2creader (int Keta, int Adr, int registernumber)
{
     790:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
  char Loopy;
upper:
  I22DAT = (Adr + 1);
     794:	e59f4190 	ldr	r4, [pc, #400]	; 92c <i2creader+0x19c>
//      return i2cErr;
}

int
i2creader (int Keta, int Adr, int registernumber)
{
     798:	e1a06000 	mov	r6, r0
     79c:	e1a07002 	mov	r7, r2
	  break;
	case 2:
	  Loopy = '-';
	  break;
	case 3:
	  Loopy = '\\';
     7a0:	e281a001 	add	sl, r1, #1
{
  char Loopy;
upper:
  I22DAT = (Adr + 1);
  I22CONSET |= 0x04;
  I22CONCLR = 0x08;
     7a4:	e3a08008 	mov	r8, #8
int
i2creader (int Keta, int Adr, int registernumber)
{
  char Loopy;
upper:
  I22DAT = (Adr + 1);
     7a8:	e584a008 	str	sl, [r4, #8]
  I22CONSET |= 0x04;
     7ac:	e5941000 	ldr	r1, [r4]
     7b0:	e3810004 	orr	r0, r1, #4
     7b4:	e5840000 	str	r0, [r4]
  I22CONCLR = 0x08;
     7b8:	e5848018 	str	r8, [r4, #24]
  printf ("Status is %x\n", I22STAT);
     7bc:	e59f016c 	ldr	r0, [pc, #364]	; 930 <i2creader+0x1a0>
     7c0:	e5941004 	ldr	r1, [r4, #4]
     7c4:	eb003635 	bl	e0a0 <__printf_from_arm>
  while (I22STAT != 0x40 && I22STAT != 0x48)
     7c8:	e5943004 	ldr	r3, [r4, #4]
     7cc:	e3530040 	cmp	r3, #64	; 0x40
     7d0:	1a000005 	bne	7ec <i2creader+0x5c>
     7d4:	ea000007 	b	7f8 <i2creader+0x68>
    printf (".");
     7d8:	e3a0002e 	mov	r0, #46	; 0x2e
     7dc:	eb0035f2 	bl	dfac <__putchar_from_arm>
upper:
  I22DAT = (Adr + 1);
  I22CONSET |= 0x04;
  I22CONCLR = 0x08;
  printf ("Status is %x\n", I22STAT);
  while (I22STAT != 0x40 && I22STAT != 0x48)
     7e0:	e5949004 	ldr	r9, [r4, #4]
     7e4:	e3590040 	cmp	r9, #64	; 0x40
     7e8:	0a000002 	beq	7f8 <i2creader+0x68>
     7ec:	e5942004 	ldr	r2, [r4, #4]
     7f0:	e3520048 	cmp	r2, #72	; 0x48
     7f4:	1afffff7 	bne	7d8 <i2creader+0x48>
    printf (".");
  if (I22STAT == 0x48)
     7f8:	e594c004 	ldr	ip, [r4, #4]
     7fc:	e35c0048 	cmp	ip, #72	; 0x48
     800:	e59f9124 	ldr	r9, [pc, #292]	; 92c <i2creader+0x19c>
     804:	1a000005 	bne	820 <i2creader+0x90>
    {
      printf ("no acknowlege(%x)\n", I22STAT);
     808:	e5941004 	ldr	r1, [r4, #4]
     80c:	e59f0120 	ldr	r0, [pc, #288]	; 934 <i2creader+0x1a4>
     810:	eb003622 	bl	e0a0 <__printf_from_arm>
      i2crestart (2);
     814:	e3a00002 	mov	r0, #2
     818:	ebfffee4 	bl	3b0 <i2crestart>
      goto upper;
     81c:	eaffffe1 	b	7a8 <i2creader+0x18>
    }
  if (I22STAT == 0x40);
  printf ("Read begin[>  ");
     820:	e59f0110 	ldr	r0, [pc, #272]	; 938 <i2creader+0x1a8>
  while (registernumber++ != (Keta + 1))
     824:	e2866001 	add	r6, r6, #1
    {
      printf ("no acknowlege(%x)\n", I22STAT);
      i2crestart (2);
      goto upper;
    }
  if (I22STAT == 0x40);
     828:	e5993004 	ldr	r3, [r9, #4]
  printf ("Read begin[>  ");
     82c:	eb00361b 	bl	e0a0 <__printf_from_arm>
  while (registernumber++ != (Keta + 1))
     830:	e1570006 	cmp	r7, r6
     834:	059f8100 	ldreq	r8, [pc, #256]	; 93c <i2creader+0x1ac>
     838:	0a000030 	beq	900 <i2creader+0x170>
     83c:	e59f80f8 	ldr	r8, [pc, #248]	; 93c <i2creader+0x1ac>
     840:	e2877001 	add	r7, r7, #1
    {
      I22CONSET |= 0x04;
     844:	e1a04009 	mov	r4, r9
      I22CONCLR = 0x28;
     848:	e3a0a028 	mov	sl, #40	; 0x28
    }
  if (I22STAT == 0x40);
  printf ("Read begin[>  ");
  while (registernumber++ != (Keta + 1))
    {
      I22CONSET |= 0x04;
     84c:	e5943000 	ldr	r3, [r4]
     850:	e383e004 	orr	lr, r3, #4
     854:	e584e000 	str	lr, [r4]
      I22CONCLR = 0x28;
     858:	e584a018 	str	sl, [r4, #24]
      while (I22STAT != 0x50);
     85c:	e5940004 	ldr	r0, [r4, #4]
     860:	e3500050 	cmp	r0, #80	; 0x50
     864:	1afffffc 	bne	85c <i2creader+0xcc>
      vTaskDelay (10 / portTICK_RATE_MS);
     868:	e3a0000a 	mov	r0, #10
     86c:	eb0035fa 	bl	e05c <__vTaskDelay_from_arm>
      switch (registernumber % 4)
     870:	e1a00fc7 	asr	r0, r7, #31
     874:	e1a02f20 	lsr	r2, r0, #30
     878:	e0873002 	add	r3, r7, r2
     87c:	e203c003 	and	ip, r3, #3
     880:	e062100c 	rsb	r1, r2, ip
     884:	e3510003 	cmp	r1, #3
     888:	979ff101 	ldrls	pc, [pc, r1, lsl #2]
     88c:	ea000019 	b	8f8 <i2creader+0x168>
     890:	000008ec 	.word	0x000008ec
     894:	000008e0 	.word	0x000008e0
     898:	000008d4 	.word	0x000008d4
     89c:	000008a0 	.word	0x000008a0
	case 2:
	  Loopy = '-';
	  break;
	case 3:
	  Loopy = '\\';
	  break;
     8a0:	e3a0105c 	mov	r1, #92	; 0x5c
	  break;
	case 2:
	  Loopy = '-';
	  break;
	case 3:
	  Loopy = '\\';
     8a4:	e1a05001 	mov	r5, r1
	  break;
	}
      printf ("\b\b\b=>%c", Loopy);
     8a8:	e59f0090 	ldr	r0, [pc, #144]	; 940 <i2creader+0x1b0>
     8ac:	eb0035fb 	bl	e0a0 <__printf_from_arm>
      fflush (stdout);
     8b0:	e5981000 	ldr	r1, [r8]
     8b4:	e5910008 	ldr	r0, [r1, #8]
     8b8:	eb0035fd 	bl	e0b4 <__fflush_from_arm>
      vTaskDelay (10 / portTICK_RATE_MS);
     8bc:	e3a0000a 	mov	r0, #10
     8c0:	eb0035e5 	bl	e05c <__vTaskDelay_from_arm>
      i2crestart (2);
      goto upper;
    }
  if (I22STAT == 0x40);
  printf ("Read begin[>  ");
  while (registernumber++ != (Keta + 1))
     8c4:	e1560007 	cmp	r6, r7
     8c8:	0a00000c 	beq	900 <i2creader+0x170>
     8cc:	e2877001 	add	r7, r7, #1
     8d0:	eaffffdd 	b	84c <i2creader+0xbc>
	case 1:
	  Loopy = '/';
	  break;
	case 2:
	  Loopy = '-';
	  break;
     8d4:	e3a0102d 	mov	r1, #45	; 0x2d
	  break;
	case 1:
	  Loopy = '/';
	  break;
	case 2:
	  Loopy = '-';
     8d8:	e1a05001 	mov	r5, r1
	  break;
     8dc:	eafffff1 	b	8a8 <i2creader+0x118>
	case 0:
	  Loopy = '|';
	  break;
	case 1:
	  Loopy = '/';
	  break;
     8e0:	e3a0102f 	mov	r1, #47	; 0x2f
	{
	case 0:
	  Loopy = '|';
	  break;
	case 1:
	  Loopy = '/';
     8e4:	e1a05001 	mov	r5, r1
	  break;
     8e8:	eaffffee 	b	8a8 <i2creader+0x118>
    {
      I22CONSET |= 0x04;
      I22CONCLR = 0x28;
      while (I22STAT != 0x50);
      vTaskDelay (10 / portTICK_RATE_MS);
      switch (registernumber % 4)
     8ec:	e3a0107c 	mov	r1, #124	; 0x7c
	{
	case 0:
	  Loopy = '|';
     8f0:	e1a05001 	mov	r5, r1
     8f4:	eaffffeb 	b	8a8 <i2creader+0x118>
    {
      I22CONSET |= 0x04;
      I22CONCLR = 0x28;
      while (I22STAT != 0x50);
      vTaskDelay (10 / portTICK_RATE_MS);
      switch (registernumber % 4)
     8f8:	e1a01005 	mov	r1, r5
     8fc:	eaffffe9 	b	8a8 <i2creader+0x118>
      printf ("\b\b\b=>%c", Loopy);
      fflush (stdout);
      vTaskDelay (10 / portTICK_RATE_MS);
//                                      if(a==32)return;
    }
  printf ("done.....");
     900:	e59f003c 	ldr	r0, [pc, #60]	; 944 <i2creader+0x1b4>
     904:	eb0035e5 	bl	e0a0 <__printf_from_arm>
  fflush (stdout);
     908:	e5983000 	ldr	r3, [r8]
     90c:	e5930008 	ldr	r0, [r3, #8]
     910:	eb0035e7 	bl	e0b4 <__fflush_from_arm>
  I22CONCLR = 0x0C;
     914:	e59f2010 	ldr	r2, [pc, #16]	; 92c <i2creader+0x19c>
     918:	e3a0c00c 	mov	ip, #12
     91c:	e582c018 	str	ip, [r2, #24]
//      return i2cErr;
}
     920:	e3a00000 	mov	r0, #0
     924:	e8bd47f0 	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
     928:	e12fff1e 	bx	lr
     92c:	e0080000 	.word	0xe0080000
     930:	0000e910 	.word	0x0000e910
     934:	0000e8dc 	.word	0x0000e8dc
     938:	0000e920 	.word	0x0000e920
     93c:	40000000 	.word	0x40000000
     940:	0000e930 	.word	0x0000e930
     944:	0000e938 	.word	0x0000e938

00000948 <tinyread>:

/*********************************************************************************************************************
*********************************************************************************************************************/
void
tinyread (int subadr, int size, int NumByte)
{
     948:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
     94c:	e1a07000 	mov	r7, r0
  i2cstart (2);
     950:	e3a00002 	mov	r0, #2

/*********************************************************************************************************************
*********************************************************************************************************************/
void
tinyread (int subadr, int size, int NumByte)
{
     954:	e1a06001 	mov	r6, r1
     958:	e1a05002 	mov	r5, r2
  i2cstart (2);
  i2cErr = 0;			//i want to read!b So, start.
     95c:	e59f407c 	ldr	r4, [pc, #124]	; 9e0 <tinyread+0x98>
/*********************************************************************************************************************
*********************************************************************************************************************/
void
tinyread (int subadr, int size, int NumByte)
{
  i2cstart (2);
     960:	ebfffe6f 	bl	324 <i2cstart>
  i2cErr = 0;			//i want to read!b So, start.
     964:	e3a0c000 	mov	ip, #0
  novorvisesender (0, 0x42, 8);	//Hey, ?
     968:	e1a0000c 	mov	r0, ip
     96c:	e3a01042 	mov	r1, #66	; 0x42
     970:	e3a02008 	mov	r2, #8
*********************************************************************************************************************/
void
tinyread (int subadr, int size, int NumByte)
{
  i2cstart (2);
  i2cErr = 0;			//i want to read!b So, start.
     974:	e584c000 	str	ip, [r4]
  novorvisesender (0, 0x42, 8);	//Hey, ?
     978:	ebffff0f 	bl	5bc <novorvisesender>
  if (i2cErr == 0x22)
     97c:	e5943000 	ldr	r3, [r4]
     980:	e3530022 	cmp	r3, #34	; 0x22
     984:	0a000012 	beq	9d4 <tinyread+0x8c>
    {
      printf ("fatal");
      i2cstop (2);
      return;
    }
  i2csender (1, subadr, 8);
     988:	e1a01007 	mov	r1, r7
     98c:	e3a02008 	mov	r2, #8
     990:	e3a00001 	mov	r0, #1
     994:	ebfffed8 	bl	4fc <i2csender>
  i2crestart (2);		//if you understand, restart,please.
     998:	e3a00002 	mov	r0, #2
     99c:	ebfffe83 	bl	3b0 <i2crestart>
  tinyreader (size, 0x42, NumByte);	//
     9a0:	e1a00006 	mov	r0, r6
     9a4:	e3a01042 	mov	r1, #66	; 0x42
     9a8:	e1a02005 	mov	r2, r5
     9ac:	ebffff36 	bl	68c <tinyreader>
  vTaskDelay (30 / portTICK_RATE_MS);
     9b0:	e3a0001e 	mov	r0, #30
     9b4:	eb0035a8 	bl	e05c <__vTaskDelay_from_arm>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     9b8:	e59f0024 	ldr	r0, [pc, #36]	; 9e4 <tinyread+0x9c>
     9bc:	e3a01050 	mov	r1, #80	; 0x50
      I22CONCLR = 0x2C;
     9c0:	e3a0202c 	mov	r2, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     9c4:	e5801000 	str	r1, [r0]
      I22CONCLR = 0x2C;
     9c8:	e5802018 	str	r2, [r0, #24]
  i2csender (1, subadr, 8);
  i2crestart (2);		//if you understand, restart,please.
  tinyreader (size, 0x42, NumByte);	//
  vTaskDelay (30 / portTICK_RATE_MS);
  i2cstop (2);
}
     9cc:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
     9d0:	e12fff1e 	bx	lr
  i2cstart (2);
  i2cErr = 0;			//i want to read!b So, start.
  novorvisesender (0, 0x42, 8);	//Hey, ?
  if (i2cErr == 0x22)
    {
      printf ("fatal");
     9d4:	e59f000c 	ldr	r0, [pc, #12]	; 9e8 <tinyread+0xa0>
     9d8:	eb0035b0 	bl	e0a0 <__printf_from_arm>
     9dc:	eafffff5 	b	9b8 <tinyread+0x70>
     9e0:	40000924 	.word	0x40000924
     9e4:	e0080000 	.word	0xe0080000
     9e8:	0000e944 	.word	0x0000e944

000009ec <SCCBread>:
  i2cstop (2);
}

void
SCCBread (int subadr, int size, int NumByte)
{
     9ec:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
     9f0:	e1a07000 	mov	r7, r0
  i2cstart (2);
     9f4:	e3a00002 	mov	r0, #2
  i2cstop (2);
}

void
SCCBread (int subadr, int size, int NumByte)
{
     9f8:	e1a06001 	mov	r6, r1
     9fc:	e1a05002 	mov	r5, r2
  i2cstart (2);
//      vTaskDelay(300 / portTICK_RATE_MS);
  i2cErr = 0;			//i want to read!b So, start.
     a00:	e59f4090 	ldr	r4, [pc, #144]	; a98 <SCCBread+0xac>
}

void
SCCBread (int subadr, int size, int NumByte)
{
  i2cstart (2);
     a04:	ebfffe46 	bl	324 <i2cstart>
//      vTaskDelay(300 / portTICK_RATE_MS);
  i2cErr = 0;			//i want to read!b So, start.
     a08:	e3a0c000 	mov	ip, #0
  i2csender (0, 0x42, 8);	//Hey, ?
     a0c:	e1a0000c 	mov	r0, ip
     a10:	e3a01042 	mov	r1, #66	; 0x42
     a14:	e3a02008 	mov	r2, #8
void
SCCBread (int subadr, int size, int NumByte)
{
  i2cstart (2);
//      vTaskDelay(300 / portTICK_RATE_MS);
  i2cErr = 0;			//i want to read!b So, start.
     a18:	e584c000 	str	ip, [r4]
  i2csender (0, 0x42, 8);	//Hey, ?
     a1c:	ebfffeb6 	bl	4fc <i2csender>
  if (i2cErr == 0x22)
     a20:	e5943000 	ldr	r3, [r4]
     a24:	e3530022 	cmp	r3, #34	; 0x22
     a28:	0a000012 	beq	a78 <SCCBread+0x8c>
    {
      printf ("fatal");
      i2cstop (2);
      return;
    }
  i2csender (1, subadr, 8);
     a2c:	e1a01007 	mov	r1, r7
     a30:	e3a02008 	mov	r2, #8
     a34:	e3a00001 	mov	r0, #1
     a38:	ebfffeaf 	bl	4fc <i2csender>
//      printf("Adress read request at%4x OK\n\n", subadr);     //0x03byte? 
  i2crestart (2);		//if you understand, restart,please.
     a3c:	e3a00002 	mov	r0, #2
     a40:	ebfffe5a 	bl	3b0 <i2crestart>
  i2creader (size, 0x42, NumByte);	//
     a44:	e1a02005 	mov	r2, r5
     a48:	e1a00006 	mov	r0, r6
     a4c:	e3a01042 	mov	r1, #66	; 0x42
     a50:	ebffff4e 	bl	790 <i2creader>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     a54:	e59f3040 	ldr	r3, [pc, #64]	; a9c <SCCBread+0xb0>
     a58:	e3a02050 	mov	r2, #80	; 0x50
      I22CONCLR = 0x2C;
     a5c:	e3a0c02c 	mov	ip, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     a60:	e5832000 	str	r2, [r3]
  i2csender (1, subadr, 8);
//      printf("Adress read request at%4x OK\n\n", subadr);     //0x03byte? 
  i2crestart (2);		//if you understand, restart,please.
  i2creader (size, 0x42, NumByte);	//
  i2cstop (2);
  printf ("Debu331g\n");
     a64:	e59f0034 	ldr	r0, [pc, #52]	; aa0 <SCCBread+0xb4>
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
      I22CONCLR = 0x2C;
     a68:	e583c018 	str	ip, [r3, #24]
  i2csender (1, subadr, 8);
//      printf("Adress read request at%4x OK\n\n", subadr);     //0x03byte? 
  i2crestart (2);		//if you understand, restart,please.
  i2creader (size, 0x42, NumByte);	//
  i2cstop (2);
  printf ("Debu331g\n");
     a6c:	eb00354b 	bl	dfa0 <__puts_from_arm>
}
     a70:	e8bd40f8 	pop	{r3, r4, r5, r6, r7, lr}
     a74:	e12fff1e 	bx	lr
//      vTaskDelay(300 / portTICK_RATE_MS);
  i2cErr = 0;			//i want to read!b So, start.
  i2csender (0, 0x42, 8);	//Hey, ?
  if (i2cErr == 0x22)
    {
      printf ("fatal");
     a78:	e59f0024 	ldr	r0, [pc, #36]	; aa4 <SCCBread+0xb8>
     a7c:	eb003587 	bl	e0a0 <__printf_from_arm>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     a80:	e59f0014 	ldr	r0, [pc, #20]	; a9c <SCCBread+0xb0>
     a84:	e3a01050 	mov	r1, #80	; 0x50
      I22CONCLR = 0x2C;
     a88:	e3a0202c 	mov	r2, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     a8c:	e5801000 	str	r1, [r0]
      I22CONCLR = 0x2C;
     a90:	e5802018 	str	r2, [r0, #24]
     a94:	eafffff5 	b	a70 <SCCBread+0x84>
     a98:	40000924 	.word	0x40000924
     a9c:	e0080000 	.word	0xe0080000
     aa0:	0000e94c 	.word	0x0000e94c
     aa4:	0000e944 	.word	0x0000e944

00000aa8 <SCCBwrite>:
  printf ("Debu331g\n");
}

int
SCCBwrite (int subadr, int size, int Data)
{
     aa8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
     aac:	e1a08000 	mov	r8, r0
  i2cstart (2);
     ab0:	e3a00002 	mov	r0, #2
  printf ("Debu331g\n");
}

int
SCCBwrite (int subadr, int size, int Data)
{
     ab4:	e1a06001 	mov	r6, r1
     ab8:	e1a07002 	mov	r7, r2
  i2cstart (2);
     abc:	ebfffe18 	bl	324 <i2cstart>
//      vTaskDelay(1 / portTICK_RATE_MS);
  FIO2CLR1=2; 
     ac0:	e59f3090 	ldr	r3, [pc, #144]	; b58 <SCCBwrite+0xb0>
  i2cErr = 0;
     ac4:	e59f5090 	ldr	r5, [pc, #144]	; b5c <SCCBwrite+0xb4>
     ac8:	e3a04000 	mov	r4, #0
int
SCCBwrite (int subadr, int size, int Data)
{
  i2cstart (2);
//      vTaskDelay(1 / portTICK_RATE_MS);
  FIO2CLR1=2; 
     acc:	e3a0c002 	mov	ip, #2
     ad0:	e543c0a2 	strb	ip, [r3, #-162]	; 0xffffff5e
  i2cErr = 0;
  i2csender (0, 0x42, 8);
     ad4:	e1a00004 	mov	r0, r4
     ad8:	e3a01042 	mov	r1, #66	; 0x42
     adc:	e3a02008 	mov	r2, #8
SCCBwrite (int subadr, int size, int Data)
{
  i2cstart (2);
//      vTaskDelay(1 / portTICK_RATE_MS);
  FIO2CLR1=2; 
  i2cErr = 0;
     ae0:	e5854000 	str	r4, [r5]
  i2csender (0, 0x42, 8);
     ae4:	ebfffe84 	bl	4fc <i2csender>
  if (i2cErr == 0x22)
     ae8:	e5953000 	ldr	r3, [r5]
     aec:	e3530022 	cmp	r3, #34	; 0x22
     af0:	0a00000f 	beq	b34 <SCCBwrite+0x8c>
    {
      printf ("fatal");
      i2cstop (2);
      return -1;
    }
  i2csender (1, subadr, 8);	//3byte? 
     af4:	e3a00001 	mov	r0, #1
     af8:	e1a01008 	mov	r1, r8
     afc:	e3a02008 	mov	r2, #8
     b00:	ebfffe7d 	bl	4fc <i2csender>
  i2csender (1, Data, size);
     b04:	e3a00001 	mov	r0, #1
     b08:	e1a02006 	mov	r2, r6
     b0c:	e1a01007 	mov	r1, r7
     b10:	ebfffe79 	bl	4fc <i2csender>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     b14:	e59f3044 	ldr	r3, [pc, #68]	; b60 <SCCBwrite+0xb8>
     b18:	e3a02050 	mov	r2, #80	; 0x50
      I22CONCLR = 0x2C;
     b1c:	e3a0c02c 	mov	ip, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     b20:	e5832000 	str	r2, [r3]
      I22CONCLR = 0x2C;
     b24:	e583c018 	str	ip, [r3, #24]
      return -1;
    }
  i2csender (1, subadr, 8);	//3byte? 
  i2csender (1, Data, size);
  i2cstop (2);
  return 0;
     b28:	e1a00004 	mov	r0, r4
}
     b2c:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
     b30:	e12fff1e 	bx	lr
  FIO2CLR1=2; 
  i2cErr = 0;
  i2csender (0, 0x42, 8);
  if (i2cErr == 0x22)
    {
      printf ("fatal");
     b34:	e59f0028 	ldr	r0, [pc, #40]	; b64 <SCCBwrite+0xbc>
     b38:	eb003558 	bl	e0a0 <__printf_from_arm>
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     b3c:	e59f101c 	ldr	r1, [pc, #28]	; b60 <SCCBwrite+0xb8>
     b40:	e3a00050 	mov	r0, #80	; 0x50
      I22CONCLR = 0x2C;
     b44:	e3a0202c 	mov	r2, #44	; 0x2c
i2cstop (int a)
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
     b48:	e5810000 	str	r0, [r1]
  i2csender (0, 0x42, 8);
  if (i2cErr == 0x22)
    {
      printf ("fatal");
      i2cstop (2);
      return -1;
     b4c:	e3e00000 	mvn	r0, #0
{
  switch (a)
    {
    case 2:
      I22CONSET = 0x50;
      I22CONCLR = 0x2C;
     b50:	e5812018 	str	r2, [r1, #24]
  i2csender (0, 0x42, 8);
  if (i2cErr == 0x22)
    {
      printf ("fatal");
      i2cstop (2);
      return -1;
     b54:	eafffff4 	b	b2c <SCCBwrite+0x84>
     b58:	3fffc0ff 	.word	0x3fffc0ff
     b5c:	40000924 	.word	0x40000924
     b60:	e0080000 	.word	0xe0080000
     b64:	0000e944 	.word	0x0000e944

00000b68 <SCCBByteWrite>:

int
SCCBByteWrite (int inp)
{
//      printf("%x,%x,%x",inp >> 8, 8, inp & 0xFF);
 return SCCBwrite ((inp >> 8 & 0xFF), 8, (inp & 0xFF)) ;
     b68:	e1a03420 	lsr	r3, r0, #8
     b6c:	e20020ff 	and	r2, r0, #255	; 0xff
     b70:	e3a01008 	mov	r1, #8
     b74:	e20300ff 	and	r0, r3, #255	; 0xff
     b78:	eaffffca 	b	aa8 <SCCBwrite>

00000b7c <vi2c>:
}

void
vi2c (void *pvParameters)
{
     b7c:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
  int regpointer = 0;
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
     b80:	e59f4130 	ldr	r4, [pc, #304]	; cb8 <vi2c+0x13c>
     b84:	e3a01000 	mov	r1, #0
     b88:	e1a03001 	mov	r3, r1
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     b8c:	e3a06040 	mov	r6, #64	; 0x40
void
vi2c (void *pvParameters)
{
  int regpointer = 0;
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
     b90:	e3e02000 	mvn	r2, #0
     b94:	e5940000 	ldr	r0, [r4]
     b98:	eb00354c 	bl	e0d0 <__xQueueGenericReceive_from_arm>
  i2cmasterset (2);
  I22SCLH = 80;
     b9c:	e2865010 	add	r5, r6, #16
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     ba0:	e59f1114 	ldr	r1, [pc, #276]	; cbc <vi2c+0x140>
  int regpointer = 0;
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
  i2cmasterset (2);
  I22SCLH = 80;
  I22SCLL = 180;
     ba4:	e2852064 	add	r2, r5, #100	; 0x64
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     ba8:	e5816000 	str	r6, [r1]
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
  i2cmasterset (2);
  I22SCLH = 80;
  I22SCLL = 180;
  printf ("Register Reset\n");
     bac:	e59f010c 	ldr	r0, [pc, #268]	; cc0 <vi2c+0x144>
{
  int regpointer = 0;
  char Loopy;
  xSemaphoreTake (Mutex, portMAX_DELAY);
  i2cmasterset (2);
  I22SCLH = 80;
     bb0:	e5815010 	str	r5, [r1, #16]
  I22SCLL = 180;
     bb4:	e5812014 	str	r2, [r1, #20]
  printf ("Register Reset\n");
     bb8:	eb0034f8 	bl	dfa0 <__puts_from_arm>
  vTaskDelay (300 / portTICK_RATE_MS);
     bbc:	e3a00f4b 	mov	r0, #300	; 0x12c
     bc0:	eb003525 	bl	e05c <__vTaskDelay_from_arm>
  RESETREG
     bc4:	e3a00d4a 	mov	r0, #4736	; 0x1280
     bc8:	ebffffe6 	bl	b68 <SCCBByteWrite>
  vTaskDelay (200 / portTICK_RATE_MS);
  printf ("Setup begin[> ");
  fflush (stdout);
     bcc:	e59f50f0 	ldr	r5, [pc, #240]	; cc4 <vi2c+0x148>
  I22SCLH = 80;
  I22SCLL = 180;
  printf ("Register Reset\n");
  vTaskDelay (300 / portTICK_RATE_MS);
  RESETREG
  vTaskDelay (200 / portTICK_RATE_MS);
     bd0:	e3a000c8 	mov	r0, #200	; 0xc8
     bd4:	eb003520 	bl	e05c <__vTaskDelay_from_arm>
  printf ("Setup begin[> ");
     bd8:	e59f00e8 	ldr	r0, [pc, #232]	; cc8 <vi2c+0x14c>
     bdc:	eb00352f 	bl	e0a0 <__printf_from_arm>
  fflush (stdout);
     be0:	e5953000 	ldr	r3, [r5]
     be4:	e5930008 	ldr	r0, [r3, #8]
     be8:	eb003531 	bl	e0b4 <__fflush_from_arm>
     bec:	e59f70d8 	ldr	r7, [pc, #216]	; ccc <vi2c+0x150>
  for (regpointer = 0; regpointer != 129;)
     bf0:	e3a06000 	mov	r6, #0
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
     bf4:	e7970106 	ldr	r0, [r7, r6, lsl #2]
     bf8:	ebffffda 	bl	b68 <SCCBByteWrite>
     bfc:	e3700001 	cmn	r0, #1
     c00:	0a000029 	beq	cac <vi2c+0x130>
      regpointer++;
     c04:	e2866001 	add	r6, r6, #1
      	switch (regpointer % 4)
     c08:	e2061003 	and	r1, r6, #3
     c0c:	e3510002 	cmp	r1, #2
	  break;
	  case 1:
	  Loopy = '/';
	  break;
	  case 2:
	  Loopy = '-';
     c10:	03a0102d 	moveq	r1, #45	; 0x2d
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
      regpointer++;
      	switch (regpointer % 4)
     c14:	0a000005 	beq	c30 <vi2c+0xb4>
     c18:	e3510003 	cmp	r1, #3
	  break;
	  case 2:
	  Loopy = '-';
	  break;
	  case 3:
	  Loopy = '\\';
     c1c:	03a0105c 	moveq	r1, #92	; 0x5c
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
      regpointer++;
      	switch (regpointer % 4)
     c20:	0a000002 	beq	c30 <vi2c+0xb4>
	  {
	  case 0:
	  Loopy = '|';
     c24:	e3510001 	cmp	r1, #1
     c28:	03a0102f 	moveq	r1, #47	; 0x2f
     c2c:	13a0107c 	movne	r1, #124	; 0x7c
	  break;
	  case 3:
	  Loopy = '\\';
	  break;
	  }
	printf ("\b\b\b=>%c", Loopy);
     c30:	e59f0098 	ldr	r0, [pc, #152]	; cd0 <vi2c+0x154>
     c34:	eb003519 	bl	e0a0 <__printf_from_arm>
	fflush (stdout);
     c38:	e5950000 	ldr	r0, [r5]
     c3c:	e5900008 	ldr	r0, [r0, #8]
     c40:	eb00351b 	bl	e0b4 <__fflush_from_arm>
      vTaskDelay (10 / portTICK_RATE_MS);
     c44:	e3a0000a 	mov	r0, #10
     c48:	eb003503 	bl	e05c <__vTaskDelay_from_arm>
  vTaskDelay (300 / portTICK_RATE_MS);
  RESETREG
  vTaskDelay (200 / portTICK_RATE_MS);
  printf ("Setup begin[> ");
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
     c4c:	e3560081 	cmp	r6, #129	; 0x81
     c50:	1affffe7 	bne	bf4 <vi2c+0x78>
	  }
	printf ("\b\b\b=>%c", Loopy);
	fflush (stdout);
      vTaskDelay (10 / portTICK_RATE_MS);
    }
  printf ("\rData transmition End!\n");
     c54:	e59f0078 	ldr	r0, [pc, #120]	; cd4 <vi2c+0x158>
     c58:	eb0034d0 	bl	dfa0 <__puts_from_arm>
  fflush (stdout);
     c5c:	e595c000 	ldr	ip, [r5]
     c60:	e59c0008 	ldr	r0, [ip, #8]
     c64:	eb003512 	bl	e0b4 <__fflush_from_arm>
  SCCBread (0x00, 0xca, 0);
     c68:	e3a00000 	mov	r0, #0
     c6c:	e1a02000 	mov	r2, r0
     c70:	e3a010ca 	mov	r1, #202	; 0xca
     c74:	ebffff5c 	bl	9ec <SCCBread>
  printf("Semagive");
     c78:	e59f0058 	ldr	r0, [pc, #88]	; cd8 <vi2c+0x15c>
     c7c:	eb003507 	bl	e0a0 <__printf_from_arm>
  fflush (stdout);
     c80:	e5957000 	ldr	r7, [r5]
     c84:	e5970008 	ldr	r0, [r7, #8]
     c88:	eb003509 	bl	e0b4 <__fflush_from_arm>
  xSemaphoreGive (Mutex);
     c8c:	e3a01000 	mov	r1, #0
     c90:	e5940000 	ldr	r0, [r4]
     c94:	e1a02001 	mov	r2, r1
     c98:	e1a03001 	mov	r3, r1
     c9c:	eb003519 	bl	e108 <__xQueueGenericSend_from_arm>
//  vTaskResume ( g_issrhandle );
//  xTaskCreate (ISSR, (signed portCHAR *) "ITS", configMINIMAL_STACK_SIZE, NULL, mainCHECK_TASK_PRIORITY, NULL);
  while (1) vTaskDelay(10000 / portTICK_RATE_MS);
     ca0:	e59f0034 	ldr	r0, [pc, #52]	; cdc <vi2c+0x160>
     ca4:	eb0034ec 	bl	e05c <__vTaskDelay_from_arm>
     ca8:	eafffffc 	b	ca0 <vi2c+0x124>
  vTaskDelay (300 / portTICK_RATE_MS);
  RESETREG
  vTaskDelay (200 / portTICK_RATE_MS);
  printf ("Setup begin[> ");
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
     cac:	e3560081 	cmp	r6, #129	; 0x81
     cb0:	1affffcf 	bne	bf4 <vi2c+0x78>
     cb4:	eaffffe6 	b	c54 <vi2c+0xd8>
     cb8:	40000944 	.word	0x40000944
     cbc:	e0080000 	.word	0xe0080000
     cc0:	0000e958 	.word	0x0000e958
     cc4:	40000000 	.word	0x40000000
     cc8:	0000e968 	.word	0x0000e968
     ccc:	0000e99c 	.word	0x0000e99c
     cd0:	0000e930 	.word	0x0000e930
     cd4:	0000e978 	.word	0x0000e978
     cd8:	0000e990 	.word	0x0000e990
     cdc:	00002710 	.word	0x00002710

00000ce0 <waiti2c>:
  while (1) vTaskDelay(10000 / portTICK_RATE_MS);
}
void
waiti2c (unsigned int Delay){
	while(Delay--);
	}
     ce0:	e12fff1e 	bx	lr

00000ce4 <nonei2c>:
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     ce4:	e59f10e8 	ldr	r1, [pc, #232]	; dd4 <nonei2c+0xf0>
waiti2c (unsigned int Delay){
	while(Delay--);
	}
void
nonei2c (void *pvParameters)
{
     ce8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  int regpointer = 0;
  char Loopy;
  i2cmasterset (2);
  I22SCLH = 80;
  I22SCLL = 180;
     cec:	e3a020b4 	mov	r2, #180	; 0xb4
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     cf0:	e3a05040 	mov	r5, #64	; 0x40
nonei2c (void *pvParameters)
{
  int regpointer = 0;
  char Loopy;
  i2cmasterset (2);
  I22SCLH = 80;
     cf4:	e3a04050 	mov	r4, #80	; 0x50
    case 1:
      I21CONSET = 0x40;
      return 0;
      break;
    case 2:
      I22CONSET = 0x40;
     cf8:	e5815000 	str	r5, [r1]
  int regpointer = 0;
  char Loopy;
  i2cmasterset (2);
  I22SCLH = 80;
  I22SCLL = 180;
  printf ("Register Reset\n");
     cfc:	e59f00d4 	ldr	r0, [pc, #212]	; dd8 <nonei2c+0xf4>
nonei2c (void *pvParameters)
{
  int regpointer = 0;
  char Loopy;
  i2cmasterset (2);
  I22SCLH = 80;
     d00:	e5814010 	str	r4, [r1, #16]
  I22SCLL = 180;
     d04:	e5812014 	str	r2, [r1, #20]
  printf ("Register Reset\n");
     d08:	eb0034a4 	bl	dfa0 <__puts_from_arm>
  waiti2c (300000);
  RESETREG
  waiti2c (200000);
  printf ("Setup begin[> ");
  fflush (stdout);
     d0c:	e59f50c8 	ldr	r5, [pc, #200]	; ddc <nonei2c+0xf8>
  i2cmasterset (2);
  I22SCLH = 80;
  I22SCLL = 180;
  printf ("Register Reset\n");
  waiti2c (300000);
  RESETREG
     d10:	e3a00d4a 	mov	r0, #4736	; 0x1280
     d14:	ebffff93 	bl	b68 <SCCBByteWrite>
  waiti2c (200000);
  printf ("Setup begin[> ");
     d18:	e59f00c0 	ldr	r0, [pc, #192]	; de0 <nonei2c+0xfc>
     d1c:	eb0034df 	bl	e0a0 <__printf_from_arm>
  fflush (stdout);
     d20:	e5953000 	ldr	r3, [r5]
     d24:	e5930008 	ldr	r0, [r3, #8]
     d28:	eb0034e1 	bl	e0b4 <__fflush_from_arm>
     d2c:	e59f70b0 	ldr	r7, [pc, #176]	; de4 <nonei2c+0x100>
  for (regpointer = 0; regpointer != 129;)
     d30:	e59f60b0 	ldr	r6, [pc, #176]	; de8 <nonei2c+0x104>
     d34:	e3a04000 	mov	r4, #0
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
     d38:	e1a00007 	mov	r0, r7
     d3c:	ebffff89 	bl	b68 <SCCBByteWrite>
     d40:	e3700001 	cmn	r0, #1
     d44:	0a000016 	beq	da4 <nonei2c+0xc0>
      regpointer++;
     d48:	e2844001 	add	r4, r4, #1
      	switch (regpointer % 4)
     d4c:	e2041003 	and	r1, r4, #3
     d50:	e3510002 	cmp	r1, #2
	  case 1:
	  Loopy = '/';
	  break;
	  case 2:
	  Loopy = '-';
	  break;
     d54:	03a0102d 	moveq	r1, #45	; 0x2d
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
      regpointer++;
      	switch (regpointer % 4)
     d58:	0a000005 	beq	d74 <nonei2c+0x90>
     d5c:	e3510003 	cmp	r1, #3
	  case 2:
	  Loopy = '-';
	  break;
	  case 3:
	  Loopy = '\\';
	  break;
     d60:	03a0105c 	moveq	r1, #92	; 0x5c
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
      regpointer++;
      	switch (regpointer % 4)
     d64:	0a000002 	beq	d74 <nonei2c+0x90>
     d68:	e3510001 	cmp	r1, #1
     d6c:	03a0102f 	moveq	r1, #47	; 0x2f
     d70:	13a0107c 	movne	r1, #124	; 0x7c
	  break;
	  case 3:
	  Loopy = '\\';
	  break;
	  }
	printf ("\b\b\b=>%c", Loopy);
     d74:	e59f0070 	ldr	r0, [pc, #112]	; dec <nonei2c+0x108>
     d78:	eb0034c8 	bl	e0a0 <__printf_from_arm>
	fflush (stdout);
     d7c:	e5950000 	ldr	r0, [r5]
     d80:	e5900008 	ldr	r0, [r0, #8]
     d84:	eb0034ca 	bl	e0b4 <__fflush_from_arm>
  waiti2c (300000);
  RESETREG
  waiti2c (200000);
  printf ("Setup begin[> ");
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
     d88:	e3540081 	cmp	r4, #129	; 0x81
     d8c:	0a000006 	beq	dac <nonei2c+0xc8>
     d90:	e7967104 	ldr	r7, [r6, r4, lsl #2]
    {
      if (SCCBByteWrite (OV7670[regpointer]) == -1) continue;
     d94:	e1a00007 	mov	r0, r7
     d98:	ebffff72 	bl	b68 <SCCBByteWrite>
     d9c:	e3700001 	cmn	r0, #1
     da0:	1affffe8 	bne	d48 <nonei2c+0x64>
  waiti2c (300000);
  RESETREG
  waiti2c (200000);
  printf ("Setup begin[> ");
  fflush (stdout);
  for (regpointer = 0; regpointer != 129;)
     da4:	e3540081 	cmp	r4, #129	; 0x81
     da8:	1affffe2 	bne	d38 <nonei2c+0x54>
	  }
	printf ("\b\b\b=>%c", Loopy);
	fflush (stdout);
      waiti2c (1000);
    }
  printf ("\rData transmition End!\n");
     dac:	e59f003c 	ldr	r0, [pc, #60]	; df0 <nonei2c+0x10c>
     db0:	eb00347a 	bl	dfa0 <__puts_from_arm>
  fflush (stdout);
     db4:	e595c000 	ldr	ip, [r5]
     db8:	e59c0008 	ldr	r0, [ip, #8]
     dbc:	eb0034bc 	bl	e0b4 <__fflush_from_arm>
  SCCBread (0x00, 0xca, 0);
     dc0:	e3a00000 	mov	r0, #0
     dc4:	e3a010ca 	mov	r1, #202	; 0xca
     dc8:	e1a02000 	mov	r2, r0
}
     dcc:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
	fflush (stdout);
      waiti2c (1000);
    }
  printf ("\rData transmition End!\n");
  fflush (stdout);
  SCCBread (0x00, 0xca, 0);
     dd0:	eaffff05 	b	9ec <SCCBread>
     dd4:	e0080000 	.word	0xe0080000
     dd8:	0000e958 	.word	0x0000e958
     ddc:	40000000 	.word	0x40000000
     de0:	0000e968 	.word	0x0000e968
     de4:	00001204 	.word	0x00001204
     de8:	0000e99c 	.word	0x0000e99c
     dec:	0000e930 	.word	0x0000e930
     df0:	0000e978 	.word	0x0000e978

00000df4 <ymzwrite0>:
}
int
ymzwrite0 (int frec, int adr)
{
     df4:	e92d01f0 	push	{r4, r5, r6, r7, r8}
  FIO4PIN = 0x200 + adr;
  FIO4PIN = 0x100 + (frec & 0xFF);
  FIO4PIN = 0x300 + (frec & 0xFF);
  FIO4PIN = adr + 1;
  FIO4PIN = 0x201 + adr;
  highbyte = (frec >> 8) & 0xFF;
     df8:	e1a04440 	asr	r4, r0, #8
  fflush (stdout);
  SCCBread (0x00, 0xca, 0);
}
int
ymzwrite0 (int frec, int adr)
{
     dfc:	e1a06000 	mov	r6, r0
  int highbyte;
  FIO4PIN = 0x00;
     e00:	e59f2050 	ldr	r2, [pc, #80]	; e58 <ymzwrite0+0x64>
  FIO4PIN = adr;
  FIO4PIN = 0x200 + adr;
  FIO4PIN = 0x100 + (frec & 0xFF);
     e04:	e20600ff 	and	r0, r6, #255	; 0xff
ymzwrite0 (int frec, int adr)
{
  int highbyte;
  FIO4PIN = 0x00;
  FIO4PIN = adr;
  FIO4PIN = 0x200 + adr;
     e08:	e281cc02 	add	ip, r1, #512	; 0x200
  FIO4PIN = 0x100 + (frec & 0xFF);
  FIO4PIN = 0x300 + (frec & 0xFF);
  FIO4PIN = adr + 1;
  FIO4PIN = 0x201 + adr;
  highbyte = (frec >> 8) & 0xFF;
     e0c:	e20450ff 	and	r5, r4, #255	; 0xff
{
  int highbyte;
  FIO4PIN = 0x00;
  FIO4PIN = adr;
  FIO4PIN = 0x200 + adr;
  FIO4PIN = 0x100 + (frec & 0xFF);
     e10:	e2808c01 	add	r8, r0, #256	; 0x100
  FIO4PIN = 0x300 + (frec & 0xFF);
     e14:	e2803c03 	add	r3, r0, #768	; 0x300
  FIO4PIN = adr + 1;
     e18:	e2817001 	add	r7, r1, #1
  FIO4PIN = 0x201 + adr;
     e1c:	e28c6001 	add	r6, ip, #1
  highbyte = (frec >> 8) & 0xFF;
  FIO4PIN = 0x100 + highbyte;
     e20:	e2855c01 	add	r5, r5, #256	; 0x100
  FIO4PIN = 0x300 + (frec >> 8);
     e24:	e2844c03 	add	r4, r4, #768	; 0x300
}
int
ymzwrite0 (int frec, int adr)
{
  int highbyte;
  FIO4PIN = 0x00;
     e28:	e3a00000 	mov	r0, #0
     e2c:	e5020f6b 	str	r0, [r2, #-3947]	; 0xfffff095
  FIO4PIN = adr;
     e30:	e5021f6b 	str	r1, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x200 + adr;
     e34:	e502cf6b 	str	ip, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x100 + (frec & 0xFF);
     e38:	e5028f6b 	str	r8, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x300 + (frec & 0xFF);
     e3c:	e5023f6b 	str	r3, [r2, #-3947]	; 0xfffff095
  FIO4PIN = adr + 1;
     e40:	e5027f6b 	str	r7, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x201 + adr;
     e44:	e5026f6b 	str	r6, [r2, #-3947]	; 0xfffff095
  highbyte = (frec >> 8) & 0xFF;
  FIO4PIN = 0x100 + highbyte;
     e48:	e5025f6b 	str	r5, [r2, #-3947]	; 0xfffff095
  FIO4PIN = 0x300 + (frec >> 8);
     e4c:	e5024f6b 	str	r4, [r2, #-3947]	; 0xfffff095
}
     e50:	e8bd01f0 	pop	{r4, r5, r6, r7, r8}
     e54:	e12fff1e 	bx	lr
     e58:	3fffcfff 	.word	0x3fffcfff

00000e5c <ymzwrite1>:

int
ymzwrite1 (int value, int adr)
{
  FIO4PIN = 0x00;
     e5c:	e59f3030 	ldr	r3, [pc, #48]	; e94 <ymzwrite1+0x38>
  FIO4PIN = 0x300 + (frec >> 8);
}

int
ymzwrite1 (int value, int adr)
{
     e60:	e92d0030 	push	{r4, r5}
  FIO4PIN = 0x00;
  FIO4PIN = adr;
  FIO4PIN = (0x200 + adr);
  FIO4PIN = (0x100 + value);
     e64:	e280cc01 	add	ip, r0, #256	; 0x100
  FIO4PIN = (0x300 + value);
     e68:	e2802c03 	add	r2, r0, #768	; 0x300
int
ymzwrite1 (int value, int adr)
{
  FIO4PIN = 0x00;
  FIO4PIN = adr;
  FIO4PIN = (0x200 + adr);
     e6c:	e2814c02 	add	r4, r1, #512	; 0x200
}

int
ymzwrite1 (int value, int adr)
{
  FIO4PIN = 0x00;
     e70:	e3a05000 	mov	r5, #0
     e74:	e5035f6b 	str	r5, [r3, #-3947]	; 0xfffff095
  FIO4PIN = adr;
  FIO4PIN = (0x200 + adr);
  FIO4PIN = (0x100 + value);
  FIO4PIN = (0x300 + value);
  return adr * 16 + value;
}
     e78:	e0800201 	add	r0, r0, r1, lsl #4

int
ymzwrite1 (int value, int adr)
{
  FIO4PIN = 0x00;
  FIO4PIN = adr;
     e7c:	e5031f6b 	str	r1, [r3, #-3947]	; 0xfffff095
  FIO4PIN = (0x200 + adr);
     e80:	e5034f6b 	str	r4, [r3, #-3947]	; 0xfffff095
  FIO4PIN = (0x100 + value);
     e84:	e503cf6b 	str	ip, [r3, #-3947]	; 0xfffff095
  FIO4PIN = (0x300 + value);
     e88:	e5032f6b 	str	r2, [r3, #-3947]	; 0xfffff095
  return adr * 16 + value;
}
     e8c:	e8bd0030 	pop	{r4, r5}
     e90:	e12fff1e 	bx	lr
     e94:	3fffcfff 	.word	0x3fffcfff

00000e98 <ISSR>:
}

/*-----------------------------------------------------------*/
void
ISSR (void *pvParameters)
{
     e98:	e92d45f8 	push	{r3, r4, r5, r6, r7, r8, sl, lr}
  unsigned int tmpData = 0;
  int tole = 0;
  int cnt = 0;
  vTaskDelay (30 / portTICK_RATE_MS);
     e9c:	e3a0001e 	mov	r0, #30
     ea0:	eb00346d 	bl	e05c <__vTaskDelay_from_arm>
  GPIOInit (1, FAST_PORT, DIR_OUT, LED1_MASK);
     ea4:	e3a00001 	mov	r0, #1
     ea8:	e1a02000 	mov	r2, r0
     eac:	e3a03701 	mov	r3, #262144	; 0x40000
     eb0:	e1a01000 	mov	r1, r0
     eb4:	eb00346f 	bl	e078 <__GPIOInit_from_arm>
  FIO2DIR0 = 1;
     eb8:	e59f30d8 	ldr	r3, [pc, #216]	; f98 <ISSR+0x100>
     ebc:	e3a02001 	mov	r2, #1
     ec0:	e54320bf 	strb	r2, [r3, #-191]	; 0xffffff41
     ec4:	e59f50d0 	ldr	r5, [pc, #208]	; f9c <ISSR+0x104>
  while (!xSemaphoreTake (Mutex, 300 / portTICK_RATE_MS)) FIO1PIN ^= LED1_MASK;
     ec8:	e59f40d0 	ldr	r4, [pc, #208]	; fa0 <ISSR+0x108>
     ecc:	ea000002 	b	edc <ISSR+0x44>
     ed0:	e5141fcb 	ldr	r1, [r4, #-4043]	; 0xfffff035
     ed4:	e2210701 	eor	r0, r1, #262144	; 0x40000
     ed8:	e5040fcb 	str	r0, [r4, #-4043]	; 0xfffff035
     edc:	e3a01000 	mov	r1, #0
     ee0:	e5950000 	ldr	r0, [r5]
     ee4:	e3a02f4b 	mov	r2, #300	; 0x12c
     ee8:	e1a03001 	mov	r3, r1
     eec:	eb003477 	bl	e0d0 <__xQueueGenericReceive_from_arm>
     ef0:	e3500000 	cmp	r0, #0
     ef4:	0afffff5 	beq	ed0 <ISSR+0x38>
     ef8:	e3a06000 	mov	r6, #0
     efc:	e59f40a0 	ldr	r4, [pc, #160]	; fa4 <ISSR+0x10c>
		  FIO1PIN ^= LED1_MASK;
		  }
	  else if( tole==10 ){
		  printf("Tack");
		  tole = -10;
  		  FIO2PIN0 ^= 1;
     f00:	e59f8090 	ldr	r8, [pc, #144]	; f98 <ISSR+0x100>
  while (!xSemaphoreTake (Mutex, 300 / portTICK_RATE_MS)) FIO1PIN ^= LED1_MASK;
  while (1){
	  vTaskDelay (10 / portTICK_RATE_MS);
	  if( tole++==0 ){
		  printf("tick");
		  FIO1PIN ^= LED1_MASK;
     f04:	e59f5094 	ldr	r5, [pc, #148]	; fa0 <ISSR+0x108>
  int tole = 0;
  int cnt = 0;
  vTaskDelay (30 / portTICK_RATE_MS);
  GPIOInit (1, FAST_PORT, DIR_OUT, LED1_MASK);
  FIO2DIR0 = 1;
  while (!xSemaphoreTake (Mutex, 300 / portTICK_RATE_MS)) FIO1PIN ^= LED1_MASK;
     f08:	e1a0a006 	mov	sl, r6
     f0c:	e1a07006 	mov	r7, r6
     f10:	ea000004 	b	f28 <ISSR+0x90>
	  vTaskDelay (10 / portTICK_RATE_MS);
	  if( tole++==0 ){
		  printf("tick");
		  FIO1PIN ^= LED1_MASK;
		  }
	  else if( tole==10 ){
     f14:	e35a000a 	cmp	sl, #10
     f18:	0a00000d 	beq	f54 <ISSR+0xbc>
  		  FIO2PIN0 ^= 1;
		  tmpData = tmpData + ((FIO2PIN0&2)<<cnt++);
		  fflush(stdout);
		  printf("%x",tmpData);
	  	}
		fflush(stdout);
     f1c:	e594e000 	ldr	lr, [r4]
     f20:	e59e0008 	ldr	r0, [lr, #8]
     f24:	eb003462 	bl	e0b4 <__fflush_from_arm>
  vTaskDelay (30 / portTICK_RATE_MS);
  GPIOInit (1, FAST_PORT, DIR_OUT, LED1_MASK);
  FIO2DIR0 = 1;
  while (!xSemaphoreTake (Mutex, 300 / portTICK_RATE_MS)) FIO1PIN ^= LED1_MASK;
  while (1){
	  vTaskDelay (10 / portTICK_RATE_MS);
     f28:	e3a0000a 	mov	r0, #10
     f2c:	eb00344a 	bl	e05c <__vTaskDelay_from_arm>
	  if( tole++==0 ){
     f30:	e35a0000 	cmp	sl, #0
     f34:	e28aa001 	add	sl, sl, #1
     f38:	1afffff5 	bne	f14 <ISSR+0x7c>
		  printf("tick");
     f3c:	e59f0064 	ldr	r0, [pc, #100]	; fa8 <ISSR+0x110>
     f40:	eb003456 	bl	e0a0 <__printf_from_arm>
		  FIO1PIN ^= LED1_MASK;
     f44:	e5152fcb 	ldr	r2, [r5, #-4043]	; 0xfffff035
     f48:	e222c701 	eor	ip, r2, #262144	; 0x40000
     f4c:	e505cfcb 	str	ip, [r5, #-4043]	; 0xfffff035
     f50:	eafffff1 	b	f1c <ISSR+0x84>
		  }
	  else if( tole==10 ){
		  printf("Tack");
     f54:	e59f0050 	ldr	r0, [pc, #80]	; fac <ISSR+0x114>
     f58:	eb003450 	bl	e0a0 <__printf_from_arm>
		  tole = -10;
  		  FIO2PIN0 ^= 1;
     f5c:	e558c0ab 	ldrb	ip, [r8, #-171]	; 0xffffff55
     f60:	e22c1001 	eor	r1, ip, #1
     f64:	e54810ab 	strb	r1, [r8, #-171]	; 0xffffff55
		  tmpData = tmpData + ((FIO2PIN0&2)<<cnt++);
     f68:	e55800ab 	ldrb	r0, [r8, #-171]	; 0xffffff55
     f6c:	e2003002 	and	r3, r0, #2
     f70:	e0877613 	add	r7, r7, r3, lsl r6
		  fflush(stdout);
     f74:	e594a000 	ldr	sl, [r4]
     f78:	e59a0008 	ldr	r0, [sl, #8]
     f7c:	eb00344c 	bl	e0b4 <__fflush_from_arm>
		  printf("%x",tmpData);
     f80:	e1a01007 	mov	r1, r7
     f84:	e59f0024 	ldr	r0, [pc, #36]	; fb0 <ISSR+0x118>
     f88:	eb003444 	bl	e0a0 <__printf_from_arm>
		  printf("tick");
		  FIO1PIN ^= LED1_MASK;
		  }
	  else if( tole==10 ){
		  printf("Tack");
		  tole = -10;
     f8c:	e3e0a009 	mvn	sl, #9
  		  FIO2PIN0 ^= 1;
		  tmpData = tmpData + ((FIO2PIN0&2)<<cnt++);
     f90:	e2866001 	add	r6, r6, #1
     f94:	eaffffe0 	b	f1c <ISSR+0x84>
     f98:	3fffc0ff 	.word	0x3fffc0ff
     f9c:	40000944 	.word	0x40000944
     fa0:	3fffcfff 	.word	0x3fffcfff
     fa4:	40000000 	.word	0x40000000
     fa8:	0000eba0 	.word	0x0000eba0
     fac:	0000eba8 	.word	0x0000eba8
     fb0:	0000ebe8 	.word	0x0000ebe8

00000fb4 <main>:
xSemaphoreHandle Mutex;

/*-----------------------------------------------------------*/
void
main (void)
{
     fb4:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
     fb8:	e24dd010 	sub	sp, sp, #16
  TargetResetInit ();		//
     fbc:	eb00341e 	bl	e03c <__TargetResetInit_from_arm>
  GPIOResetInit ();
     fc0:	eb00342f 	bl	e084 <__GPIOResetInit_from_arm>
/*******UART initialize***************/
void
UARTint (void)
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
     fc4:	e59f10b0 	ldr	r1, [pc, #176]	; 107c <main+0xc8>
     fc8:	e3a03083 	mov	r3, #131	; 0x83
  Fdiv = (Fpclk / 16) / UART_BAUD;	/*baud rate */
  U0DLM = Fdiv / 256;
  U0DLL = Fdiv % 256;
     fcc:	e3a0c013 	mov	ip, #19
  U0LCR = 0x03;			/* DLAB = 0 */
  U0FCR = 0x07;			/* Enable and reset TX and RX FIFO. */
     fd0:	e3a02007 	mov	r2, #7
UARTint (void)
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
  Fdiv = (Fpclk / 16) / UART_BAUD;	/*baud rate */
  U0DLM = Fdiv / 256;
     fd4:	e3a04000 	mov	r4, #0
main (void)
{
  TargetResetInit ();		//
  GPIOResetInit ();
  UARTint ();
  FIO2PIN1 = 2;
     fd8:	e59f50a0 	ldr	r5, [pc, #160]	; 1080 <main+0xcc>
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
  Fdiv = (Fpclk / 16) / UART_BAUD;	/*baud rate */
  U0DLM = Fdiv / 256;
  U0DLL = Fdiv % 256;
  U0LCR = 0x03;			/* DLAB = 0 */
     fdc:	e3a07003 	mov	r7, #3
/*******UART initialize***************/
void
UARTint (void)
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
     fe0:	e581300c 	str	r3, [r1, #12]
  U0DLM = Fdiv / 256;
  U0DLL = Fdiv % 256;
  U0LCR = 0x03;			/* DLAB = 0 */
  U0FCR = 0x07;			/* Enable and reset TX and RX FIFO. */

  printf ("Hello,");
     fe4:	e59f0098 	ldr	r0, [pc, #152]	; 1084 <main+0xd0>
UARTint (void)
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
  Fdiv = (Fpclk / 16) / UART_BAUD;	/*baud rate */
  U0DLM = Fdiv / 256;
     fe8:	e5814004 	str	r4, [r1, #4]
main (void)
{
  TargetResetInit ();		//
  GPIOResetInit ();
  UARTint ();
  FIO2PIN1 = 2;
     fec:	e3a06002 	mov	r6, #2
{
  DWORD Fdiv, i = 0;
  U0LCR = 0x83;			/* 8 bits, no Parity, 1 Stop bit */
  Fdiv = (Fpclk / 16) / UART_BAUD;	/*baud rate */
  U0DLM = Fdiv / 256;
  U0DLL = Fdiv % 256;
     ff0:	e581c000 	str	ip, [r1]
  U0LCR = 0x03;			/* DLAB = 0 */
     ff4:	e581700c 	str	r7, [r1, #12]
  U0FCR = 0x07;			/* Enable and reset TX and RX FIFO. */
     ff8:	e5812008 	str	r2, [r1, #8]

  printf ("Hello,");
     ffc:	eb003427 	bl	e0a0 <__printf_from_arm>
main (void)
{
  TargetResetInit ();		//
  GPIOResetInit ();
  UARTint ();
  FIO2PIN1 = 2;
    1000:	e54560aa 	strb	r6, [r5, #-170]	; 0xffffff56
  Mutex = xSemaphoreCreateMutex ();
    1004:	eb0033f9 	bl	dff0 <__xQueueCreateMutex_from_arm>
    1008:	e59f8078 	ldr	r8, [pc, #120]	; 1088 <main+0xd4>
    100c:	e5880000 	str	r0, [r8]
  printf (" world!\n");
    1010:	e59f0074 	ldr	r0, [pc, #116]	; 108c <main+0xd8>
    1014:	eb0033e1 	bl	dfa0 <__puts_from_arm>
  if(Mutex != NULL){
    1018:	e5983000 	ldr	r3, [r8]
    101c:	e1530004 	cmp	r3, r4
    1020:	0a000014 	beq	1078 <main+0xc4>
//      xTaskCreate (vLedTask, (signed portCHAR *) "LED",
//		   configMINIMAL_STACK_SIZE, NULL,
//		   mainCHECK_TASK_PRIORITY - 1, NULL);
      /* Start2csender the tasks defined within this file/specific to this demo. */
      xTaskCreate (ISSR, (signed portCHAR *) "issr", configMINIMAL_STACK_SIZE,
    1024:	e3a0e004 	mov	lr, #4
    1028:	e59f1060 	ldr	r1, [pc, #96]	; 1090 <main+0xdc>
    102c:	e3a02068 	mov	r2, #104	; 0x68
    1030:	e1a03004 	mov	r3, r4
    1034:	e59f0058 	ldr	r0, [pc, #88]	; 1094 <main+0xe0>
    1038:	e58de000 	str	lr, [sp]
    103c:	e58d4004 	str	r4, [sp, #4]
    1040:	e58d4008 	str	r4, [sp, #8]
    1044:	e58d400c 	str	r4, [sp, #12]
    1048:	eb0033e5 	bl	dfe4 <__xTaskGenericCreate_from_arm>
		   NULL, mainCHECK_TASK_PRIORITY +1, NULL);

    xTaskCreate (vi2c, (signed portCHAR *) "LD", configMINIMAL_STACK_SIZE,
    104c:	e59f1044 	ldr	r1, [pc, #68]	; 1098 <main+0xe4>
    1050:	e3a02068 	mov	r2, #104	; 0x68
    1054:	e1a03004 	mov	r3, r4
    1058:	e59f003c 	ldr	r0, [pc, #60]	; 109c <main+0xe8>
    105c:	e58d7000 	str	r7, [sp]
    1060:	e58d4004 	str	r4, [sp, #4]
    1064:	e58d4008 	str	r4, [sp, #8]
    1068:	e58d400c 	str	r4, [sp, #12]
    106c:	eb0033dc 	bl	dfe4 <__xTaskGenericCreate_from_arm>
		   NULL, mainCHECK_TASK_PRIORITY , NULL);
      vTaskStartScheduler ();
    1070:	eb0033d6 	bl	dfd0 <__vTaskStartScheduler_from_arm>
  FIO2SET1 = 2;
    1074:	e54560a6 	strb	r6, [r5, #-166]	; 0xffffff5a
    1078:	eafffffe 	b	1078 <main+0xc4>
    107c:	e000c000 	.word	0xe000c000
    1080:	3fffc0ff 	.word	0x3fffc0ff
    1084:	0000ebb0 	.word	0x0000ebb0
    1088:	40000944 	.word	0x40000944
    108c:	0000ebb8 	.word	0x0000ebb8
    1090:	0000ebc0 	.word	0x0000ebc0
    1094:	00000e98 	.word	0x00000e98
    1098:	0000ebc8 	.word	0x0000ebc8
    109c:	00000b7c 	.word	0x00000b7c

000010a0 <getISSI>:

//*******************************************************************************************************
//      ----------------------------------- Routines -------------------------------
void
getISSI (void)
{
    10a0:	e92d40f8 	push	{r3, r4, r5, r6, r7, lr}
  int bitshift = 0;
  int il = 0;
  int prv;
  int crr;
  vTaskDelay (10 / portTICK_RATE_MS);
    10a4:	e3a0000a 	mov	r0, #10
    10a8:	eb0033eb 	bl	e05c <__vTaskDelay_from_arm>
    10ac:	e59f4084 	ldr	r4, [pc, #132]	; 1138 <getISSI+0x98>
  while(pdTRUE!=xSemaphoreTake(Mutex, 301 / portTICK_RATE_MS))vTaskDelay( 400 / portTICK_RATE_MS);
    10b0:	ea000000 	b	10b8 <getISSI+0x18>
    10b4:	eb0033e8 	bl	e05c <__vTaskDelay_from_arm>
    10b8:	e3a01000 	mov	r1, #0
    10bc:	e59f2078 	ldr	r2, [pc, #120]	; 113c <getISSI+0x9c>
    10c0:	e1a03001 	mov	r3, r1
    10c4:	e5940000 	ldr	r0, [r4]
    10c8:	eb003400 	bl	e0d0 <__xQueueGenericReceive_from_arm>
    10cc:	e3500001 	cmp	r0, #1
    10d0:	e1a05000 	mov	r5, r0
    10d4:	e3a00e19 	mov	r0, #400	; 0x190
    10d8:	1afffff5 	bne	10b4 <getISSI+0x14>
  printf ("start ISSI connection\n");
    10dc:	e59f005c 	ldr	r0, [pc, #92]	; 1140 <getISSI+0xa0>
    10e0:	eb0033ae 	bl	dfa0 <__puts_from_arm>
  while (1)
    {
      il++;
      FIO2SET0 = 1;
    10e4:	e59f4058 	ldr	r4, [pc, #88]	; 1144 <getISSI+0xa4>
    10e8:	e1a06005 	mov	r6, r5
    10ec:	e54460a7 	strb	r6, [r4, #-167]	; 0xffffff59
      prv = FIO2PIN0 & 3;
    10f0:	e554c0ab 	ldrb	ip, [r4, #-171]	; 0xffffff55
      bitshift = (bitshift << 1) + ((prv & 2) >> 1);
      vTaskDelay (100 / portTICK_RATE_MS);
    10f4:	e3a00064 	mov	r0, #100	; 0x64
  printf ("start ISSI connection\n");
  while (1)
    {
      il++;
      FIO2SET0 = 1;
      prv = FIO2PIN0 & 3;
    10f8:	e20c7003 	and	r7, ip, #3
      bitshift = (bitshift << 1) + ((prv & 2) >> 1);
      vTaskDelay (100 / portTICK_RATE_MS);
    10fc:	eb0033d6 	bl	e05c <__vTaskDelay_from_arm>
      FIO2CLR0 = 1;
//      FIO2CLR1 = 2;
      FIO2SET1 = 2;
    1100:	e3a02002 	mov	r2, #2
      printf ("prv=%x", prv);
    1104:	e1a01007 	mov	r1, r7
      il++;
      FIO2SET0 = 1;
      prv = FIO2PIN0 & 3;
      bitshift = (bitshift << 1) + ((prv & 2) >> 1);
      vTaskDelay (100 / portTICK_RATE_MS);
      FIO2CLR0 = 1;
    1108:	e54450a3 	strb	r5, [r4, #-163]	; 0xffffff5d
//      FIO2CLR1 = 2;
      FIO2SET1 = 2;
      printf ("prv=%x", prv);
    110c:	e59f0034 	ldr	r0, [pc, #52]	; 1148 <getISSI+0xa8>
      prv = FIO2PIN0 & 3;
      bitshift = (bitshift << 1) + ((prv & 2) >> 1);
      vTaskDelay (100 / portTICK_RATE_MS);
      FIO2CLR0 = 1;
//      FIO2CLR1 = 2;
      FIO2SET1 = 2;
    1110:	e54420a6 	strb	r2, [r4, #-166]	; 0xffffff5a
      printf ("prv=%x", prv);
    1114:	eb0033e1 	bl	e0a0 <__printf_from_arm>
      crr = FIO0PIN & 3;
    1118:	e59f302c 	ldr	r3, [pc, #44]	; 114c <getISSI+0xac>
    111c:	e5131feb 	ldr	r1, [r3, #-4075]	; 0xfffff015
      printf ("Cr=%d", crr);
    1120:	e59f0028 	ldr	r0, [pc, #40]	; 1150 <getISSI+0xb0>
      vTaskDelay (100 / portTICK_RATE_MS);
      FIO2CLR0 = 1;
//      FIO2CLR1 = 2;
      FIO2SET1 = 2;
      printf ("prv=%x", prv);
      crr = FIO0PIN & 3;
    1124:	e2011003 	and	r1, r1, #3
      printf ("Cr=%d", crr);
    1128:	eb0033dc 	bl	e0a0 <__printf_from_arm>
      if (crr & 2 != prv & 2)
	{
	  printf ("-%d\t%d\n", crr, il);
	  break;
	}
      vTaskDelay (100 / portTICK_RATE_MS);
    112c:	e3a00064 	mov	r0, #100	; 0x64
    1130:	eb0033c9 	bl	e05c <__vTaskDelay_from_arm>
    }
    1134:	eaffffec 	b	10ec <getISSI+0x4c>
    1138:	40000944 	.word	0x40000944
    113c:	0000012d 	.word	0x0000012d
    1140:	0000ebcc 	.word	0x0000ebcc
    1144:	3fffc0ff 	.word	0x3fffc0ff
    1148:	0000ebe4 	.word	0x0000ebe4
    114c:	3fffcfff 	.word	0x3fffcfff
    1150:	0000ebec 	.word	0x0000ebec

00001154 <vApplicationTickHook>:
//      -----------------------------------T A S K s.-------------------------------^^

void
vApplicationTickHook (void)
{
}
    1154:	e12fff1e 	bx	lr

00001158 <vtrsTask>:
    }
}

void
vtrsTask (void *pvParameters)
{
    1158:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  vTaskDelay (300 / portTICK_RATE_MS);
    115c:	e3a00f4b 	mov	r0, #300	; 0x12c
    1160:	eb0033bd 	bl	e05c <__vTaskDelay_from_arm>
    1164:	e59f40f0 	ldr	r4, [pc, #240]	; 125c <vtrsTask+0x104>
    1168:	e59f80f0 	ldr	r8, [pc, #240]	; 1260 <vtrsTask+0x108>
    116c:	e59f70f0 	ldr	r7, [pc, #240]	; 1264 <vtrsTask+0x10c>
    1170:	e59f90f0 	ldr	r9, [pc, #240]	; 1268 <vtrsTask+0x110>
    1174:	e59fa0f0 	ldr	sl, [pc, #240]	; 126c <vtrsTask+0x114>
  for (;;)
    {
      if ((2 * res[6]) <= (white + black))
    1178:	e1a06004 	mov	r6, r4
    117c:	e1a05004 	mov	r5, r4
}

void
vtrsTask (void *pvParameters)
{
  vTaskDelay (300 / portTICK_RATE_MS);
    1180:	e5982000 	ldr	r2, [r8]
    1184:	e5973000 	ldr	r3, [r7]
    {
      if ((2 * res[6]) <= (white + black))
	{
	  printf ("migi");
	  left = 0;
	  right = 10;
    1188:	e3a0b00a 	mov	fp, #10
    118c:	e0823003 	add	r3, r2, r3
    1190:	ea000002 	b	11a0 <vtrsTask+0x48>
		 || ((2 * res[3]) <= (white + black))
		 || ((2 * res[4]) <= (white + black)));
	  left = 10;
	  right = 10;
	}
      if ((2 * res[4]) <= ((white + black)))
    1194:	e594e010 	ldr	lr, [r4, #16]
    1198:	e153008e 	cmp	r3, lr, lsl #1
    119c:	2a000016 	bcs	11fc <vtrsTask+0xa4>
vtrsTask (void *pvParameters)
{
  vTaskDelay (300 / portTICK_RATE_MS);
  for (;;)
    {
      if ((2 * res[6]) <= (white + black))
    11a0:	e5940018 	ldr	r0, [r4, #24]
    11a4:	e1530080 	cmp	r3, r0, lsl #1
    11a8:	3afffff9 	bcc	1194 <vtrsTask+0x3c>
	{
	  printf ("migi");
    11ac:	e59f00bc 	ldr	r0, [pc, #188]	; 1270 <vtrsTask+0x118>
    11b0:	eb0033ba 	bl	e0a0 <__printf_from_arm>
	  left = 0;
	  right = 10;
    11b4:	e5961008 	ldr	r1, [r6, #8]
    11b8:	e5983000 	ldr	r3, [r8]
    11bc:	e597c000 	ldr	ip, [r7]
    11c0:	e596200c 	ldr	r2, [r6, #12]
    11c4:	e5960010 	ldr	r0, [r6, #16]
    11c8:	e589b000 	str	fp, [r9]
    11cc:	e1a01081 	lsl	r1, r1, #1
    11d0:	e08c3003 	add	r3, ip, r3
    11d4:	e1a02082 	lsl	r2, r2, #1
    11d8:	e1a00080 	lsl	r0, r0, #1
	  while ((2 * res[2]) <= (white + black)
    11dc:	e1510003 	cmp	r1, r3
    11e0:	9a00001c 	bls	1258 <vtrsTask+0x100>
		 || ((2 * res[3]) <= (white + black))
    11e4:	e1530002 	cmp	r3, r2
    11e8:	2afffffb 	bcs	11dc <vtrsTask+0x84>
		 || ((2 * res[4]) <= (white + black)));
    11ec:	e1530000 	cmp	r3, r0
    11f0:	2afffff9 	bcs	11dc <vtrsTask+0x84>
	  left = 10;
    11f4:	e58ab000 	str	fp, [sl]
    11f8:	eaffffe5 	b	1194 <vtrsTask+0x3c>
	  right = 10;
	}
      if ((2 * res[4]) <= ((white + black)))
	{
	  printf ("tyuou");
    11fc:	e59f0070 	ldr	r0, [pc, #112]	; 1274 <vtrsTask+0x11c>
    1200:	eb0033a6 	bl	e0a0 <__printf_from_arm>
	  left = 10;
    1204:	e5982000 	ldr	r2, [r8]
    1208:	e595000c 	ldr	r0, [r5, #12]
    120c:	e595c008 	ldr	ip, [r5, #8]
    1210:	e5973000 	ldr	r3, [r7]
    1214:	e595b010 	ldr	fp, [r5, #16]
    1218:	e3a0100a 	mov	r1, #10
    121c:	e58a1000 	str	r1, [sl]
    1220:	e0833002 	add	r3, r3, r2
    1224:	e1a0108c 	lsl	r1, ip, #1
    1228:	e1a02080 	lsl	r2, r0, #1
    122c:	e1a0008b 	lsl	r0, fp, #1
	  right = 0;
	  while (((2 * res[2]) <= (white + black))
    1230:	e1510003 	cmp	r1, r3
    1234:	9a000006 	bls	1254 <vtrsTask+0xfc>
		 || ((2 * res[3]) <= (white + black))
    1238:	e1530002 	cmp	r3, r2
    123c:	2afffffb 	bcs	1230 <vtrsTask+0xd8>
		 || ((2 * res[4]) <= (white + black)));
    1240:	e1530000 	cmp	r3, r0
    1244:	2afffff9 	bcs	1230 <vtrsTask+0xd8>
	  left = 10;
	  right = 10;
    1248:	e3a0e00a 	mov	lr, #10
    124c:	e589e000 	str	lr, [r9]
    1250:	eaffffca 	b	1180 <vtrsTask+0x28>
    1254:	eafffffe 	b	1254 <vtrsTask+0xfc>
    1258:	eafffffe 	b	1258 <vtrsTask+0x100>
    125c:	40000910 	.word	0x40000910
    1260:	40000908 	.word	0x40000908
    1264:	40000948 	.word	0x40000948
    1268:	4000090c 	.word	0x4000090c
    126c:	40000940 	.word	0x40000940
    1270:	0000ebfc 	.word	0x0000ebfc
    1274:	0000ec04 	.word	0x0000ec04

00001278 <ADC_Read>:
}
unsigned int
ADC_Read (unsigned int ch)
{
  unsigned int i;
  AD0CR = (0x00200400 | (1 << ch));	// Init ADC (Pclk = 18MHz) and select channel. Sampling rate = 4.5MHz
    1278:	e3a02001 	mov	r2, #1
    127c:	e1a01012 	lsl	r1, r2, r0
    1280:	e59f20c8 	ldr	r2, [pc, #200]	; 1350 <ADC_Read+0xd8>
    1284:	e381c602 	orr	ip, r1, #2097152	; 0x200000
    1288:	e38c1b01 	orr	r1, ip, #1024	; 0x400
    128c:	e5821000 	str	r1, [r2]
  AD0CR |= 0x01000000;		// Start A/D Conversion
    1290:	e592c000 	ldr	ip, [r2]
    1294:	e38c1401 	orr	r1, ip, #16777216	; 0x1000000
    1298:	e5821000 	str	r1, [r2]
  do
    {
      switch (ch)
    129c:	e3500007 	cmp	r0, #7
    12a0:	979ff100 	ldrls	pc, [pc, r0, lsl #2]
    12a4:	ea000008 	b	12cc <ADC_Read+0x54>
    12a8:	00001310 	.word	0x00001310
    12ac:	00001300 	.word	0x00001300
    12b0:	000012f0 	.word	0x000012f0
    12b4:	000012e0 	.word	0x000012e0
    12b8:	00001330 	.word	0x00001330
    12bc:	00001320 	.word	0x00001320
    12c0:	00001340 	.word	0x00001340
    12c4:	000012c8 	.word	0x000012c8
	  break;
	case 6:
	  i = AD0DR6;
	  break;
	case 7:
	  i = AD0DR7;
    12c8:	e592302c 	ldr	r3, [r2, #44]	; 0x2c
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
    12cc:	e3530000 	cmp	r3, #0
    12d0:	aafffff1 	bge	129c <ADC_Read+0x24>
  return (i >> 6) & 0x03FF;	// bit 6:15 is 10 bit AD value
    12d4:	e1a03803 	lsl	r3, r3, #16
}
    12d8:	e1a00b23 	lsr	r0, r3, #22
    12dc:	e12fff1e 	bx	lr
	  break;
	case 2:
	  i = AD0DR2;
	  break;
	case 3:
	  i = AD0DR3;
    12e0:	e592301c 	ldr	r3, [r2, #28]
	  i = AD0DR7;
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
    12e4:	e3530000 	cmp	r3, #0
    12e8:	aaffffeb 	bge	129c <ADC_Read+0x24>
    12ec:	eafffff8 	b	12d4 <ADC_Read+0x5c>
	  break;
	case 1:
	  i = AD0DR1;
	  break;
	case 2:
	  i = AD0DR2;
    12f0:	e5923018 	ldr	r3, [r2, #24]
	  i = AD0DR7;
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
    12f4:	e3530000 	cmp	r3, #0
    12f8:	aaffffe7 	bge	129c <ADC_Read+0x24>
    12fc:	eafffff4 	b	12d4 <ADC_Read+0x5c>
	{
	case 0:
	  i = AD0DR0;		// Read A/D Data Register
	  break;
	case 1:
	  i = AD0DR1;
    1300:	e5923014 	ldr	r3, [r2, #20]
	  i = AD0DR7;
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
    1304:	e3530000 	cmp	r3, #0
    1308:	aaffffe3 	bge	129c <ADC_Read+0x24>
    130c:	eafffff0 	b	12d4 <ADC_Read+0x5c>
  do
    {
      switch (ch)
	{
	case 0:
	  i = AD0DR0;		// Read A/D Data Register
    1310:	e5923010 	ldr	r3, [r2, #16]
	  i = AD0DR7;
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
    1314:	e3530000 	cmp	r3, #0
    1318:	aaffffdf 	bge	129c <ADC_Read+0x24>
    131c:	eaffffec 	b	12d4 <ADC_Read+0x5c>
	  break;
	case 4:
	  i = AD0DR4;
	  break;
	case 5:
	  i = AD0DR5;
    1320:	e5923024 	ldr	r3, [r2, #36]	; 0x24
	  i = AD0DR7;
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
    1324:	e3530000 	cmp	r3, #0
    1328:	aaffffdb 	bge	129c <ADC_Read+0x24>
    132c:	eaffffe8 	b	12d4 <ADC_Read+0x5c>
	  break;
	case 3:
	  i = AD0DR3;
	  break;
	case 4:
	  i = AD0DR4;
    1330:	e5923020 	ldr	r3, [r2, #32]
	  i = AD0DR7;
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
    1334:	e3530000 	cmp	r3, #0
    1338:	aaffffd7 	bge	129c <ADC_Read+0x24>
    133c:	eaffffe4 	b	12d4 <ADC_Read+0x5c>
	  break;
	case 5:
	  i = AD0DR5;
	  break;
	case 6:
	  i = AD0DR6;
    1340:	e5923028 	ldr	r3, [r2, #40]	; 0x28
	  i = AD0DR7;
	  break;
	}

    }
  while ((i & 0x80000000) == 0);	// Wait for end of A/D Conversion
    1344:	e3530000 	cmp	r3, #0
    1348:	aaffffd3 	bge	129c <ADC_Read+0x24>
    134c:	eaffffe0 	b	12d4 <ADC_Read+0x5c>
    1350:	e0034000 	.word	0xe0034000

00001354 <vValueTask>:
unsigned int res[5];
int white, black;
//-----------------
void
vValueTask (void *pvParameters)
{
    1354:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
  int i;
  unsigned int a, t;
  vTaskDelay (30 / portTICK_RATE_MS);
    1358:	e3a0001e 	mov	r0, #30
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    135c:	e59f71a8 	ldr	r7, [pc, #424]	; 150c <vValueTask+0x1b8>
    1360:	e59f61a8 	ldr	r6, [pc, #424]	; 1510 <vValueTask+0x1bc>
void
vValueTask (void *pvParameters)
{
  int i;
  unsigned int a, t;
  vTaskDelay (30 / portTICK_RATE_MS);
    1364:	eb00333c 	bl	e05c <__vTaskDelay_from_arm>
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    1368:	e3a03000 	mov	r3, #0
    136c:	e5873000 	str	r3, [r7]
    1370:	e5863000 	str	r3, [r6]
    1374:	e59f4198 	ldr	r4, [pc, #408]	; 1514 <vValueTask+0x1c0>
	{
	  res[a] = ADC_Read (a);
	  printf ("  %x....%4x\t", a, res[a]);
	}
      printf ("\n");
      white += ((res[1] + res[3] + res[4]) / 3);
    1378:	e59f8198 	ldr	r8, [pc, #408]	; 1518 <vValueTask+0x1c4>
vValueTask (void *pvParameters)
{
  int i;
  unsigned int a, t;
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    137c:	e3a05014 	mov	r5, #20
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1380:	e3a00000 	mov	r0, #0
    1384:	ebffffbb 	bl	1278 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    1388:	e3a01000 	mov	r1, #0
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    138c:	e1a03000 	mov	r3, r0
	  printf ("  %x....%4x\t", a, res[a]);
    1390:	e1a02000 	mov	r2, r0
    1394:	e59f0180 	ldr	r0, [pc, #384]	; 151c <vValueTask+0x1c8>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1398:	e5843000 	str	r3, [r4]
	  printf ("  %x....%4x\t", a, res[a]);
    139c:	eb00333f 	bl	e0a0 <__printf_from_arm>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13a0:	e3a00001 	mov	r0, #1
    13a4:	ebffffb3 	bl	1278 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    13a8:	e3a01001 	mov	r1, #1
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13ac:	e1a0c000 	mov	ip, r0
	  printf ("  %x....%4x\t", a, res[a]);
    13b0:	e1a02000 	mov	r2, r0
    13b4:	e59f0160 	ldr	r0, [pc, #352]	; 151c <vValueTask+0x1c8>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13b8:	e584c004 	str	ip, [r4, #4]
	  printf ("  %x....%4x\t", a, res[a]);
    13bc:	eb003337 	bl	e0a0 <__printf_from_arm>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13c0:	e3a00002 	mov	r0, #2
    13c4:	ebffffab 	bl	1278 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    13c8:	e3a01002 	mov	r1, #2
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13cc:	e1a03000 	mov	r3, r0
	  printf ("  %x....%4x\t", a, res[a]);
    13d0:	e1a02000 	mov	r2, r0
    13d4:	e59f0140 	ldr	r0, [pc, #320]	; 151c <vValueTask+0x1c8>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13d8:	e5843008 	str	r3, [r4, #8]
	  printf ("  %x....%4x\t", a, res[a]);
    13dc:	eb00332f 	bl	e0a0 <__printf_from_arm>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13e0:	e3a00003 	mov	r0, #3
    13e4:	ebffffa3 	bl	1278 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    13e8:	e3a01003 	mov	r1, #3
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13ec:	e1a0c000 	mov	ip, r0
	  printf ("  %x....%4x\t", a, res[a]);
    13f0:	e1a02000 	mov	r2, r0
    13f4:	e59f0120 	ldr	r0, [pc, #288]	; 151c <vValueTask+0x1c8>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    13f8:	e584c00c 	str	ip, [r4, #12]
	  printf ("  %x....%4x\t", a, res[a]);
    13fc:	eb003327 	bl	e0a0 <__printf_from_arm>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1400:	e3a00004 	mov	r0, #4
    1404:	ebffff9b 	bl	1278 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    1408:	e3a01004 	mov	r1, #4
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    140c:	e1a03000 	mov	r3, r0
	  printf ("  %x....%4x\t", a, res[a]);
    1410:	e1a02000 	mov	r2, r0
    1414:	e59f0100 	ldr	r0, [pc, #256]	; 151c <vValueTask+0x1c8>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1418:	e5843010 	str	r3, [r4, #16]
	  printf ("  %x....%4x\t", a, res[a]);
    141c:	eb00331f 	bl	e0a0 <__printf_from_arm>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1420:	e3a00005 	mov	r0, #5
    1424:	ebffff93 	bl	1278 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    1428:	e3a01005 	mov	r1, #5
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    142c:	e1a0c000 	mov	ip, r0
	  printf ("  %x....%4x\t", a, res[a]);
    1430:	e1a02000 	mov	r2, r0
    1434:	e59f00e0 	ldr	r0, [pc, #224]	; 151c <vValueTask+0x1c8>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1438:	e584c014 	str	ip, [r4, #20]
	  printf ("  %x....%4x\t", a, res[a]);
    143c:	eb003317 	bl	e0a0 <__printf_from_arm>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1440:	e3a00006 	mov	r0, #6
    1444:	ebffff8b 	bl	1278 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    1448:	e3a01006 	mov	r1, #6
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    144c:	e1a03000 	mov	r3, r0
	  printf ("  %x....%4x\t", a, res[a]);
    1450:	e1a02000 	mov	r2, r0
    1454:	e59f00c0 	ldr	r0, [pc, #192]	; 151c <vValueTask+0x1c8>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1458:	e5843018 	str	r3, [r4, #24]
	  printf ("  %x....%4x\t", a, res[a]);
    145c:	eb00330f 	bl	e0a0 <__printf_from_arm>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1460:	e3a00007 	mov	r0, #7
    1464:	ebffff83 	bl	1278 <ADC_Read>
	  printf ("  %x....%4x\t", a, res[a]);
    1468:	e3a01007 	mov	r1, #7
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    146c:	e1a0c000 	mov	ip, r0
	  printf ("  %x....%4x\t", a, res[a]);
    1470:	e1a02000 	mov	r2, r0
    1474:	e59f00a0 	ldr	r0, [pc, #160]	; 151c <vValueTask+0x1c8>
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    {
      for (a = 0; a <= 7; a++)
	{
	  res[a] = ADC_Read (a);
    1478:	e584c01c 	str	ip, [r4, #28]
	  printf ("  %x....%4x\t", a, res[a]);
    147c:	eb003307 	bl	e0a0 <__printf_from_arm>
	}
      printf ("\n");
    1480:	e3a0000a 	mov	r0, #10
    1484:	eb0032c8 	bl	dfac <__putchar_from_arm>
      white += ((res[1] + res[3] + res[4]) / 3);
    1488:	e5943004 	ldr	r3, [r4, #4]
    148c:	e284100c 	add	r1, r4, #12
    1490:	e8911002 	ldm	r1, {r1, ip}
    1494:	e0812003 	add	r2, r1, r3
    1498:	e082000c 	add	r0, r2, ip
    149c:	e0803098 	umull	r3, r0, r8, r0
      black += (res[2]);
    14a0:	e5961000 	ldr	r1, [r6]
	{
	  res[a] = ADC_Read (a);
	  printf ("  %x....%4x\t", a, res[a]);
	}
      printf ("\n");
      white += ((res[1] + res[3] + res[4]) / 3);
    14a4:	e5973000 	ldr	r3, [r7]
      black += (res[2]);
    14a8:	e594c008 	ldr	ip, [r4, #8]
	{
	  res[a] = ADC_Read (a);
	  printf ("  %x....%4x\t", a, res[a]);
	}
      printf ("\n");
      white += ((res[1] + res[3] + res[4]) / 3);
    14ac:	e08320a0 	add	r2, r3, r0, lsr #1
vValueTask (void *pvParameters)
{
  int i;
  unsigned int a, t;
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    14b0:	e2555001 	subs	r5, r5, #1
	  res[a] = ADC_Read (a);
	  printf ("  %x....%4x\t", a, res[a]);
	}
      printf ("\n");
      white += ((res[1] + res[3] + res[4]) / 3);
      black += (res[2]);
    14b4:	e081000c 	add	r0, r1, ip
	{
	  res[a] = ADC_Read (a);
	  printf ("  %x....%4x\t", a, res[a]);
	}
      printf ("\n");
      white += ((res[1] + res[3] + res[4]) / 3);
    14b8:	e5872000 	str	r2, [r7]
      black += (res[2]);
    14bc:	e5860000 	str	r0, [r6]
vValueTask (void *pvParameters)
{
  int i;
  unsigned int a, t;
  vTaskDelay (30 / portTICK_RATE_MS);
  for (white = 0, black = 0, i = 1; i <= 20; i++)
    14c0:	1affffae 	bne	1380 <vValueTask+0x2c>
//      printf("white %x, black %x", white, black);
//      write_ROM(0x1A, 32, white);             //(int subadr, int size, int Data)
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
    14c4:	e3550004 	cmp	r5, #4
    14c8:	9a000002 	bls	14d8 <vValueTask+0x184>
	{
	  res[a] = ADC_Read (a);
	  printf ("%d\t", res[a]);
	  vTaskDelay (3 / portTICK_RATE_MS);
	}
      printf ("\n");
    14cc:	e3a0000a 	mov	r0, #10
    14d0:	eb0032b5 	bl	dfac <__putchar_from_arm>
//      printf("white %x, black %x", white, black);
//      write_ROM(0x1A, 32, white);             //(int subadr, int size, int Data)
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
    14d4:	e3a05000 	mov	r5, #0
	{
	  res[a] = ADC_Read (a);
    14d8:	e1a00005 	mov	r0, r5
    14dc:	ebffff65 	bl	1278 <ADC_Read>
	  printf ("%d\t", res[a]);
    14e0:	e1a01000 	mov	r1, r0
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
	{
	  res[a] = ADC_Read (a);
    14e4:	e1a06000 	mov	r6, r0
	  printf ("%d\t", res[a]);
    14e8:	e59f0030 	ldr	r0, [pc, #48]	; 1520 <vValueTask+0x1cc>
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
	{
	  res[a] = ADC_Read (a);
    14ec:	e7846105 	str	r6, [r4, r5, lsl #2]
	  printf ("%d\t", res[a]);
    14f0:	eb0032ea 	bl	e0a0 <__printf_from_arm>
//      printf("white %x, black %x", white, black);
//      write_ROM(0x1A, 32, white);             //(int subadr, int size, int Data)
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
    14f4:	e2855001 	add	r5, r5, #1
	{
	  res[a] = ADC_Read (a);
	  printf ("%d\t", res[a]);
	  vTaskDelay (3 / portTICK_RATE_MS);
    14f8:	e3a00003 	mov	r0, #3
    14fc:	eb0032d6 	bl	e05c <__vTaskDelay_from_arm>
//      printf("white %x, black %x", white, black);
//      write_ROM(0x1A, 32, white);             //(int subadr, int size, int Data)
//      write_ROM(0x2A, 32, black);             //(int subadr, int size, int Data)
  while (1)
    {
      for (a = 0; a <= 4; a++)
    1500:	e3550004 	cmp	r5, #4
    1504:	8afffff0 	bhi	14cc <vValueTask+0x178>
    1508:	eafffff2 	b	14d8 <vValueTask+0x184>
    150c:	40000908 	.word	0x40000908
    1510:	40000948 	.word	0x40000948
    1514:	40000910 	.word	0x40000910
    1518:	aaaaaaab 	.word	0xaaaaaaab
    151c:	0000ec0c 	.word	0x0000ec0c
    1520:	0000ec1c 	.word	0x0000ec1c

00001524 <init_VIC>:
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void init_VIC(void) 
{
    1524:	b570      	push	{r4, r5, r6, lr}
    DWORD i = 0;
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    1526:	480d      	ldr	r0, [pc, #52]	; (155c <init_VIC+0x38>)
    VICVectAddr = 0;
    1528:	4b0d      	ldr	r3, [pc, #52]	; (1560 <init_VIC+0x3c>)
{
    DWORD i = 0;
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    152a:	2101      	movs	r1, #1
    VICVectAddr = 0;
    152c:	2500      	movs	r5, #0
{
    DWORD i = 0;
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    152e:	424a      	negs	r2, r1
    1530:	6002      	str	r2, [r0, #0]
    VICVectAddr = 0;
    1532:	601d      	str	r5, [r3, #0]
    VICIntSelect = 0;
    1534:	4b0b      	ldr	r3, [pc, #44]	; (1564 <init_VIC+0x40>)
    1536:	480c      	ldr	r0, [pc, #48]	; (1568 <init_VIC+0x44>)

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    1538:	4e0c      	ldr	r6, [pc, #48]	; (156c <init_VIC+0x48>)
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    VICVectAddr = 0;
    VICIntSelect = 0;
    153a:	601d      	str	r5, [r3, #0]
    for ( i = 0; i < VIC_SIZE; i++ )
    {
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
		*vect_addr = 0x0;
		*vect_cntl = 0xF;
    153c:	240f      	movs	r4, #15
    DWORD *vect_addr, *vect_cntl;
   	
    /* initialize VIC*/
    VICIntEnClr = 0xffffffff;
    VICVectAddr = 0;
    VICIntSelect = 0;
    153e:	33f4      	adds	r3, #244	; 0xf4
    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    {
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
		*vect_addr = 0x0;
    1540:	1c19      	adds	r1, r3, #0
    1542:	c120      	stmia	r1!, {r5}
		*vect_cntl = 0xF;
    1544:	1c02      	adds	r2, r0, #0
    1546:	c210      	stmia	r2!, {r4}
    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    {
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + i*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
		*vect_addr = 0x0;
    1548:	605d      	str	r5, [r3, #4]
    154a:	1d0b      	adds	r3, r1, #4
		*vect_cntl = 0xF;
    154c:	6044      	str	r4, [r0, #4]
    154e:	1d10      	adds	r0, r2, #4
    VICIntEnClr = 0xffffffff;
    VICVectAddr = 0;
    VICIntSelect = 0;

    /* set all the vector and vector control register to 0 */
    for ( i = 0; i < VIC_SIZE; i++ )
    1550:	42b3      	cmp	r3, r6
    1552:	d1f5      	bne.n	1540 <init_VIC+0x1c>
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + i*4);
		*vect_addr = 0x0;
		*vect_cntl = 0xF;
    }
    return;
}
    1554:	bc70      	pop	{r4, r5, r6}
    1556:	bc01      	pop	{r0}
    1558:	4700      	bx	r0
    155a:	46c0      	nop			; (mov r8, r8)
    155c:	fffff014 	.word	0xfffff014
    1560:	ffffff00 	.word	0xffffff00
    1564:	fffff00c 	.word	0xfffff00c
    1568:	fffff200 	.word	0xfffff200
    156c:	fffff180 	.word	0xfffff180

00001570 <install_irq>:
**						interrupt priority
** Returned value:		true or false, return false if IntNum is out of range
** 
******************************************************************************/
DWORD install_irq( DWORD IntNumber, void *HandlerAddr, DWORD Priority )
{
    1570:	b570      	push	{r4, r5, r6, lr}
    DWORD *vect_addr;
    DWORD *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    1572:	2401      	movs	r4, #1
    1574:	4b0a      	ldr	r3, [pc, #40]	; (15a0 <install_irq+0x30>)
    1576:	1c25      	adds	r5, r4, #0
    1578:	4085      	lsls	r5, r0
    157a:	601d      	str	r5, [r3, #0]
    if ( IntNumber >= VIC_SIZE )
    {
		return ( FALSE );
    157c:	2300      	movs	r3, #0
{
    DWORD *vect_addr;
    DWORD *vect_cntl;
      
    VICIntEnClr = 1 << IntNumber;	/* Disable Interrupt */
    if ( IntNumber >= VIC_SIZE )
    157e:	281f      	cmp	r0, #31
    1580:	d80a      	bhi.n	1598 <install_irq+0x28>
		return ( FALSE );
    }
    else
    {
		/* find first un-assigned VIC address for the handler */
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + IntNumber*4);
    1582:	4e08      	ldr	r6, [pc, #32]	; (15a4 <install_irq+0x34>)
    1584:	1983      	adds	r3, r0, r6
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + IntNumber*4);
		*vect_addr = (DWORD)HandlerAddr;	/* set interrupt vector */
    1586:	009e      	lsls	r6, r3, #2
    }
    else
    {
		/* find first un-assigned VIC address for the handler */
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + IntNumber*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + IntNumber*4);
    1588:	4b07      	ldr	r3, [pc, #28]	; (15a8 <install_irq+0x38>)
		*vect_addr = (DWORD)HandlerAddr;	/* set interrupt vector */
    158a:	6031      	str	r1, [r6, #0]
    }
    else
    {
		/* find first un-assigned VIC address for the handler */
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + IntNumber*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + IntNumber*4);
    158c:	18c6      	adds	r6, r0, r3
		*vect_addr = (DWORD)HandlerAddr;	/* set interrupt vector */
		*vect_cntl = Priority;
		VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    158e:	4807      	ldr	r0, [pc, #28]	; (15ac <install_irq+0x3c>)
    {
		/* find first un-assigned VIC address for the handler */
		vect_addr = (DWORD *)(VIC_BASE_ADDR + VECT_ADDR_INDEX + IntNumber*4);
		vect_cntl = (DWORD *)(VIC_BASE_ADDR + VECT_CNTL_INDEX + IntNumber*4);
		*vect_addr = (DWORD)HandlerAddr;	/* set interrupt vector */
		*vect_cntl = Priority;
    1590:	00b1      	lsls	r1, r6, #2
    1592:	600a      	str	r2, [r1, #0]
		VICIntEnable = 1 << IntNumber;	/* Enable Interrupt */
    1594:	6005      	str	r5, [r0, #0]
		return( TRUE );
    1596:	1c23      	adds	r3, r4, #0
    }
}
    1598:	1c18      	adds	r0, r3, #0
    159a:	bc70      	pop	{r4, r5, r6}
    159c:	bc02      	pop	{r1}
    159e:	4708      	bx	r1
    15a0:	fffff014 	.word	0xfffff014
    15a4:	3ffffc40 	.word	0x3ffffc40
    15a8:	3ffffc80 	.word	0x3ffffc80
    15ac:	fffff010 	.word	0xfffff010

000015b0 <RTCInit>:
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
DWORD RTCInit( void )
{
    15b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    15b2:	4657      	mov	r7, sl
    15b4:	464e      	mov	r6, r9
    15b6:	4645      	mov	r5, r8
    15b8:	b4e0      	push	{r5, r6, r7}
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
    15ba:	4d2d      	ldr	r5, [pc, #180]	; (1670 <RTCInit+0xc0>)
    15bc:	2200      	movs	r2, #0
    15be:	602a      	str	r2, [r5, #0]
	RTC_CIIR = 0;
	RTC_CCR = 0;
	RTC_CCR = CCR_CLKSRC ;
	RTC_PREINT = PREINT_RTC;
    15c0:	21e4      	movs	r1, #228	; 0xe4
*****************************************************************************/
DWORD RTCInit( void )
{
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
	RTC_CIIR = 0;
    15c2:	3d04      	subs	r5, #4
	RTC_CCR = 0;
	RTC_CCR = CCR_CLKSRC ;
	RTC_PREINT = PREINT_RTC;
    15c4:	4e2b      	ldr	r6, [pc, #172]	; (1674 <RTCInit+0xc4>)
	RTC_PREFRAC = PREFRAC_RTC;
    15c6:	4f2c      	ldr	r7, [pc, #176]	; (1678 <RTCInit+0xc8>)
*****************************************************************************/
DWORD RTCInit( void )
{
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
	RTC_CIIR = 0;
    15c8:	602a      	str	r2, [r5, #0]
	RTC_CCR = 0;
	RTC_CCR = CCR_CLKSRC ;
	RTC_PREINT = PREINT_RTC;
    15ca:	004b      	lsls	r3, r1, #1
DWORD RTCInit( void )
{
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
	RTC_CIIR = 0;
	RTC_CCR = 0;
    15cc:	3d04      	subs	r5, #4
	RTC_CCR = CCR_CLKSRC ;
    15ce:	2410      	movs	r4, #16
DWORD RTCInit( void )
{
	/*--- Initialize registers ---*/    
	RTC_AMR = 0;
	RTC_CIIR = 0;
	RTC_CCR = 0;
    15d0:	602a      	str	r2, [r5, #0]
	RTC_CCR = CCR_CLKSRC ;
    15d2:	602c      	str	r4, [r5, #0]
	RTC_PREINT = PREINT_RTC;
    15d4:	6033      	str	r3, [r6, #0]
	RTC_PREFRAC = PREFRAC_RTC;
    15d6:	6077      	str	r7, [r6, #4]
** 
*****************************************************************************/
void RTCStart( void ) 
{
  /*--- Start RTC counters ---*/
  RTC_CCR |= CCR_CLKEN;
    15d8:	6828      	ldr	r0, [r5, #0]
    15da:	2401      	movs	r4, #1
    15dc:	4320      	orrs	r0, r4
    15de:	6028      	str	r0, [r5, #0]
  RTC_ILR = ILR_RTCCIF;
    15e0:	3d08      	subs	r5, #8
    15e2:	602c      	str	r4, [r5, #0]
	RTC_PREINT = PREINT_RTC;
	RTC_PREFRAC = PREFRAC_RTC;

	RTCStart(); 

	if(RTC_CONF_STAT != CONF_COMPLETED){
    15e4:	4825      	ldr	r0, [pc, #148]	; (167c <RTCInit+0xcc>)
    15e6:	4926      	ldr	r1, [pc, #152]	; (1680 <RTCInit+0xd0>)
    15e8:	6803      	ldr	r3, [r0, #0]
    15ea:	468a      	mov	sl, r1
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
DWORD RTCInit( void )
{
    15ec:	b088      	sub	sp, #32
	RTC_PREINT = PREINT_RTC;
	RTC_PREFRAC = PREFRAC_RTC;

	RTCStart(); 

	if(RTC_CONF_STAT != CONF_COMPLETED){
    15ee:	4553      	cmp	r3, sl
    15f0:	d034      	beq.n	165c <RTCInit+0xac>
		/* if RTC was not cofigured then set to 
		    2009/07/29 23:43:00 */
		RTC_SEC   = 0;
    15f2:	4f24      	ldr	r7, [pc, #144]	; (1684 <RTCInit+0xd4>)
		RTC_MIN   = 43;
    15f4:	4e24      	ldr	r6, [pc, #144]	; (1688 <RTCInit+0xd8>)
    15f6:	232b      	movs	r3, #43	; 0x2b
		RTC_HOUR  = 23;
    15f8:	4d24      	ldr	r5, [pc, #144]	; (168c <RTCInit+0xdc>)
	RTCStart(); 

	if(RTC_CONF_STAT != CONF_COMPLETED){
		/* if RTC was not cofigured then set to 
		    2009/07/29 23:43:00 */
		RTC_SEC   = 0;
    15fa:	603a      	str	r2, [r7, #0]
		RTC_MIN   = 43;
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
    15fc:	4924      	ldr	r1, [pc, #144]	; (1690 <RTCInit+0xe0>)

	if(RTC_CONF_STAT != CONF_COMPLETED){
		/* if RTC was not cofigured then set to 
		    2009/07/29 23:43:00 */
		RTC_SEC   = 0;
		RTC_MIN   = 43;
    15fe:	6033      	str	r3, [r6, #0]
		RTC_HOUR  = 23;
    1600:	3b14      	subs	r3, #20
    1602:	602b      	str	r3, [r5, #0]
		RTC_DOM   = 29;
		RTC_MONTH = 7;
    1604:	4a23      	ldr	r2, [pc, #140]	; (1694 <RTCInit+0xe4>)
		/* if RTC was not cofigured then set to 
		    2009/07/29 23:43:00 */
		RTC_SEC   = 0;
		RTC_MIN   = 43;
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
    1606:	3306      	adds	r3, #6
    1608:	600b      	str	r3, [r1, #0]
		RTC_MONTH = 7;
    160a:	3b16      	subs	r3, #22
    160c:	6013      	str	r3, [r2, #0]
		RTC_YEAR  = 2009;    
    160e:	4c22      	ldr	r4, [pc, #136]	; (1698 <RTCInit+0xe8>)
    1610:	4b22      	ldr	r3, [pc, #136]	; (169c <RTCInit+0xec>)
    1612:	601c      	str	r4, [r3, #0]
*****************************************************************************/
RTCTime RTCGetTime( void ) 
{
  RTCTime LocalTime;
    
  LocalTime.RTC_Sec = RTC_SEC;
    1614:	683f      	ldr	r7, [r7, #0]
  LocalTime.RTC_Min = RTC_MIN;
    1616:	6836      	ldr	r6, [r6, #0]
  LocalTime.RTC_Hour = RTC_HOUR;
    1618:	682d      	ldr	r5, [r5, #0]
  LocalTime.RTC_Mday = RTC_DOM;
    161a:	6809      	ldr	r1, [r1, #0]
    161c:	4689      	mov	r9, r1
  LocalTime.RTC_Wday = RTC_DOW;
    161e:	4920      	ldr	r1, [pc, #128]	; (16a0 <RTCInit+0xf0>)
RTCTime RTCGetTime( void ) 
{
  RTCTime LocalTime;
    
  LocalTime.RTC_Sec = RTC_SEC;
  LocalTime.RTC_Min = RTC_MIN;
    1620:	46b4      	mov	ip, r6
  LocalTime.RTC_Hour = RTC_HOUR;
    1622:	46a8      	mov	r8, r5
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
  LocalTime.RTC_Yday = RTC_DOY;
  LocalTime.RTC_Mon = RTC_MONTH;
  LocalTime.RTC_Year = RTC_YEAR;
    1624:	4664      	mov	r4, ip
    
  LocalTime.RTC_Sec = RTC_SEC;
  LocalTime.RTC_Min = RTC_MIN;
  LocalTime.RTC_Hour = RTC_HOUR;
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
    1626:	680d      	ldr	r5, [r1, #0]
  LocalTime.RTC_Yday = RTC_DOY;
    1628:	3104      	adds	r1, #4
    162a:	6809      	ldr	r1, [r1, #0]
  LocalTime.RTC_Mon = RTC_MONTH;
    162c:	6816      	ldr	r6, [r2, #0]
  LocalTime.RTC_Year = RTC_YEAR;
    162e:	681a      	ldr	r2, [r3, #0]
    1630:	9401      	str	r4, [sp, #4]
    1632:	4644      	mov	r4, r8
    1634:	9402      	str	r4, [sp, #8]
    1636:	9506      	str	r5, [sp, #24]
    1638:	464c      	mov	r4, r9
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
		RTC_MONTH = 7;
		RTC_YEAR  = 2009;    
		
		local_time = RTCGetTime();
    163a:	4d1a      	ldr	r5, [pc, #104]	; (16a4 <RTCInit+0xf4>)
  LocalTime.RTC_Hour = RTC_HOUR;
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
  LocalTime.RTC_Yday = RTC_DOY;
  LocalTime.RTC_Mon = RTC_MONTH;
  LocalTime.RTC_Year = RTC_YEAR;
    163c:	9700      	str	r7, [sp, #0]
    163e:	9604      	str	r6, [sp, #16]
    1640:	9205      	str	r2, [sp, #20]
    1642:	9107      	str	r1, [sp, #28]
    1644:	9403      	str	r4, [sp, #12]
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
		RTC_MONTH = 7;
		RTC_YEAR  = 2009;    
		
		local_time = RTCGetTime();
    1646:	1c2f      	adds	r7, r5, #0
  LocalTime.RTC_Hour = RTC_HOUR;
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
  LocalTime.RTC_Yday = RTC_DOY;
  LocalTime.RTC_Mon = RTC_MONTH;
  LocalTime.RTC_Year = RTC_YEAR;
    1648:	466b      	mov	r3, sp
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
		RTC_MONTH = 7;
		RTC_YEAR  = 2009;    
		
		local_time = RTCGetTime();
    164a:	cb70      	ldmia	r3!, {r4, r5, r6}
    164c:	c770      	stmia	r7!, {r4, r5, r6}
    164e:	1c3a      	adds	r2, r7, #0
    1650:	cb70      	ldmia	r3!, {r4, r5, r6}
    1652:	c270      	stmia	r2!, {r4, r5, r6}
		
		RTC_CONF_STAT = CONF_COMPLETED;
    1654:	4651      	mov	r1, sl
		RTC_HOUR  = 23;
		RTC_DOM   = 29;
		RTC_MONTH = 7;
		RTC_YEAR  = 2009;    
		
		local_time = RTCGetTime();
    1656:	cb60      	ldmia	r3!, {r5, r6}
    1658:	c260      	stmia	r2!, {r5, r6}
		
		RTC_CONF_STAT = CONF_COMPLETED;
    165a:	6001      	str	r1, [r0, #0]
	}

	return (TRUE);
}
    165c:	b008      	add	sp, #32
    165e:	2001      	movs	r0, #1
    1660:	bc1c      	pop	{r2, r3, r4}
    1662:	4690      	mov	r8, r2
    1664:	4699      	mov	r9, r3
    1666:	46a2      	mov	sl, r4
    1668:	bcf0      	pop	{r4, r5, r6, r7}
    166a:	bc02      	pop	{r1}
    166c:	4708      	bx	r1
    166e:	46c0      	nop			; (mov r8, r8)
    1670:	e0024010 	.word	0xe0024010
    1674:	e0024080 	.word	0xe0024080
    1678:	000061c0 	.word	0x000061c0
    167c:	e0084004 	.word	0xe0084004
    1680:	a5a5a5a5 	.word	0xa5a5a5a5
    1684:	e0024020 	.word	0xe0024020
    1688:	e0024024 	.word	0xe0024024
    168c:	e0024028 	.word	0xe0024028
    1690:	e002402c 	.word	0xe002402c
    1694:	e0024038 	.word	0xe0024038
    1698:	000007d9 	.word	0x000007d9
    169c:	e002403c 	.word	0xe002403c
    16a0:	e0024030 	.word	0xe0024030
    16a4:	4000098c 	.word	0x4000098c

000016a8 <RTCStart>:
** 
*****************************************************************************/
void RTCStart( void ) 
{
  /*--- Start RTC counters ---*/
  RTC_CCR |= CCR_CLKEN;
    16a8:	4a03      	ldr	r2, [pc, #12]	; (16b8 <RTCStart+0x10>)
    16aa:	6811      	ldr	r1, [r2, #0]
    16ac:	2301      	movs	r3, #1
    16ae:	4319      	orrs	r1, r3
    16b0:	6011      	str	r1, [r2, #0]
  RTC_ILR = ILR_RTCCIF;
    16b2:	3a08      	subs	r2, #8
    16b4:	6013      	str	r3, [r2, #0]
  return;
}
    16b6:	4770      	bx	lr
    16b8:	e0024008 	.word	0xe0024008

000016bc <RTCStop>:
** 
*****************************************************************************/
void RTCStop( void )
{   
  /*--- Stop RTC counters ---*/
  RTC_CCR &= ~CCR_CLKEN;
    16bc:	4b02      	ldr	r3, [pc, #8]	; (16c8 <RTCStop+0xc>)
    16be:	681a      	ldr	r2, [r3, #0]
    16c0:	2101      	movs	r1, #1
    16c2:	438a      	bics	r2, r1
    16c4:	601a      	str	r2, [r3, #0]
  return;
} 
    16c6:	4770      	bx	lr
    16c8:	e0024008 	.word	0xe0024008

000016cc <RTC_CTCReset>:
** 
*****************************************************************************/
void RTC_CTCReset( void )
{   
  /*--- Reset CTC ---*/
  RTC_CCR |= CCR_CTCRST;
    16cc:	4b02      	ldr	r3, [pc, #8]	; (16d8 <RTC_CTCReset+0xc>)
    16ce:	681a      	ldr	r2, [r3, #0]
    16d0:	2102      	movs	r1, #2
    16d2:	430a      	orrs	r2, r1
    16d4:	601a      	str	r2, [r3, #0]
  return;
}
    16d6:	4770      	bx	lr
    16d8:	e0024008 	.word	0xe0024008

000016dc <RTCSetTime>:
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void RTCSetTime( RTCTime Time ) 
{
    16dc:	b084      	sub	sp, #16
    16de:	b510      	push	{r4, lr}
    16e0:	9305      	str	r3, [sp, #20]
  RTC_SEC   = Time.RTC_Sec;
    16e2:	4b0b      	ldr	r3, [pc, #44]	; (1710 <RTCSetTime+0x34>)
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void RTCSetTime( RTCTime Time ) 
{
    16e4:	9204      	str	r2, [sp, #16]
    16e6:	9002      	str	r0, [sp, #8]
    16e8:	9103      	str	r1, [sp, #12]
  RTC_SEC   = Time.RTC_Sec;
    16ea:	6018      	str	r0, [r3, #0]
  RTC_MIN   = Time.RTC_Min;
    16ec:	9903      	ldr	r1, [sp, #12]
    16ee:	6059      	str	r1, [r3, #4]
  RTC_HOUR  = Time.RTC_Hour;
    16f0:	9804      	ldr	r0, [sp, #16]
    16f2:	6098      	str	r0, [r3, #8]
  RTC_DOM   = Time.RTC_Mday;
    16f4:	9a05      	ldr	r2, [sp, #20]
    16f6:	60da      	str	r2, [r3, #12]
  RTC_DOW   = Time.RTC_Wday;
    16f8:	9c08      	ldr	r4, [sp, #32]
    16fa:	611c      	str	r4, [r3, #16]
  RTC_DOY   = Time.RTC_Yday;
    16fc:	9909      	ldr	r1, [sp, #36]	; 0x24
    16fe:	6159      	str	r1, [r3, #20]
  RTC_MONTH = Time.RTC_Mon;
    1700:	9806      	ldr	r0, [sp, #24]
    1702:	6198      	str	r0, [r3, #24]
  RTC_YEAR  = Time.RTC_Year;    
    1704:	9a07      	ldr	r2, [sp, #28]
    1706:	61da      	str	r2, [r3, #28]
  return;
}
    1708:	bc10      	pop	{r4}
    170a:	bc08      	pop	{r3}
    170c:	b004      	add	sp, #16
    170e:	4718      	bx	r3
    1710:	e0024020 	.word	0xe0024020

00001714 <RTCSetAlarm>:
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void RTCSetAlarm( RTCTime Alarm ) 
{   
    1714:	b084      	sub	sp, #16
    1716:	b510      	push	{r4, lr}
    1718:	9305      	str	r3, [sp, #20]
  RTC_ALSEC  = Alarm.RTC_Sec;
    171a:	4b0b      	ldr	r3, [pc, #44]	; (1748 <RTCSetAlarm+0x34>)
** parameters:			None
** Returned value:		None
** 
*****************************************************************************/
void RTCSetAlarm( RTCTime Alarm ) 
{   
    171c:	9204      	str	r2, [sp, #16]
    171e:	9002      	str	r0, [sp, #8]
    1720:	9103      	str	r1, [sp, #12]
  RTC_ALSEC  = Alarm.RTC_Sec;
    1722:	6018      	str	r0, [r3, #0]
  RTC_ALMIN  = Alarm.RTC_Min;
    1724:	9903      	ldr	r1, [sp, #12]
    1726:	6059      	str	r1, [r3, #4]
  RTC_ALHOUR = Alarm.RTC_Hour;
    1728:	9804      	ldr	r0, [sp, #16]
    172a:	6098      	str	r0, [r3, #8]
  RTC_ALDOM  = Alarm.RTC_Mday;
    172c:	9a05      	ldr	r2, [sp, #20]
    172e:	60da      	str	r2, [r3, #12]
  RTC_ALDOW  = Alarm.RTC_Wday;
    1730:	9c08      	ldr	r4, [sp, #32]
    1732:	611c      	str	r4, [r3, #16]
  RTC_ALDOY  = Alarm.RTC_Yday;
    1734:	9909      	ldr	r1, [sp, #36]	; 0x24
    1736:	6159      	str	r1, [r3, #20]
  RTC_ALMON  = Alarm.RTC_Mon;
    1738:	9806      	ldr	r0, [sp, #24]
    173a:	6198      	str	r0, [r3, #24]
  RTC_ALYEAR = Alarm.RTC_Year;    
    173c:	9a07      	ldr	r2, [sp, #28]
    173e:	61da      	str	r2, [r3, #28]
  return;
}
    1740:	bc10      	pop	{r4}
    1742:	bc08      	pop	{r3}
    1744:	b004      	add	sp, #16
    1746:	4718      	bx	r3
    1748:	e0024060 	.word	0xe0024060

0000174c <RTCGetTime>:
** parameters:			None
** Returned value:		The data structure of the RTC time table
** 
*****************************************************************************/
RTCTime RTCGetTime( void ) 
{
    174c:	b5f0      	push	{r4, r5, r6, r7, lr}
    174e:	4647      	mov	r7, r8
    1750:	b480      	push	{r7}
  RTCTime LocalTime;
    
  LocalTime.RTC_Sec = RTC_SEC;
    1752:	4a0f      	ldr	r2, [pc, #60]	; (1790 <RTCGetTime+0x44>)
    1754:	6813      	ldr	r3, [r2, #0]
    1756:	469c      	mov	ip, r3
  LocalTime.RTC_Min = RTC_MIN;
    1758:	4b0e      	ldr	r3, [pc, #56]	; (1794 <RTCGetTime+0x48>)
  LocalTime.RTC_Hour = RTC_HOUR;
  LocalTime.RTC_Mday = RTC_DOM;
  LocalTime.RTC_Wday = RTC_DOW;
  LocalTime.RTC_Yday = RTC_DOY;
  LocalTime.RTC_Mon = RTC_MONTH;
    175a:	490f      	ldr	r1, [pc, #60]	; (1798 <RTCGetTime+0x4c>)
RTCTime RTCGetTime( void ) 
{
  RTCTime LocalTime;
    
  LocalTime.RTC_Sec = RTC_SEC;
  LocalTime.RTC_Min = RTC_MIN;
    175c:	681f      	ldr	r7, [r3, #0]
  LocalTime.RTC_Hour = RTC_HOUR;
    175e:	685e      	ldr	r6, [r3, #4]
  LocalTime.RTC_Mday = RTC_DOM;
    1760:	689d      	ldr	r5, [r3, #8]
  LocalTime.RTC_Wday = RTC_DOW;
    1762:	68da      	ldr	r2, [r3, #12]
  LocalTime.RTC_Yday = RTC_DOY;
    1764:	3310      	adds	r3, #16
    1766:	681b      	ldr	r3, [r3, #0]
  LocalTime.RTC_Mon = RTC_MONTH;
    1768:	680c      	ldr	r4, [r1, #0]
  LocalTime.RTC_Year = RTC_YEAR;
    176a:	3104      	adds	r1, #4
    176c:	6809      	ldr	r1, [r1, #0]
    176e:	4688      	mov	r8, r1
    1770:	4661      	mov	r1, ip
    1772:	6001      	str	r1, [r0, #0]
    1774:	4641      	mov	r1, r8
    1776:	6047      	str	r7, [r0, #4]
    1778:	6086      	str	r6, [r0, #8]
    177a:	60c5      	str	r5, [r0, #12]
    177c:	6104      	str	r4, [r0, #16]
    177e:	6141      	str	r1, [r0, #20]
    1780:	6182      	str	r2, [r0, #24]
    1782:	61c3      	str	r3, [r0, #28]
  return ( LocalTime );    
}
    1784:	bc04      	pop	{r2}
    1786:	4690      	mov	r8, r2
    1788:	bcf0      	pop	{r4, r5, r6, r7}
    178a:	bc02      	pop	{r1}
    178c:	4708      	bx	r1
    178e:	46c0      	nop			; (mov r8, r8)
    1790:	e0024020 	.word	0xe0024020
    1794:	e0024024 	.word	0xe0024024
    1798:	e0024038 	.word	0xe0024038

0000179c <RTCSetAlarmMask>:
** 
*****************************************************************************/
void RTCSetAlarmMask( DWORD AlarmMask ) 
{
  /*--- Set alarm mask ---*/    
  RTC_AMR = AlarmMask;
    179c:	4b01      	ldr	r3, [pc, #4]	; (17a4 <RTCSetAlarmMask+0x8>)
    179e:	6018      	str	r0, [r3, #0]
  return;
}
    17a0:	4770      	bx	lr
    17a2:	46c0      	nop			; (mov r8, r8)
    17a4:	e0024010 	.word	0xe0024010

000017a8 <UARTInit>:
**						interrupt handler can't be installed to the 
**						VIC table
** 
*****************************************************************************/
DWORD UARTInit( DWORD PortNum, DWORD baudrate )
{
    17a8:	b538      	push	{r3, r4, r5, lr}
    DWORD Fdiv;

	if ( PortNum == 0 )
    17aa:	1e04      	subs	r4, r0, #0
    17ac:	d022      	beq.n	17f4 <UARTInit+0x4c>
    	}
    	U1IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
	}
	return( FALSE ); 
    17ae:	2000      	movs	r0, #0
    	}
    	U0IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
	}
	else if ( PortNum == 1 )
    17b0:	2c01      	cmp	r4, #1
    17b2:	d002      	beq.n	17ba <UARTInit+0x12>
    	U1IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
	}
	return( FALSE ); 
}
    17b4:	bc38      	pop	{r3, r4, r5}
    17b6:	bc02      	pop	{r1}
    17b8:	4708      	bx	r1
	else if ( PortNum == 1 )
	{
#if EA_BOARD_LPC24XX
		PINSEL7 |= 0x0000000F;	/* P3.16 TXD1, P3.17 RXD1 */
#else							/* Default is Keil MCB2300 board */							
		PINSEL0 |= 0x40000000;	/* Enable TxD1 P0.15 */
    17ba:	4b1a      	ldr	r3, [pc, #104]	; (1824 <UARTInit+0x7c>)
    17bc:	2580      	movs	r5, #128	; 0x80
    17be:	6818      	ldr	r0, [r3, #0]
    17c0:	05ea      	lsls	r2, r5, #23
    17c2:	4302      	orrs	r2, r0
    17c4:	601a      	str	r2, [r3, #0]
		PINSEL1 |= 0x00000001;	/* Enable RxD1 P0.16 */
    17c6:	685d      	ldr	r5, [r3, #4]
    17c8:	4325      	orrs	r5, r4
    17ca:	605d      	str	r5, [r3, #4]
#endif
    	U1LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    17cc:	4d16      	ldr	r5, [pc, #88]	; (1828 <UARTInit+0x80>)
    17ce:	2083      	movs	r0, #131	; 0x83
    17d0:	6028      	str	r0, [r5, #0]
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    17d2:	4816      	ldr	r0, [pc, #88]	; (182c <UARTInit+0x84>)
    17d4:	f00c fc3e 	bl	e054 <____aeabi_uidiv_from_thumb>
    	U1DLM = Fdiv / 256;							
    17d8:	4b15      	ldr	r3, [pc, #84]	; (1830 <UARTInit+0x88>)
    17da:	0a01      	lsrs	r1, r0, #8
    17dc:	6019      	str	r1, [r3, #0]
    	U1DLL = Fdiv % 256;
    17de:	22ff      	movs	r2, #255	; 0xff
    17e0:	4914      	ldr	r1, [pc, #80]	; (1834 <UARTInit+0x8c>)
    17e2:	4010      	ands	r0, r2
		U1LCR = 0x03;		/* DLAB = 0 */
    	U1FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    17e4:	4a14      	ldr	r2, [pc, #80]	; (1838 <UARTInit+0x90>)
		PINSEL1 |= 0x00000001;	/* Enable RxD1 P0.16 */
#endif
    	U1LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U1DLM = Fdiv / 256;							
    	U1DLL = Fdiv % 256;
    17e6:	6008      	str	r0, [r1, #0]
		U1LCR = 0x03;		/* DLAB = 0 */
    17e8:	2303      	movs	r3, #3
    	U1FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    17ea:	2107      	movs	r1, #7
#endif
    	U1LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U1DLM = Fdiv / 256;							
    	U1DLL = Fdiv % 256;
		U1LCR = 0x03;		/* DLAB = 0 */
    17ec:	602b      	str	r3, [r5, #0]
    	{
			return (FALSE);
    	}
    	U1IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
    17ee:	1c20      	adds	r0, r4, #0
    	U1LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U1DLM = Fdiv / 256;							
    	U1DLL = Fdiv % 256;
		U1LCR = 0x03;		/* DLAB = 0 */
    	U1FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    17f0:	6011      	str	r1, [r2, #0]
    	{
			return (FALSE);
    	}
    	U1IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
    17f2:	e7df      	b.n	17b4 <UARTInit+0xc>
{
    DWORD Fdiv;

	if ( PortNum == 0 )
	{
		PINSEL0 = 0x00000050;       /* RxD0 and TxD0 */
    17f4:	4d0b      	ldr	r5, [pc, #44]	; (1824 <UARTInit+0x7c>)
    17f6:	2450      	movs	r4, #80	; 0x50
    17f8:	602c      	str	r4, [r5, #0]

    	U0LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    17fa:	4c10      	ldr	r4, [pc, #64]	; (183c <UARTInit+0x94>)
    17fc:	2083      	movs	r0, #131	; 0x83
    17fe:	6020      	str	r0, [r4, #0]
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    1800:	480a      	ldr	r0, [pc, #40]	; (182c <UARTInit+0x84>)
    1802:	f00c fc27 	bl	e054 <____aeabi_uidiv_from_thumb>
    	U0DLM = Fdiv / 256;							
    1806:	4b0e      	ldr	r3, [pc, #56]	; (1840 <UARTInit+0x98>)
    1808:	0a02      	lsrs	r2, r0, #8
    	U0DLL = Fdiv % 256;
    180a:	25ff      	movs	r5, #255	; 0xff
    180c:	490d      	ldr	r1, [pc, #52]	; (1844 <UARTInit+0x9c>)
	{
		PINSEL0 = 0x00000050;       /* RxD0 and TxD0 */

    	U0LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U0DLM = Fdiv / 256;							
    180e:	601a      	str	r2, [r3, #0]
    	U0DLL = Fdiv % 256;
    1810:	4028      	ands	r0, r5
		U0LCR = 0x03;		/* DLAB = 0 */
    	U0FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    1812:	4b0d      	ldr	r3, [pc, #52]	; (1848 <UARTInit+0xa0>)
		PINSEL0 = 0x00000050;       /* RxD0 and TxD0 */

    	U0LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U0DLM = Fdiv / 256;							
    	U0DLL = Fdiv % 256;
    1814:	6008      	str	r0, [r1, #0]
		U0LCR = 0x03;		/* DLAB = 0 */
    	U0FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    1816:	2207      	movs	r2, #7

    	U0LCR = 0x83;		/* 8 bits, no Parity, 1 Stop bit */
    	Fdiv = ( Fpclk / 16 ) / baudrate ;	/*baud rate */
    	U0DLM = Fdiv / 256;							
    	U0DLL = Fdiv % 256;
		U0LCR = 0x03;		/* DLAB = 0 */
    1818:	2003      	movs	r0, #3
    181a:	6020      	str	r0, [r4, #0]
    	U0FCR = 0x07;		/* Enable and reset TX and RX FIFO. */
    181c:	601a      	str	r2, [r3, #0]
    	{
			return (FALSE);
    	}
    	U0IER = IER_RBR | IER_THRE | IER_RLS;	/* Enable UART0 interrupt */
#endif
    	return (TRUE);
    181e:	2001      	movs	r0, #1
    1820:	e7c8      	b.n	17b4 <UARTInit+0xc>
    1822:	46c0      	nop			; (mov r8, r8)
    1824:	e002c000 	.word	0xe002c000
    1828:	e001000c 	.word	0xe001000c
    182c:	00225510 	.word	0x00225510
    1830:	e0010004 	.word	0xe0010004
    1834:	e0010000 	.word	0xe0010000
    1838:	e0010008 	.word	0xe0010008
    183c:	e000c00c 	.word	0xe000c00c
    1840:	e000c004 	.word	0xe000c004
    1844:	e000c000 	.word	0xe000c000
    1848:	e000c008 	.word	0xe000c008

0000184c <UARTPutch>:
** parameters:			portNum, charactor
** Returned value:		None
** 
*****************************************************************************/
void UARTPutch( DWORD portNum, BYTE charactor)
{
    184c:	b500      	push	{lr}
	if ( portNum == 0 )
    184e:	2800      	cmp	r0, #0
    1850:	d108      	bne.n	1864 <UARTPutch+0x18>
		if (charactor== '\n') {
		while (!(U0LSR & 0x20));
		U0THR = '\r';
		}
*/
		while (!(U0LSR & 0x20));
    1852:	4808      	ldr	r0, [pc, #32]	; (1874 <UARTPutch+0x28>)
    1854:	2220      	movs	r2, #32
    1856:	6803      	ldr	r3, [r0, #0]
    1858:	4213      	tst	r3, r2
    185a:	d0fc      	beq.n	1856 <UARTPutch+0xa>
		U0THR = charactor;
    185c:	4806      	ldr	r0, [pc, #24]	; (1878 <UARTPutch+0x2c>)
    185e:	6001      	str	r1, [r0, #0]
		while (!(U1LSR & 0x20));
		U1THR = charactor;
#endif
	}
    return;
}
    1860:	bc01      	pop	{r0}
    1862:	4700      	bx	r0
		if (charactor== '\n') {
		while (!(U1LSR & 0x20));
		U1THR = '\r';
		}
*/
		while (!(U1LSR & 0x20));
    1864:	4805      	ldr	r0, [pc, #20]	; (187c <UARTPutch+0x30>)
    1866:	2220      	movs	r2, #32
    1868:	6803      	ldr	r3, [r0, #0]
    186a:	4213      	tst	r3, r2
    186c:	d0fc      	beq.n	1868 <UARTPutch+0x1c>
		U1THR = charactor;
    186e:	4a04      	ldr	r2, [pc, #16]	; (1880 <UARTPutch+0x34>)
    1870:	6011      	str	r1, [r2, #0]
    1872:	e7f5      	b.n	1860 <UARTPutch+0x14>
    1874:	e000c014 	.word	0xe000c014
    1878:	e000c000 	.word	0xe000c000
    187c:	e0010014 	.word	0xe0010014
    1880:	e0010000 	.word	0xe0010000

00001884 <UARTGetch>:
** parameters:			portNum, charactor
** Returned value:		None
** 
*****************************************************************************/
char UARTGetch (DWORD portNum)
{
    1884:	b500      	push	{lr}
#ifdef BUFFERING_UART
    int c;
#endif
	if ( portNum == 0 )
    1886:	2800      	cmp	r0, #0
    1888:	d10a      	bne.n	18a0 <UARTGetch+0x1c>
		}
		else {
			return FALSE;
		}
#else
		while (!(U0LSR & 0x01));
    188a:	490a      	ldr	r1, [pc, #40]	; (18b4 <UARTGetch+0x30>)
    188c:	2201      	movs	r2, #1
    188e:	680b      	ldr	r3, [r1, #0]
    1890:	4213      	tst	r3, r2
    1892:	d0fc      	beq.n	188e <UARTGetch+0xa>
		return (U0RBR);
    1894:	4a08      	ldr	r2, [pc, #32]	; (18b8 <UARTGetch+0x34>)
    1896:	6811      	ldr	r1, [r2, #0]
    1898:	0608      	lsls	r0, r1, #24
    189a:	0e00      	lsrs	r0, r0, #24
#else
		while (!(U1LSR & 0x01));
		return (U1RBR);
#endif
	}
}
    189c:	bc02      	pop	{r1}
    189e:	4708      	bx	r1
		}
		else {
			return FALSE;
		}
#else
		while (!(U1LSR & 0x01));
    18a0:	4906      	ldr	r1, [pc, #24]	; (18bc <UARTGetch+0x38>)
    18a2:	2201      	movs	r2, #1
    18a4:	680b      	ldr	r3, [r1, #0]
    18a6:	4213      	tst	r3, r2
    18a8:	d0fc      	beq.n	18a4 <UARTGetch+0x20>
		return (U1RBR);
    18aa:	4a05      	ldr	r2, [pc, #20]	; (18c0 <UARTGetch+0x3c>)
    18ac:	6811      	ldr	r1, [r2, #0]
    18ae:	0608      	lsls	r0, r1, #24
    18b0:	0e00      	lsrs	r0, r0, #24
    18b2:	e7f3      	b.n	189c <UARTGetch+0x18>
    18b4:	e000c014 	.word	0xe000c014
    18b8:	e000c000 	.word	0xe000c000
    18bc:	e0010014 	.word	0xe0010014
    18c0:	e0010000 	.word	0xe0010000

000018c4 <GPIOInit>:
**                  regular GPIO, direction, Mask
** Returned value:  None
**
*****************************************************************************/
void GPIOInit( DWORD PortNum, DWORD PortType, DWORD PortDir, DWORD Mask )
{
    18c4:	b530      	push	{r4, r5, lr}
	if ( (PortType == REGULAR_PORT) && ((PortNum == 0) || (PortNum == 1)) )
    18c6:	2501      	movs	r5, #1
    18c8:	2400      	movs	r4, #0
    18ca:	4285      	cmp	r5, r0
    18cc:	4164      	adcs	r4, r4
    18ce:	2902      	cmp	r1, #2
    18d0:	d110      	bne.n	18f4 <GPIOInit+0x30>
    18d2:	2c00      	cmp	r4, #0
    18d4:	d00e      	beq.n	18f4 <GPIOInit+0x30>
	{
		SCS &= ~GPIOM;    /* set GPIOx to use regular I/O */
    18d6:	4917      	ldr	r1, [pc, #92]	; (1934 <GPIOInit+0x70>)
    18d8:	680c      	ldr	r4, [r1, #0]
    18da:	43ac      	bics	r4, r5
    18dc:	600c      	str	r4, [r1, #0]
		if ( PortDir == DIR_OUT )
    18de:	42aa      	cmp	r2, r5
    18e0:	d015      	beq.n	190e <GPIOInit+0x4a>
				+ PortNum * REGULAR_PORT_DIR_INDEX)) |= Mask;
		}
		else
		{
			(*(volatile unsigned long *)(REGULAR_PORT_DIR_BASE
				+ PortNum * REGULAR_PORT_DIR_INDEX)) &= ~Mask;
    18e2:	4a15      	ldr	r2, [pc, #84]	; (1938 <GPIOInit+0x74>)
    18e4:	0105      	lsls	r5, r0, #4
    18e6:	18ac      	adds	r4, r5, r2
    18e8:	6820      	ldr	r0, [r4, #0]
    18ea:	4398      	bics	r0, r3
    18ec:	6020      	str	r0, [r4, #0]
			(*(volatile unsigned long *)(HS_PORT_DIR_BASE
				+ PortNum * HS_PORT_DIR_INDEX)) &= ~Mask;
		}
	}
	return;
}
    18ee:	bc30      	pop	{r4, r5}
    18f0:	bc01      	pop	{r0}
    18f2:	4700      	bx	r0
		{
			(*(volatile unsigned long *)(REGULAR_PORT_DIR_BASE
				+ PortNum * REGULAR_PORT_DIR_INDEX)) &= ~Mask;
		}
	}
	else if ( PortType == FAST_PORT )
    18f4:	2901      	cmp	r1, #1
    18f6:	d1fa      	bne.n	18ee <GPIOInit+0x2a>
	{
		if ( (PortNum == 0) || (PortNum == 1) )
    18f8:	2c00      	cmp	r4, #0
    18fa:	d10f      	bne.n	191c <GPIOInit+0x58>
		{
			SCS |= GPIOM; /* set GPIOx to use Fast I/O */
		}
		if ( PortDir == DIR_OUT )
    18fc:	2a01      	cmp	r2, #1
    18fe:	d012      	beq.n	1926 <GPIOInit+0x62>
				+ PortNum * HS_PORT_DIR_INDEX)) |= Mask;
		}
		else
		{
			(*(volatile unsigned long *)(HS_PORT_DIR_BASE
				+ PortNum * HS_PORT_DIR_INDEX)) &= ~Mask;
    1900:	4a0e      	ldr	r2, [pc, #56]	; (193c <GPIOInit+0x78>)
    1902:	1880      	adds	r0, r0, r2
    1904:	0145      	lsls	r5, r0, #5
    1906:	6829      	ldr	r1, [r5, #0]
    1908:	4399      	bics	r1, r3
    190a:	6029      	str	r1, [r5, #0]
    190c:	e7ef      	b.n	18ee <GPIOInit+0x2a>
	{
		SCS &= ~GPIOM;    /* set GPIOx to use regular I/O */
		if ( PortDir == DIR_OUT )
		{
			(*(volatile unsigned long *)(REGULAR_PORT_DIR_BASE
				+ PortNum * REGULAR_PORT_DIR_INDEX)) |= Mask;
    190e:	490a      	ldr	r1, [pc, #40]	; (1938 <GPIOInit+0x74>)
    1910:	0105      	lsls	r5, r0, #4
    1912:	1868      	adds	r0, r5, r1
    1914:	6802      	ldr	r2, [r0, #0]
    1916:	4313      	orrs	r3, r2
    1918:	6003      	str	r3, [r0, #0]
    191a:	e7e8      	b.n	18ee <GPIOInit+0x2a>
	}
	else if ( PortType == FAST_PORT )
	{
		if ( (PortNum == 0) || (PortNum == 1) )
		{
			SCS |= GPIOM; /* set GPIOx to use Fast I/O */
    191c:	4c05      	ldr	r4, [pc, #20]	; (1934 <GPIOInit+0x70>)
    191e:	6825      	ldr	r5, [r4, #0]
    1920:	4329      	orrs	r1, r5
    1922:	6021      	str	r1, [r4, #0]
    1924:	e7ea      	b.n	18fc <GPIOInit+0x38>
		}
		if ( PortDir == DIR_OUT )
		{
			(*(volatile unsigned long *)(HS_PORT_DIR_BASE
				+ PortNum * HS_PORT_DIR_INDEX)) |= Mask;
    1926:	4c05      	ldr	r4, [pc, #20]	; (193c <GPIOInit+0x78>)
    1928:	1902      	adds	r2, r0, r4
    192a:	0151      	lsls	r1, r2, #5
    192c:	6808      	ldr	r0, [r1, #0]
    192e:	4303      	orrs	r3, r0
    1930:	600b      	str	r3, [r1, #0]
    1932:	e7dc      	b.n	18ee <GPIOInit+0x2a>
    1934:	e01fc1a0 	.word	0xe01fc1a0
    1938:	e0028008 	.word	0xe0028008
    193c:	01fffe00 	.word	0x01fffe00

00001940 <__NOP>:
/*-----------------------------------------
		   Common Basis Functions
-------------------------------------------*/
inline void __NOP(void)
{
	__asm__ __volatile__("nop"); 
    1940:	46c0      	nop			; (mov r8, r8)
}
    1942:	4770      	bx	lr

00001944 <time_waste>:

void time_waste(volatile uint32_t dv)
{
    1944:	b500      	push	{lr}
    1946:	b085      	sub	sp, #20
    1948:	9001      	str	r0, [sp, #4]
	volatile uint32_t cnt;
	for (cnt=0; cnt<dv ; cnt++ ) { ; }
    194a:	2000      	movs	r0, #0
    194c:	9003      	str	r0, [sp, #12]
    194e:	9a03      	ldr	r2, [sp, #12]
    1950:	9b01      	ldr	r3, [sp, #4]
    1952:	429a      	cmp	r2, r3
    1954:	d206      	bcs.n	1964 <time_waste+0x20>
    1956:	9a03      	ldr	r2, [sp, #12]
    1958:	3201      	adds	r2, #1
    195a:	9203      	str	r2, [sp, #12]
    195c:	9903      	ldr	r1, [sp, #12]
    195e:	9b01      	ldr	r3, [sp, #4]
    1960:	4299      	cmp	r1, r3
    1962:	d3f8      	bcc.n	1956 <time_waste+0x12>
}
    1964:	b005      	add	sp, #20
    1966:	bc01      	pop	{r0}
    1968:	4700      	bx	r0
    196a:	46c0      	nop			; (mov r8, r8)

0000196c <_delay_us>:

void _delay_us(volatile uint32_t us)
{
    196c:	b500      	push	{lr}
    196e:	b083      	sub	sp, #12
    1970:	9001      	str	r0, [sp, #4]
    1972:	e005      	b.n	1980 <_delay_us+0x14>
/*-----------------------------------------
		   Common Basis Functions
-------------------------------------------*/
inline void __NOP(void)
{
	__asm__ __volatile__("nop"); 
    1974:	46c0      	nop			; (mov r8, r8)
    1976:	46c0      	nop			; (mov r8, r8)
    1978:	46c0      	nop			; (mov r8, r8)
    197a:	46c0      	nop			; (mov r8, r8)
    197c:	46c0      	nop			; (mov r8, r8)
    197e:	46c0      	nop			; (mov r8, r8)
	for (cnt=0; cnt<dv ; cnt++ ) { ; }
}

void _delay_us(volatile uint32_t us)
{
	while(--us) { __NOP();__NOP();__NOP();__NOP();__NOP();__NOP();}
    1980:	9801      	ldr	r0, [sp, #4]
    1982:	3801      	subs	r0, #1
    1984:	9001      	str	r0, [sp, #4]
    1986:	9b01      	ldr	r3, [sp, #4]
    1988:	2b00      	cmp	r3, #0
    198a:	d1f3      	bne.n	1974 <_delay_us+0x8>
}
    198c:	b003      	add	sp, #12
    198e:	bc01      	pop	{r0}
    1990:	4700      	bx	r0
    1992:	46c0      	nop			; (mov r8, r8)

00001994 <dump>:

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
{
    1994:	b5f0      	push	{r4, r5, r6, r7, lr}
    1996:	465f      	mov	r7, fp
    1998:	4656      	mov	r6, sl
    199a:	464d      	mov	r5, r9
    199c:	4644      	mov	r4, r8
    199e:	b4f0      	push	{r4, r5, r6, r7}
    19a0:	b087      	sub	sp, #28
	uint8_t *ad,data[16];
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
    19a2:	090a      	lsrs	r2, r1, #4

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
{
    19a4:	1c04      	adds	r4, r0, #0
	uint8_t *ad,data[16];
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
    19a6:	9201      	str	r2, [sp, #4]
    19a8:	070b      	lsls	r3, r1, #28
    19aa:	d001      	beq.n	19b0 <dump+0x1c>
    19ac:	3201      	adds	r2, #1
    19ae:	9201      	str	r2, [sp, #4]
	DBG_print("\n");
    19b0:	200a      	movs	r0, #10
    19b2:	f003 feef 	bl	5794 <putchar>
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
    19b6:	9a01      	ldr	r2, [sp, #4]
    19b8:	2a00      	cmp	r2, #0
    19ba:	dc00      	bgt.n	19be <dump+0x2a>
    19bc:	e0f9      	b.n	1bb2 <dump+0x21e>
    19be:	2300      	movs	r3, #0
    19c0:	4ab9      	ldr	r2, [pc, #740]	; (1ca8 <dump+0x314>)
    19c2:	9300      	str	r3, [sp, #0]
#endif

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
    19c4:	3318      	adds	r3, #24
	uint8_t *ad,data[16];
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
    19c6:	46a0      	mov	r8, r4
    19c8:	4691      	mov	r9, r2
#endif

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
    19ca:	446b      	add	r3, sp
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    19cc:	222e      	movs	r2, #46	; 0x2e
    19ce:	4cb7      	ldr	r4, [pc, #732]	; (1cac <dump+0x318>)
    19d0:	af02      	add	r7, sp, #8
#endif

/*-----------------------------------------
		Support Functions via STDIO
-------------------------------------------*/
void dump(uint32_t adr,uint32_t size)
    19d2:	469a      	mov	sl, r3
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    19d4:	4693      	mov	fp, r2
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
    19d6:	4641      	mov	r1, r8
    19d8:	48b5      	ldr	r0, [pc, #724]	; (1cb0 <dump+0x31c>)
    19da:	f003 fec1 	bl	5760 <printf>
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
    19de:	4643      	mov	r3, r8
    19e0:	7819      	ldrb	r1, [r3, #0]
    19e2:	4648      	mov	r0, r9
    19e4:	7039      	strb	r1, [r7, #0]
    19e6:	f003 febb 	bl	5760 <printf>
    19ea:	4642      	mov	r2, r8
    19ec:	7851      	ldrb	r1, [r2, #1]
    19ee:	4648      	mov	r0, r9
    19f0:	7079      	strb	r1, [r7, #1]
    19f2:	f003 feb5 	bl	5760 <printf>
    19f6:	4643      	mov	r3, r8
    19f8:	7899      	ldrb	r1, [r3, #2]
    19fa:	4648      	mov	r0, r9
    19fc:	70b9      	strb	r1, [r7, #2]
    19fe:	f003 feaf 	bl	5760 <printf>
    1a02:	4642      	mov	r2, r8
    1a04:	78d1      	ldrb	r1, [r2, #3]
    1a06:	4648      	mov	r0, r9
    1a08:	70f9      	strb	r1, [r7, #3]
    1a0a:	f003 fea9 	bl	5760 <printf>
    1a0e:	4643      	mov	r3, r8
    1a10:	7919      	ldrb	r1, [r3, #4]
    1a12:	4648      	mov	r0, r9
    1a14:	7139      	strb	r1, [r7, #4]
    1a16:	f003 fea3 	bl	5760 <printf>
    1a1a:	4642      	mov	r2, r8
    1a1c:	7951      	ldrb	r1, [r2, #5]
    1a1e:	4648      	mov	r0, r9
    1a20:	7179      	strb	r1, [r7, #5]
    1a22:	f003 fe9d 	bl	5760 <printf>
    1a26:	4643      	mov	r3, r8
    1a28:	7999      	ldrb	r1, [r3, #6]
    1a2a:	4648      	mov	r0, r9
    1a2c:	71b9      	strb	r1, [r7, #6]
    1a2e:	f003 fe97 	bl	5760 <printf>
    1a32:	4642      	mov	r2, r8
    1a34:	79d1      	ldrb	r1, [r2, #7]
    1a36:	4648      	mov	r0, r9
    1a38:	71f9      	strb	r1, [r7, #7]
    1a3a:	f003 fe91 	bl	5760 <printf>
    1a3e:	4643      	mov	r3, r8
    1a40:	7a19      	ldrb	r1, [r3, #8]
    1a42:	4648      	mov	r0, r9
    1a44:	7239      	strb	r1, [r7, #8]
    1a46:	f003 fe8b 	bl	5760 <printf>
    1a4a:	4642      	mov	r2, r8
    1a4c:	7a51      	ldrb	r1, [r2, #9]
    1a4e:	4648      	mov	r0, r9
    1a50:	7279      	strb	r1, [r7, #9]
    1a52:	f003 fe85 	bl	5760 <printf>
    1a56:	4643      	mov	r3, r8
    1a58:	7a99      	ldrb	r1, [r3, #10]
    1a5a:	4648      	mov	r0, r9
    1a5c:	72b9      	strb	r1, [r7, #10]
    1a5e:	f003 fe7f 	bl	5760 <printf>
    1a62:	4642      	mov	r2, r8
    1a64:	7ad1      	ldrb	r1, [r2, #11]
    1a66:	4648      	mov	r0, r9
    1a68:	72f9      	strb	r1, [r7, #11]
    1a6a:	f003 fe79 	bl	5760 <printf>
    1a6e:	4643      	mov	r3, r8
    1a70:	7b19      	ldrb	r1, [r3, #12]
    1a72:	4648      	mov	r0, r9
    1a74:	7339      	strb	r1, [r7, #12]
    1a76:	f003 fe73 	bl	5760 <printf>
    1a7a:	4642      	mov	r2, r8
    1a7c:	7b51      	ldrb	r1, [r2, #13]
    1a7e:	4648      	mov	r0, r9
    1a80:	7379      	strb	r1, [r7, #13]
    1a82:	f003 fe6d 	bl	5760 <printf>
    1a86:	4643      	mov	r3, r8
    1a88:	7b99      	ldrb	r1, [r3, #14]
    1a8a:	4648      	mov	r0, r9
    1a8c:	73b9      	strb	r1, [r7, #14]
    1a8e:	f003 fe67 	bl	5760 <printf>
    1a92:	4642      	mov	r2, r8
    1a94:	7bd1      	ldrb	r1, [r2, #15]
    1a96:	4648      	mov	r0, r9
    1a98:	73f9      	strb	r1, [r7, #15]
    1a9a:	f003 fe61 	bl	5760 <printf>
    1a9e:	2010      	movs	r0, #16
    1aa0:	4480      	add	r8, r0
		DBG_putch(' ');
    1aa2:	6820      	ldr	r0, [r4, #0]
    1aa4:	6882      	ldr	r2, [r0, #8]
    1aa6:	6893      	ldr	r3, [r2, #8]
    1aa8:	3b01      	subs	r3, #1
    1aaa:	6093      	str	r3, [r2, #8]
    1aac:	2b00      	cmp	r3, #0
    1aae:	da00      	bge.n	1ab2 <dump+0x11e>
    1ab0:	e0c4      	b.n	1c3c <dump+0x2a8>
    1ab2:	6812      	ldr	r2, [r2, #0]
    1ab4:	2020      	movs	r0, #32
    1ab6:	7010      	strb	r0, [r2, #0]
    1ab8:	6820      	ldr	r0, [r4, #0]
    1aba:	6882      	ldr	r2, [r0, #8]
    1abc:	6811      	ldr	r1, [r2, #0]
    1abe:	3101      	adds	r1, #1
    1ac0:	6011      	str	r1, [r2, #0]
    1ac2:	2301      	movs	r3, #1
    1ac4:	1c3d      	adds	r5, r7, #0
    1ac6:	43bb      	bics	r3, r7
    1ac8:	d040      	beq.n	1b4c <dump+0x1b8>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1aca:	7839      	ldrb	r1, [r7, #0]
    1acc:	1c0b      	adds	r3, r1, #0
    1ace:	3b20      	subs	r3, #32
    1ad0:	061d      	lsls	r5, r3, #24
    1ad2:	0e2e      	lsrs	r6, r5, #24
    1ad4:	2e5f      	cmp	r6, #95	; 0x5f
    1ad6:	d800      	bhi.n	1ada <dump+0x146>
    1ad8:	e0a0      	b.n	1c1c <dump+0x288>
    1ada:	6893      	ldr	r3, [r2, #8]
    1adc:	3b01      	subs	r3, #1
    1ade:	6093      	str	r3, [r2, #8]
    1ae0:	2b00      	cmp	r3, #0
    1ae2:	da00      	bge.n	1ae6 <dump+0x152>
    1ae4:	e0c7      	b.n	1c76 <dump+0x2e2>
    1ae6:	6812      	ldr	r2, [r2, #0]
    1ae8:	4658      	mov	r0, fp
    1aea:	7010      	strb	r0, [r2, #0]
    1aec:	6821      	ldr	r1, [r4, #0]
    1aee:	688a      	ldr	r2, [r1, #8]
    1af0:	6810      	ldr	r0, [r2, #0]
    1af2:	3001      	adds	r0, #1
    1af4:	6010      	str	r0, [r2, #0]
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1af6:	6820      	ldr	r0, [r4, #0]
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1af8:	1c7d      	adds	r5, r7, #1
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1afa:	6882      	ldr	r2, [r0, #8]
    1afc:	e026      	b.n	1b4c <dump+0x1b8>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1afe:	6893      	ldr	r3, [r2, #8]
    1b00:	3b01      	subs	r3, #1
    1b02:	6093      	str	r3, [r2, #8]
    1b04:	2b00      	cmp	r3, #0
    1b06:	db3a      	blt.n	1b7e <dump+0x1ea>
    1b08:	6812      	ldr	r2, [r2, #0]
    1b0a:	7011      	strb	r1, [r2, #0]
    1b0c:	6823      	ldr	r3, [r4, #0]
    1b0e:	689e      	ldr	r6, [r3, #8]
    1b10:	6831      	ldr	r1, [r6, #0]
    1b12:	3101      	adds	r1, #1
    1b14:	6031      	str	r1, [r6, #0]
    1b16:	1c6e      	adds	r6, r5, #1
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
    1b18:	45b2      	cmp	sl, r6
    1b1a:	d040      	beq.n	1b9e <dump+0x20a>
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1b1c:	7869      	ldrb	r1, [r5, #1]
    1b1e:	1c0d      	adds	r5, r1, #0
    1b20:	3d20      	subs	r5, #32
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1b22:	6820      	ldr	r0, [r4, #0]
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1b24:	062b      	lsls	r3, r5, #24
    1b26:	0e1d      	lsrs	r5, r3, #24
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1b28:	6882      	ldr	r2, [r0, #8]
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1b2a:	2d5f      	cmp	r5, #95	; 0x5f
    1b2c:	d81e      	bhi.n	1b6c <dump+0x1d8>
    1b2e:	6893      	ldr	r3, [r2, #8]
    1b30:	3b01      	subs	r3, #1
    1b32:	6093      	str	r3, [r2, #8]
    1b34:	2b00      	cmp	r3, #0
    1b36:	db63      	blt.n	1c00 <dump+0x26c>
    1b38:	6810      	ldr	r0, [r2, #0]
    1b3a:	7001      	strb	r1, [r0, #0]
    1b3c:	6822      	ldr	r2, [r4, #0]
    1b3e:	6893      	ldr	r3, [r2, #8]
    1b40:	6819      	ldr	r1, [r3, #0]
    1b42:	3101      	adds	r1, #1
    1b44:	6019      	str	r1, [r3, #0]
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1b46:	6820      	ldr	r0, [r4, #0]
    1b48:	6882      	ldr	r2, [r0, #8]
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1b4a:	1c75      	adds	r5, r6, #1
    1b4c:	7829      	ldrb	r1, [r5, #0]
    1b4e:	1c0e      	adds	r6, r1, #0
    1b50:	3e20      	subs	r6, #32
    1b52:	0633      	lsls	r3, r6, #24
    1b54:	0e1e      	lsrs	r6, r3, #24
    1b56:	2e5f      	cmp	r6, #95	; 0x5f
    1b58:	d9d1      	bls.n	1afe <dump+0x16a>
    1b5a:	6893      	ldr	r3, [r2, #8]
    1b5c:	3b01      	subs	r3, #1
    1b5e:	6093      	str	r3, [r2, #8]
    1b60:	2b00      	cmp	r3, #0
    1b62:	db2f      	blt.n	1bc4 <dump+0x230>
    1b64:	6812      	ldr	r2, [r2, #0]
    1b66:	4658      	mov	r0, fp
    1b68:	7010      	strb	r0, [r2, #0]
    1b6a:	e7cf      	b.n	1b0c <dump+0x178>
    1b6c:	6893      	ldr	r3, [r2, #8]
    1b6e:	3b01      	subs	r3, #1
    1b70:	6093      	str	r3, [r2, #8]
    1b72:	2b00      	cmp	r3, #0
    1b74:	db35      	blt.n	1be2 <dump+0x24e>
    1b76:	6813      	ldr	r3, [r2, #0]
    1b78:	4658      	mov	r0, fp
    1b7a:	7018      	strb	r0, [r3, #0]
    1b7c:	e7de      	b.n	1b3c <dump+0x1a8>
    1b7e:	6996      	ldr	r6, [r2, #24]
    1b80:	42b3      	cmp	r3, r6
    1b82:	db2b      	blt.n	1bdc <dump+0x248>
    1b84:	6810      	ldr	r0, [r2, #0]
    1b86:	7001      	strb	r1, [r0, #0]
    1b88:	6820      	ldr	r0, [r4, #0]
    1b8a:	6882      	ldr	r2, [r0, #8]
    1b8c:	6813      	ldr	r3, [r2, #0]
    1b8e:	7819      	ldrb	r1, [r3, #0]
    1b90:	290a      	cmp	r1, #10
    1b92:	d023      	beq.n	1bdc <dump+0x248>
    1b94:	3301      	adds	r3, #1
    1b96:	1c6e      	adds	r6, r5, #1
    1b98:	6013      	str	r3, [r2, #0]
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
    1b9a:	45b2      	cmp	sl, r6
    1b9c:	d1be      	bne.n	1b1c <dump+0x188>
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
		}
        DBG_print("\n");
    1b9e:	200a      	movs	r0, #10
    1ba0:	f003 fdf8 	bl	5794 <putchar>
	uint8_t *ad,data[16];
	int	i,j,k;

	(size%16)?(k=size/16+1):(k=size/16);
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
    1ba4:	9b00      	ldr	r3, [sp, #0]
    1ba6:	9d01      	ldr	r5, [sp, #4]
    1ba8:	3301      	adds	r3, #1
    1baa:	9300      	str	r3, [sp, #0]
    1bac:	429d      	cmp	r5, r3
    1bae:	dd00      	ble.n	1bb2 <dump+0x21e>
    1bb0:	e711      	b.n	19d6 <dump+0x42>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
		}
        DBG_print("\n");
	}
}
    1bb2:	b007      	add	sp, #28
    1bb4:	bc3c      	pop	{r2, r3, r4, r5}
    1bb6:	4690      	mov	r8, r2
    1bb8:	4699      	mov	r9, r3
    1bba:	46a2      	mov	sl, r4
    1bbc:	46ab      	mov	fp, r5
    1bbe:	bcf0      	pop	{r4, r5, r6, r7}
    1bc0:	bc01      	pop	{r0}
    1bc2:	4700      	bx	r0
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1bc4:	6991      	ldr	r1, [r2, #24]
    1bc6:	428b      	cmp	r3, r1
    1bc8:	db30      	blt.n	1c2c <dump+0x298>
    1bca:	6813      	ldr	r3, [r2, #0]
    1bcc:	465e      	mov	r6, fp
    1bce:	701e      	strb	r6, [r3, #0]
    1bd0:	6820      	ldr	r0, [r4, #0]
    1bd2:	6882      	ldr	r2, [r0, #8]
    1bd4:	6813      	ldr	r3, [r2, #0]
    1bd6:	7819      	ldrb	r1, [r3, #0]
    1bd8:	290a      	cmp	r1, #10
    1bda:	d1db      	bne.n	1b94 <dump+0x200>
    1bdc:	f006 fdd0 	bl	8780 <__swbuf_r>
    1be0:	e799      	b.n	1b16 <dump+0x182>
    1be2:	6991      	ldr	r1, [r2, #24]
    1be4:	428b      	cmp	r3, r1
    1be6:	db25      	blt.n	1c34 <dump+0x2a0>
    1be8:	6815      	ldr	r5, [r2, #0]
    1bea:	465a      	mov	r2, fp
    1bec:	702a      	strb	r2, [r5, #0]
    1bee:	6820      	ldr	r0, [r4, #0]
    1bf0:	6882      	ldr	r2, [r0, #8]
    1bf2:	6813      	ldr	r3, [r2, #0]
    1bf4:	7819      	ldrb	r1, [r3, #0]
    1bf6:	290a      	cmp	r1, #10
    1bf8:	d00d      	beq.n	1c16 <dump+0x282>
    1bfa:	3301      	adds	r3, #1
    1bfc:	6013      	str	r3, [r2, #0]
    1bfe:	e7a2      	b.n	1b46 <dump+0x1b2>
    1c00:	6995      	ldr	r5, [r2, #24]
    1c02:	42ab      	cmp	r3, r5
    1c04:	db07      	blt.n	1c16 <dump+0x282>
    1c06:	6810      	ldr	r0, [r2, #0]
    1c08:	7001      	strb	r1, [r0, #0]
    1c0a:	6820      	ldr	r0, [r4, #0]
    1c0c:	6882      	ldr	r2, [r0, #8]
    1c0e:	6813      	ldr	r3, [r2, #0]
    1c10:	7819      	ldrb	r1, [r3, #0]
    1c12:	290a      	cmp	r1, #10
    1c14:	d1f1      	bne.n	1bfa <dump+0x266>
    1c16:	f006 fdb3 	bl	8780 <__swbuf_r>
    1c1a:	e794      	b.n	1b46 <dump+0x1b2>
    1c1c:	6893      	ldr	r3, [r2, #8]
    1c1e:	3b01      	subs	r3, #1
    1c20:	6093      	str	r3, [r2, #8]
    1c22:	2b00      	cmp	r3, #0
    1c24:	db19      	blt.n	1c5a <dump+0x2c6>
    1c26:	6813      	ldr	r3, [r2, #0]
    1c28:	7019      	strb	r1, [r3, #0]
    1c2a:	e75f      	b.n	1aec <dump+0x158>
    1c2c:	212e      	movs	r1, #46	; 0x2e
    1c2e:	f006 fda7 	bl	8780 <__swbuf_r>
    1c32:	e770      	b.n	1b16 <dump+0x182>
    1c34:	212e      	movs	r1, #46	; 0x2e
    1c36:	f006 fda3 	bl	8780 <__swbuf_r>
    1c3a:	e784      	b.n	1b46 <dump+0x1b2>
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1c3c:	6991      	ldr	r1, [r2, #24]
    1c3e:	428b      	cmp	r3, r1
    1c40:	db28      	blt.n	1c94 <dump+0x300>
    1c42:	6816      	ldr	r6, [r2, #0]
    1c44:	2520      	movs	r5, #32
    1c46:	7035      	strb	r5, [r6, #0]
    1c48:	6820      	ldr	r0, [r4, #0]
    1c4a:	6882      	ldr	r2, [r0, #8]
    1c4c:	6813      	ldr	r3, [r2, #0]
    1c4e:	7819      	ldrb	r1, [r3, #0]
    1c50:	290a      	cmp	r1, #10
    1c52:	d020      	beq.n	1c96 <dump+0x302>
    1c54:	3301      	adds	r3, #1
    1c56:	6013      	str	r3, [r2, #0]
    1c58:	e733      	b.n	1ac2 <dump+0x12e>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1c5a:	6995      	ldr	r5, [r2, #24]
    1c5c:	42ab      	cmp	r3, r5
    1c5e:	db16      	blt.n	1c8e <dump+0x2fa>
    1c60:	6816      	ldr	r6, [r2, #0]
    1c62:	7031      	strb	r1, [r6, #0]
    1c64:	6820      	ldr	r0, [r4, #0]
    1c66:	6882      	ldr	r2, [r0, #8]
    1c68:	6813      	ldr	r3, [r2, #0]
    1c6a:	7819      	ldrb	r1, [r3, #0]
    1c6c:	290a      	cmp	r1, #10
    1c6e:	d00e      	beq.n	1c8e <dump+0x2fa>
    1c70:	3301      	adds	r3, #1
    1c72:	6013      	str	r3, [r2, #0]
    1c74:	e73f      	b.n	1af6 <dump+0x162>
    1c76:	6991      	ldr	r1, [r2, #24]
    1c78:	428b      	cmp	r3, r1
    1c7a:	db11      	blt.n	1ca0 <dump+0x30c>
    1c7c:	6815      	ldr	r5, [r2, #0]
    1c7e:	465e      	mov	r6, fp
    1c80:	702e      	strb	r6, [r5, #0]
    1c82:	6820      	ldr	r0, [r4, #0]
    1c84:	6882      	ldr	r2, [r0, #8]
    1c86:	6813      	ldr	r3, [r2, #0]
    1c88:	7819      	ldrb	r1, [r3, #0]
    1c8a:	290a      	cmp	r1, #10
    1c8c:	d1f0      	bne.n	1c70 <dump+0x2dc>
    1c8e:	f006 fd77 	bl	8780 <__swbuf_r>
    1c92:	e730      	b.n	1af6 <dump+0x162>
	DBG_print("\n");
	for(j=0,ad=(uint8_t*)adr;j<k;j++){
		DBG_print("%08X",(unsigned int)ad);
		for(i=0;i<16;i++,ad++)
			DBG_print(" %02X",data[i]=*ad);
		DBG_putch(' ');
    1c94:	2120      	movs	r1, #32
    1c96:	f006 fd73 	bl	8780 <__swbuf_r>
    1c9a:	6820      	ldr	r0, [r4, #0]
    1c9c:	6882      	ldr	r2, [r0, #8]
    1c9e:	e710      	b.n	1ac2 <dump+0x12e>
		for(i=0;i<16;i++){
			(data[i]>=0x20 && data[i]<0x80)?DBG_putch(data[i]):DBG_putch('.');
    1ca0:	212e      	movs	r1, #46	; 0x2e
    1ca2:	f006 fd6d 	bl	8780 <__swbuf_r>
    1ca6:	e726      	b.n	1af6 <dump+0x162>
    1ca8:	0000ec28 	.word	0x0000ec28
    1cac:	40000000 	.word	0x40000000
    1cb0:	0000ec20 	.word	0x0000ec20

00001cb4 <TargetInit>:
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void TargetInit(void)
{
    1cb4:	b508      	push	{r3, lr}
    /* Add your codes here */
    i2enable();
    1cb6:	f00c f9b5 	bl	e024 <__i2enable_from_thumb>
    PCONP |= 0x00001000;
    1cba:	4b04      	ldr	r3, [pc, #16]	; (1ccc <TargetInit+0x18>)
    1cbc:	2080      	movs	r0, #128	; 0x80
    1cbe:	6819      	ldr	r1, [r3, #0]
    1cc0:	0142      	lsls	r2, r0, #5
    1cc2:	430a      	orrs	r2, r1
    1cc4:	601a      	str	r2, [r3, #0]
    return;
}
    1cc6:	bc08      	pop	{r3}
    1cc8:	bc01      	pop	{r0}
    1cca:	4700      	bx	r0
    1ccc:	e01fc0c4 	.word	0xe01fc0c4

00001cd0 <GPIOResetInit>:
** 
******************************************************************************/
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    1cd0:	4b1c      	ldr	r3, [pc, #112]	; (1d44 <GPIOResetInit+0x74>)
    1cd2:	4a1d      	ldr	r2, [pc, #116]	; (1d48 <GPIOResetInit+0x78>)
    PINSEL1 = 0x00154000;
    1cd4:	21aa      	movs	r1, #170	; 0xaa
** 
******************************************************************************/
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    1cd6:	601a      	str	r2, [r3, #0]
    PINSEL1 = 0x00154000;
    1cd8:	0348      	lsls	r0, r1, #13
    PINSEL2 = 0x00000000;
    PINSEL3 = 0xF0000000;
    1cda:	22f0      	movs	r2, #240	; 0xf0
******************************************************************************/
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    PINSEL1 = 0x00154000;
    1cdc:	6058      	str	r0, [r3, #4]
    PINSEL2 = 0x00000000;
    PINSEL3 = 0xF0000000;
    1cde:	0611      	lsls	r1, r2, #24
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    PINSEL1 = 0x00154000;
    PINSEL2 = 0x00000000;
    1ce0:	481a      	ldr	r0, [pc, #104]	; (1d4c <GPIOResetInit+0x7c>)
    PINSEL7 = 0x00000000;
    PINSEL8 = 0x00000000;
    PINSEL9 = 0x00000000;
   PINSEL10 = 0x00000000;
    
     IODIR0 = 0x00000000;
    1ce2:	4a1b      	ldr	r2, [pc, #108]	; (1d50 <GPIOResetInit+0x80>)
void GPIOResetInit( void )
{
	/* Reset all GPIO pins to default: primary function */
    PINSEL0 = 0x0FA00050;
    PINSEL1 = 0x00154000;
    PINSEL2 = 0x00000000;
    1ce4:	2300      	movs	r3, #0
    1ce6:	6003      	str	r3, [r0, #0]
    PINSEL3 = 0xF0000000;
    1ce8:	6041      	str	r1, [r0, #4]
    PINSEL4 = 0x00000000;
    1cea:	6083      	str	r3, [r0, #8]
    PINSEL5 = 0x00000000;
    1cec:	60c3      	str	r3, [r0, #12]
    PINSEL6 = 0x00000000;
    1cee:	6103      	str	r3, [r0, #16]
    PINSEL7 = 0x00000000;
    1cf0:	6143      	str	r3, [r0, #20]
    PINSEL8 = 0x00000000;
    1cf2:	6183      	str	r3, [r0, #24]
    PINSEL9 = 0x00000000;
    1cf4:	61c3      	str	r3, [r0, #28]
   PINSEL10 = 0x00000000;
    1cf6:	6203      	str	r3, [r0, #32]
    
     IODIR0 = 0x00000000;
    1cf8:	6013      	str	r3, [r2, #0]
     IODIR1 = 0x00000000;
    1cfa:	6113      	str	r3, [r2, #16]
     IOSET0 = 0x00000000;
    1cfc:	3a04      	subs	r2, #4
    1cfe:	6013      	str	r3, [r2, #0]
     IOSET1 = 0x00000000;
    
    FIO0DIR = 0x00000000;
    FIO1DIR = 0x00000000;
    FIO2DIR = 0x00000201;
    1d00:	4814      	ldr	r0, [pc, #80]	; (1d54 <GPIOResetInit+0x84>)
   PINSEL10 = 0x00000000;
    
     IODIR0 = 0x00000000;
     IODIR1 = 0x00000000;
     IOSET0 = 0x00000000;
     IOSET1 = 0x00000000;
    1d02:	6113      	str	r3, [r2, #16]
    
    FIO0DIR = 0x00000000;
    1d04:	4a14      	ldr	r2, [pc, #80]	; (1d58 <GPIOResetInit+0x88>)
    FIO1DIR = 0x00000000;
    FIO2DIR = 0x00000201;
    FIO3DIR = 0x00000000;
    FIO4DIR = 0x0000FFFF;
    1d06:	4915      	ldr	r1, [pc, #84]	; (1d5c <GPIOResetInit+0x8c>)
     IODIR0 = 0x00000000;
     IODIR1 = 0x00000000;
     IOSET0 = 0x00000000;
     IOSET1 = 0x00000000;
    
    FIO0DIR = 0x00000000;
    1d08:	6013      	str	r3, [r2, #0]
    FIO1DIR = 0x00000000;
    1d0a:	6213      	str	r3, [r2, #32]
    FIO2DIR = 0x00000201;
    1d0c:	6410      	str	r0, [r2, #64]	; 0x40
    FIO3DIR = 0x00000000;
    1d0e:	6613      	str	r3, [r2, #96]	; 0x60
     IODIR1 = 0x00000000;
     IOSET0 = 0x00000000;
     IOSET1 = 0x00000000;
    
    FIO0DIR = 0x00000000;
    FIO1DIR = 0x00000000;
    1d10:	3220      	adds	r2, #32
    FIO2DIR = 0x00000201;
    FIO3DIR = 0x00000000;
    FIO4DIR = 0x0000FFFF;
    1d12:	6611      	str	r1, [r2, #96]	; 0x60
    
	FIO0MASK = 0x00000000;
    1d14:	3a10      	subs	r2, #16
    1d16:	6013      	str	r3, [r2, #0]
	FIO0PIN = 0x00000000;
    1d18:	6053      	str	r3, [r2, #4]
	FIO0SET = 0x00000000;
    1d1a:	6093      	str	r3, [r2, #8]
	FIO0CLR = 0x00000000;
    1d1c:	60d3      	str	r3, [r2, #12]
	
	FIO1MASK = 0x00000000;
    1d1e:	3220      	adds	r2, #32
    1d20:	6013      	str	r3, [r2, #0]
	FIO1PIN = 0x00000000;
    1d22:	6053      	str	r3, [r2, #4]
	FIO1SET = 0x00000000;
    1d24:	6093      	str	r3, [r2, #8]
	FIO1CLR = 0x00000000;
    1d26:	60d3      	str	r3, [r2, #12]
	
	FIO2MASK = 0x00000000;
    1d28:	6213      	str	r3, [r2, #32]
	FIO2PIN = 0x00000000;
    1d2a:	6253      	str	r3, [r2, #36]	; 0x24
	FIO2SET = 0x00000000;
    1d2c:	6293      	str	r3, [r2, #40]	; 0x28
	FIO2CLR = 0x00000000;
    1d2e:	62d3      	str	r3, [r2, #44]	; 0x2c

	FIO3MASK = 0x00000000;
    1d30:	6413      	str	r3, [r2, #64]	; 0x40
	FIO3PIN = 0x00000000;
    1d32:	6453      	str	r3, [r2, #68]	; 0x44
	FIO3SET = 0x00000000;
    1d34:	6493      	str	r3, [r2, #72]	; 0x48
	FIO3CLR = 0x00000000;
    1d36:	64d3      	str	r3, [r2, #76]	; 0x4c
	
	FIO4MASK = 0x00000000;
    1d38:	6613      	str	r3, [r2, #96]	; 0x60
	FIO4PIN = 0x00000000;
    1d3a:	6653      	str	r3, [r2, #100]	; 0x64
	FIO4SET = 0x00000000;
    1d3c:	6693      	str	r3, [r2, #104]	; 0x68
	FIO4CLR = 0x00000000;
    1d3e:	66d3      	str	r3, [r2, #108]	; 0x6c
	
    return;        
}
    1d40:	4770      	bx	lr
    1d42:	46c0      	nop			; (mov r8, r8)
    1d44:	e002c000 	.word	0xe002c000
    1d48:	0fa00050 	.word	0x0fa00050
    1d4c:	e002c008 	.word	0xe002c008
    1d50:	e0028008 	.word	0xe0028008
    1d54:	00000201 	.word	0x00000201
    1d58:	3fffc000 	.word	0x3fffc000
    1d5c:	0000ffff 	.word	0x0000ffff

00001d60 <ConfigurePLL>:
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void ConfigurePLL ( void )
{
    1d60:	b510      	push	{r4, lr}
	DWORD MValue, NValue;

	if ( PLLSTAT & (1 << 25) )
    1d62:	4829      	ldr	r0, [pc, #164]	; (1e08 <ConfigurePLL+0xa8>)
    1d64:	6803      	ldr	r3, [r0, #0]
    1d66:	019a      	lsls	r2, r3, #6
    1d68:	d506      	bpl.n	1d78 <ConfigurePLL+0x18>
    {
		PLLCON = 1;			/* Enable PLL, disconnected */
    1d6a:	4928      	ldr	r1, [pc, #160]	; (1e0c <ConfigurePLL+0xac>)
    1d6c:	2201      	movs	r2, #1
    1d6e:	600a      	str	r2, [r1, #0]
	 	PLLFEED = 0xaa;
    1d70:	32a9      	adds	r2, #169	; 0xa9
    1d72:	60ca      	str	r2, [r1, #12]
		PLLFEED = 0x55;
    1d74:	3a55      	subs	r2, #85	; 0x55
    1d76:	60ca      	str	r2, [r1, #12]
    }

    PLLCON = 0;				/* Disable PLL, disconnected */
    1d78:	4b24      	ldr	r3, [pc, #144]	; (1e0c <ConfigurePLL+0xac>)
    1d7a:	2200      	movs	r2, #0
    1d7c:	601a      	str	r2, [r3, #0]
    PLLFEED = 0xaa;
    1d7e:	32aa      	adds	r2, #170	; 0xaa
    1d80:	60da      	str	r2, [r3, #12]
    PLLFEED = 0x55;
    1d82:	3a55      	subs	r2, #85	; 0x55
    1d84:	60da      	str	r2, [r3, #12]
    
	SCS |= 0x20;			/* Enable main OSC */
    1d86:	4922      	ldr	r1, [pc, #136]	; (1e10 <ConfigurePLL+0xb0>)
    1d88:	680c      	ldr	r4, [r1, #0]
    1d8a:	3a35      	subs	r2, #53	; 0x35
    1d8c:	4314      	orrs	r4, r2
    1d8e:	600c      	str	r4, [r1, #0]
    while( !(SCS & 0x40) );	/* Wait until main OSC is usable */
    1d90:	3220      	adds	r2, #32
    1d92:	6808      	ldr	r0, [r1, #0]
    1d94:	4210      	tst	r0, r2
    1d96:	d0fc      	beq.n	1d92 <ConfigurePLL+0x32>

    CLKSRCSEL = 0x1;		/* select main OSC, 12MHz, as the PLL clock source */
    1d98:	4b1e      	ldr	r3, [pc, #120]	; (1e14 <ConfigurePLL+0xb4>)
    1d9a:	2001      	movs	r0, #1
    1d9c:	6018      	str	r0, [r3, #0]
	
		  
	PLLCFG = (PLL_NValue << 16) | PLL_MValue ;
    1d9e:	220b      	movs	r2, #11
    1da0:	3b88      	subs	r3, #136	; 0x88
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	PLLCON = 1;				/* Enable PLL */
    1da2:	4c1a      	ldr	r4, [pc, #104]	; (1e0c <ConfigurePLL+0xac>)
    while( !(SCS & 0x40) );	/* Wait until main OSC is usable */

    CLKSRCSEL = 0x1;		/* select main OSC, 12MHz, as the PLL clock source */
	
		  
	PLLCFG = (PLL_NValue << 16) | PLL_MValue ;
    1da4:	601a      	str	r2, [r3, #0]
	PLLFEED = 0xAA;
    1da6:	21aa      	movs	r1, #170	; 0xaa
	PLLFEED = 0x55;
    1da8:	324a      	adds	r2, #74	; 0x4a

    CLKSRCSEL = 0x1;		/* select main OSC, 12MHz, as the PLL clock source */
	
		  
	PLLCFG = (PLL_NValue << 16) | PLL_MValue ;
	PLLFEED = 0xAA;
    1daa:	6099      	str	r1, [r3, #8]
	PLLFEED = 0x55;
    1dac:	609a      	str	r2, [r3, #8]
	PLLCON = 1;				/* Enable PLL */
    1dae:	6020      	str	r0, [r4, #0]
	PLLFEED = 0xAA;
    1db0:	6099      	str	r1, [r3, #8]
	PLLFEED = 0x55;
    1db2:	609a      	str	r2, [r3, #8]

    CLKSRCSEL = 0x1;		/* select main OSC, 12MHz, as the PLL clock source */
	
		  
	PLLCFG = (PLL_NValue << 16) | PLL_MValue ;
	PLLFEED = 0xAA;
    1db4:	3308      	adds	r3, #8
	PLLCON = 1;				/* Enable PLL */
	PLLFEED = 0xAA;
	PLLFEED = 0x55;
	

    CCLKCFG = CCLKDivValue;	        /* Fcore = 72 MHz */
    1db6:	3a52      	subs	r2, #82	; 0x52
    1db8:	679a      	str	r2, [r3, #120]	; 0x78
#if USE_USB
    USBCLKCFG = USBCLKDivValue;		/* usbclk = 48 MHz */
    1dba:	3202      	adds	r2, #2
#endif

    while ( ((PLLSTAT & (1 << 26)) == 0) );	/* Check lock bit status */
    1dbc:	392a      	subs	r1, #42	; 0x2a
	PLLFEED = 0x55;
	

    CCLKCFG = CCLKDivValue;	        /* Fcore = 72 MHz */
#if USE_USB
    USBCLKCFG = USBCLKDivValue;		/* usbclk = 48 MHz */
    1dbe:	67da      	str	r2, [r3, #124]	; 0x7c
#endif

    while ( ((PLLSTAT & (1 << 26)) == 0) );	/* Check lock bit status */
    1dc0:	4811      	ldr	r0, [pc, #68]	; (1e08 <ConfigurePLL+0xa8>)
    1dc2:	04c9      	lsls	r1, r1, #19
    1dc4:	6803      	ldr	r3, [r0, #0]
    1dc6:	4a10      	ldr	r2, [pc, #64]	; (1e08 <ConfigurePLL+0xa8>)
    1dc8:	420b      	tst	r3, r1
    1dca:	d0fb      	beq.n	1dc4 <ConfigurePLL+0x64>
    
    MValue = PLLSTAT & 0x00007FFF;
    1dcc:	6813      	ldr	r3, [r2, #0]
    NValue = (PLLSTAT & 0x00FF0000) >> 16;
    1dce:	6814      	ldr	r4, [r2, #0]
    USBCLKCFG = USBCLKDivValue;		/* usbclk = 48 MHz */
#endif

    while ( ((PLLSTAT & (1 << 26)) == 0) );	/* Check lock bit status */
    
    MValue = PLLSTAT & 0x00007FFF;
    1dd0:	045a      	lsls	r2, r3, #17
    1dd2:	0c52      	lsrs	r2, r2, #17
    NValue = (PLLSTAT & 0x00FF0000) >> 16;
    1dd4:	3a0b      	subs	r2, #11
    1dd6:	0220      	lsls	r0, r4, #8
    1dd8:	1e51      	subs	r1, r2, #1
    1dda:	418a      	sbcs	r2, r1
    1ddc:	0e01      	lsrs	r1, r0, #24
    while ((MValue != PLL_MValue) && ( NValue != PLL_NValue) );
    1dde:	2900      	cmp	r1, #0
    1de0:	d10f      	bne.n	1e02 <ConfigurePLL+0xa2>

    PLLCON = 3;				/* enable and connect */
    1de2:	490a      	ldr	r1, [pc, #40]	; (1e0c <ConfigurePLL+0xac>)
    1de4:	2003      	movs	r0, #3
    1de6:	6008      	str	r0, [r1, #0]
    PLLFEED = 0xaa;
    1de8:	30a7      	adds	r0, #167	; 0xa7
    1dea:	60c8      	str	r0, [r1, #12]
    PLLFEED = 0x55;
    1dec:	3855      	subs	r0, #85	; 0x55
    1dee:	60c8      	str	r0, [r1, #12]
	while ( ((PLLSTAT & (1 << 25)) == 0) );	/* Check connect bit status */
    1df0:	302b      	adds	r0, #43	; 0x2b
    1df2:	4905      	ldr	r1, [pc, #20]	; (1e08 <ConfigurePLL+0xa8>)
    1df4:	0482      	lsls	r2, r0, #18
    1df6:	680c      	ldr	r4, [r1, #0]
    1df8:	4214      	tst	r4, r2
    1dfa:	d0fc      	beq.n	1df6 <ConfigurePLL+0x96>


	return;
}
    1dfc:	bc10      	pop	{r4}
    1dfe:	bc01      	pop	{r0}
    1e00:	4700      	bx	r0

    while ( ((PLLSTAT & (1 << 26)) == 0) );	/* Check lock bit status */
    
    MValue = PLLSTAT & 0x00007FFF;
    NValue = (PLLSTAT & 0x00FF0000) >> 16;
    while ((MValue != PLL_MValue) && ( NValue != PLL_NValue) );
    1e02:	2a00      	cmp	r2, #0
    1e04:	d0ed      	beq.n	1de2 <ConfigurePLL+0x82>
    1e06:	e7fe      	b.n	1e06 <ConfigurePLL+0xa6>
    1e08:	e01fc088 	.word	0xe01fc088
    1e0c:	e01fc080 	.word	0xe01fc080
    1e10:	e01fc1a0 	.word	0xe01fc1a0
    1e14:	e01fc10c 	.word	0xe01fc10c

00001e18 <TargetResetInit>:
** parameters:			None
** Returned value:		None
** 
******************************************************************************/
void TargetResetInit(void)
{
    1e18:	b508      	push	{r3, lr}
#endif

#ifdef __DEBUG_RAM    
    MEMMAP = 0x2;			/* remap to internal RAM */
#else
    MEMMAP = 0x1;			/* remap to internal flash */
    1e1a:	4b0f      	ldr	r3, [pc, #60]	; (1e58 <TargetResetInit+0x40>)
    1e1c:	2201      	movs	r2, #1
    1e1e:	601a      	str	r2, [r3, #0]
#endif 


#if USE_USB
	PCONP |= 0x80000000;		/* Turn On USB PCLK */
    1e20:	3384      	adds	r3, #132	; 0x84
    1e22:	6819      	ldr	r1, [r3, #0]
    1e24:	327f      	adds	r2, #127	; 0x7f
    1e26:	0610      	lsls	r0, r2, #24
    1e28:	4308      	orrs	r0, r1
    1e2a:	6018      	str	r0, [r3, #0]
#endif
	/* Configure PLL, switch from IRC to Main OSC */
	ConfigurePLL();
    1e2c:	f7ff ff98 	bl	1d60 <ConfigurePLL>
#if (Fpclk / (Fcclk / 4)) == 1
    PCLKSEL0 = 0x00000000;	/* PCLK is 1/4 CCLK */
    PCLKSEL1 = 0x00000000;
#endif
#if (Fpclk / (Fcclk / 4)) == 2
    PCLKSEL0 = 0xAAAAAAAA;	/* PCLK is 1/2 CCLK */
    1e30:	4b0a      	ldr	r3, [pc, #40]	; (1e5c <TargetResetInit+0x44>)
    1e32:	490b      	ldr	r1, [pc, #44]	; (1e60 <TargetResetInit+0x48>)
    1e34:	600b      	str	r3, [r1, #0]
    PCLKSEL1 = 0xAAAAAAAA;	 
    1e36:	604b      	str	r3, [r1, #4]
    PCLKSEL0 = 0x55555555;	/* PCLK is the same as CCLK */
    PCLKSEL1 = 0x55555555;	
#endif

    /* Set memory accelerater module*/
    MAMCR = 0;
    1e38:	4b0a      	ldr	r3, [pc, #40]	; (1e64 <TargetResetInit+0x4c>)
    MAMTIM = 1;
#else
#if Fcclk < 40000000
    MAMTIM = 2;
#else
    MAMTIM = 3;
    1e3a:	480b      	ldr	r0, [pc, #44]	; (1e68 <TargetResetInit+0x50>)
    PCLKSEL0 = 0x55555555;	/* PCLK is the same as CCLK */
    PCLKSEL1 = 0x55555555;	
#endif

    /* Set memory accelerater module*/
    MAMCR = 0;
    1e3c:	2200      	movs	r2, #0
    1e3e:	601a      	str	r2, [r3, #0]
    MAMTIM = 1;
#else
#if Fcclk < 40000000
    MAMTIM = 2;
#else
    MAMTIM = 3;
    1e40:	2103      	movs	r1, #3
#endif
#endif
    MAMCR = 2;
    1e42:	2202      	movs	r2, #2
    MAMTIM = 1;
#else
#if Fcclk < 40000000
    MAMTIM = 2;
#else
    MAMTIM = 3;
    1e44:	6001      	str	r1, [r0, #0]
#endif
#endif
    MAMCR = 2;
    1e46:	601a      	str	r2, [r3, #0]
	
	init_VIC();
    1e48:	f7ff fb6c 	bl	1524 <init_VIC>
	
	TargetInit();
    1e4c:	f7ff ff32 	bl	1cb4 <TargetInit>
	
    return;
}
    1e50:	bc08      	pop	{r3}
    1e52:	bc01      	pop	{r0}
    1e54:	4700      	bx	r0
    1e56:	46c0      	nop			; (mov r8, r8)
    1e58:	e01fc040 	.word	0xe01fc040
    1e5c:	aaaaaaaa 	.word	0xaaaaaaaa
    1e60:	e01fc1a8 	.word	0xe01fc1a8
    1e64:	e01fc000 	.word	0xe01fc000
    1e68:	e01fc004 	.word	0xe01fc004

00001e6c <_read_r>:
	#define TRUE  1
#endif

/* new code for _read_r provided by Alexey Shusharin - Thanks */
_ssize_t _read_r(struct _reent *r, int file, void *ptr, size_t len)
{
    1e6c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1e6e:	4647      	mov	r7, r8
    1e70:	b480      	push	{r7}
    1e72:	1c1f      	adds	r7, r3, #0
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
  for (i = 0; i < len; i++)
    1e74:	1e1c      	subs	r4, r3, #0
    1e76:	d011      	beq.n	1e9c <_read_r+0x30>
    1e78:	2600      	movs	r6, #0
    *p++ = c;
	#ifdef ECHOBACK 
		putch(c);
	#endif
	
    if (c == '\r' && i <= (len - 2)) /* 0x0D */
    1e7a:	3b02      	subs	r3, #2
{
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
    1e7c:	1c15      	adds	r5, r2, #0
  for (i = 0; i < len; i++)
    1e7e:	1c34      	adds	r4, r6, #0
    *p++ = c;
	#ifdef ECHOBACK 
		putch(c);
	#endif
	
    if (c == '\r' && i <= (len - 2)) /* 0x0D */
    1e80:	4698      	mov	r8, r3
  p = (unsigned char*)ptr;
  for (i = 0; i < len; i++)
  {
	/* 20090521Nemui */
	do{		
		c = getch();
    1e82:	2000      	movs	r0, #0
    1e84:	f7ff fcfe 	bl	1884 <UARTGetch>
	}while(c == FALSE);
    1e88:	2800      	cmp	r0, #0
    1e8a:	d0fa      	beq.n	1e82 <_read_r+0x16>
	/* 20090521Nemui */
	
    *p++ = c;
    1e8c:	7028      	strb	r0, [r5, #0]
    1e8e:	3501      	adds	r5, #1
	#ifdef ECHOBACK 
		putch(c);
	#endif
	
    if (c == '\r' && i <= (len - 2)) /* 0x0D */
    1e90:	280d      	cmp	r0, #13
    1e92:	d009      	beq.n	1ea8 <_read_r+0x3c>
  char c;
  int  i;
  unsigned char *p;

  p = (unsigned char*)ptr;
  for (i = 0; i < len; i++)
    1e94:	3401      	adds	r4, #1
    1e96:	1c26      	adds	r6, r4, #0
    1e98:	42a7      	cmp	r7, r4
    1e9a:	d8f2      	bhi.n	1e82 <_read_r+0x16>
	  #endif
      return i + 2;
    }
  }
  return i;
}
    1e9c:	1c20      	adds	r0, r4, #0
    1e9e:	bc04      	pop	{r2}
    1ea0:	4690      	mov	r8, r2
    1ea2:	bcf0      	pop	{r4, r5, r6, r7}
    1ea4:	bc02      	pop	{r1}
    1ea6:	4708      	bx	r1
    *p++ = c;
	#ifdef ECHOBACK 
		putch(c);
	#endif
	
    if (c == '\r' && i <= (len - 2)) /* 0x0D */
    1ea8:	45b0      	cmp	r8, r6
    1eaa:	d3f3      	bcc.n	1e94 <_read_r+0x28>
    {
      *p = '\n';					 /* 0x0A */
    1eac:	200a      	movs	r0, #10
    1eae:	7028      	strb	r0, [r5, #0]
	  #ifdef ECHOBACK 
		putch('\n');				 /* 0x0A */
	  #endif
      return i + 2;
    1eb0:	3402      	adds	r4, #2
    1eb2:	e7f3      	b.n	1e9c <_read_r+0x30>

00001eb4 <_write_r>:
_ssize_t _write_r (
    struct _reent *r, 
    int file, 
    const void *ptr, 
    size_t len)
{
    1eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1eb6:	1c15      	adds	r5, r2, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1eb8:	1e1e      	subs	r6, r3, #0
    1eba:	d02b      	beq.n	1f14 <_write_r+0x60>
		if (*p == '\n' ) putch('\r');
    1ebc:	7811      	ldrb	r1, [r2, #0]
    1ebe:	1e77      	subs	r7, r6, #1
    1ec0:	2301      	movs	r3, #1
    1ec2:	401f      	ands	r7, r3
    1ec4:	290a      	cmp	r1, #10
    1ec6:	d02f      	beq.n	1f28 <_write_r+0x74>
		putch(*p++);
    1ec8:	2000      	movs	r0, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1eca:	2401      	movs	r4, #1
		if (*p == '\n' ) putch('\r');
		putch(*p++);
    1ecc:	f7ff fcbe 	bl	184c <UARTPutch>
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1ed0:	42b4      	cmp	r4, r6
    1ed2:	d21f      	bcs.n	1f14 <_write_r+0x60>
    1ed4:	2f00      	cmp	r7, #0
    1ed6:	d008      	beq.n	1eea <_write_r+0x36>
		if (*p == '\n' ) putch('\r');
    1ed8:	5d29      	ldrb	r1, [r5, r4]
    1eda:	290a      	cmp	r1, #10
    1edc:	d02a      	beq.n	1f34 <_write_r+0x80>
		putch(*p++);
    1ede:	2000      	movs	r0, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1ee0:	3401      	adds	r4, #1
		if (*p == '\n' ) putch('\r');
		putch(*p++);
    1ee2:	f7ff fcb3 	bl	184c <UARTPutch>
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1ee6:	42b4      	cmp	r4, r6
    1ee8:	d214      	bcs.n	1f14 <_write_r+0x60>
		if (*p == '\n' ) putch('\r');
    1eea:	5d29      	ldrb	r1, [r5, r4]
    1eec:	290a      	cmp	r1, #10
    1eee:	d015      	beq.n	1f1c <_write_r+0x68>
		putch(*p++);
    1ef0:	2000      	movs	r0, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1ef2:	3401      	adds	r4, #1
		if (*p == '\n' ) putch('\r');
		putch(*p++);
    1ef4:	f7ff fcaa 	bl	184c <UARTPutch>
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) putch('\r');
    1ef8:	5d29      	ldrb	r1, [r5, r4]
    1efa:	290a      	cmp	r1, #10
    1efc:	d1ef      	bne.n	1ede <_write_r+0x2a>
    1efe:	2000      	movs	r0, #0
    1f00:	210d      	movs	r1, #13
    1f02:	f7ff fca3 	bl	184c <UARTPutch>
    1f06:	5d29      	ldrb	r1, [r5, r4]
		putch(*p++);
    1f08:	2000      	movs	r0, #0
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1f0a:	3401      	adds	r4, #1
		if (*p == '\n' ) putch('\r');
		putch(*p++);
    1f0c:	f7ff fc9e 	bl	184c <UARTPutch>
	int i;
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
    1f10:	42b4      	cmp	r4, r6
    1f12:	d3ea      	bcc.n	1eea <_write_r+0x36>
		if (*p == '\n' ) putch('\r');
		putch(*p++);
	}
	
	return len;
}
    1f14:	1c30      	adds	r0, r6, #0
    1f16:	bcf8      	pop	{r3, r4, r5, r6, r7}
    1f18:	bc02      	pop	{r1}
    1f1a:	4708      	bx	r1
	const unsigned char *p;
	
	p = (const unsigned char*) ptr;
	
	for (i = 0; i < len; i++) {
		if (*p == '\n' ) putch('\r');
    1f1c:	3103      	adds	r1, #3
    1f1e:	2000      	movs	r0, #0
    1f20:	f7ff fc94 	bl	184c <UARTPutch>
    1f24:	5d29      	ldrb	r1, [r5, r4]
    1f26:	e7e3      	b.n	1ef0 <_write_r+0x3c>
    1f28:	210d      	movs	r1, #13
    1f2a:	2000      	movs	r0, #0
    1f2c:	f7ff fc8e 	bl	184c <UARTPutch>
    1f30:	7829      	ldrb	r1, [r5, #0]
    1f32:	e7c9      	b.n	1ec8 <_write_r+0x14>
    1f34:	3103      	adds	r1, #3
    1f36:	2000      	movs	r0, #0
    1f38:	f7ff fc88 	bl	184c <UARTPutch>
    1f3c:	5d29      	ldrb	r1, [r5, r4]
    1f3e:	e7ce      	b.n	1ede <_write_r+0x2a>

00001f40 <_close_r>:
int _close_r(
    struct _reent *r, 
    int file)
{
	return 0;
}
    1f40:	2000      	movs	r0, #0
    1f42:	4770      	bx	lr

00001f44 <_lseek_r>:
    int file, 
    _off_t ptr, 
    int dir)
{
	return (_off_t)0;	/*  Always indicate we are at file beginning.	*/
}
    1f44:	2000      	movs	r0, #0
    1f46:	4770      	bx	lr

00001f48 <_fstat_r>:
    struct _reent *r, 
    int file, 
    struct stat *st)
{
	/*  Always set as character device.				*/
	st->st_mode = S_IFCHR;	
    1f48:	2080      	movs	r0, #128	; 0x80
    1f4a:	0183      	lsls	r3, r0, #6
    1f4c:	6053      	str	r3, [r2, #4]
		/* assigned to strong type with implicit 	*/
		/* signed/unsigned conversion.  Required by 	*/
		/* newlib.					*/

	return 0;
}
    1f4e:	2000      	movs	r0, #0
    1f50:	4770      	bx	lr
    1f52:	46c0      	nop			; (mov r8, r8)

00001f54 <isatty>:
int isatty(int file); /* avoid warning */
#endif
int isatty(int file)
{
	return 1;
}
    1f54:	2001      	movs	r0, #1
    1f56:	4770      	bx	lr

00001f58 <_exit>:


void _exit(int n) {
    1f58:	b500      	push	{lr}
    1f5a:	e7fe      	b.n	1f5a <_exit+0x2>

00001f5c <_getpid>:
}

int _getpid(int file)
{
	return 1;
}
    1f5c:	2001      	movs	r0, #1
    1f5e:	4770      	bx	lr

00001f60 <_kill>:

int _kill(int file)
{
	return 1;
}
    1f60:	2001      	movs	r0, #1
    1f62:	4770      	bx	lr

00001f64 <_sbrk_r>:
/* messages must be suppressed.											*/

void * _sbrk_r(
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
    1f64:	b500      	push	{lr}
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    1f66:	4b05      	ldr	r3, [pc, #20]	; (1f7c <_sbrk_r+0x18>)
    1f68:	6818      	ldr	r0, [r3, #0]
    1f6a:	2800      	cmp	r0, #0
    1f6c:	d003      	beq.n	1f76 <_sbrk_r+0x12>
		heap_ptr = end;
	}
	base = heap_ptr;	/*  Point to end of heap.					*/
	heap_ptr += nbytes;	/*  Increase heap.							*/
    1f6e:	1841      	adds	r1, r0, r1
    1f70:	6019      	str	r1, [r3, #0]
	
	return base;		/*  Return pointer to start of new heap area.	*/
}
    1f72:	bc02      	pop	{r1}
    1f74:	4708      	bx	r1
    struct _reent *_s_r, 
    ptrdiff_t nbytes)
{
	char  *base;		/*  errno should be set to  ENOMEM on error	*/

	if (!heap_ptr) {	/*  Initialize if first time through.		*/
    1f76:	4802      	ldr	r0, [pc, #8]	; (1f80 <_sbrk_r+0x1c>)
    1f78:	e7f9      	b.n	1f6e <_sbrk_r+0xa>
    1f7a:	46c0      	nop			; (mov r8, r8)
    1f7c:	400009b4 	.word	0x400009b4
    1f80:	40000b90 	.word	0x40000b90

00001f84 <_sbrk>:
}



void * _sbrk(ptrdiff_t incr)
{
    1f84:	b500      	push	{lr}
  char  *base;

/* Initialize if first time through. */

  if (!heap_ptr) heap_ptr = end;
    1f86:	4a05      	ldr	r2, [pc, #20]	; (1f9c <_sbrk+0x18>)
    1f88:	6813      	ldr	r3, [r2, #0]
    1f8a:	2b00      	cmp	r3, #0
    1f8c:	d004      	beq.n	1f98 <_sbrk+0x14>

  base = heap_ptr;      /*  Point to end of heap.                       */
  heap_ptr += incr;     /*  Increase heap.                              */
    1f8e:	1818      	adds	r0, r3, r0
    1f90:	6010      	str	r0, [r2, #0]

  return base;          /*  Return pointer to start of new heap area.   */
}
    1f92:	1c18      	adds	r0, r3, #0
    1f94:	bc02      	pop	{r1}
    1f96:	4708      	bx	r1
{
  char  *base;

/* Initialize if first time through. */

  if (!heap_ptr) heap_ptr = end;
    1f98:	4b01      	ldr	r3, [pc, #4]	; (1fa0 <_sbrk+0x1c>)
    1f9a:	e7f8      	b.n	1f8e <_sbrk+0xa>
    1f9c:	400009b4 	.word	0x400009b4
    1fa0:	40000b90 	.word	0x40000b90

00001fa4 <_open>:

  return base;          /*  Return pointer to start of new heap area.   */
}

int _open(const char *path, int flags, ...)
{
    1fa4:	b40e      	push	{r1, r2, r3}
  return 1;
}
    1fa6:	2001      	movs	r0, #1
    1fa8:	b003      	add	sp, #12
    1faa:	4770      	bx	lr

00001fac <_close>:

int _close(int fd)
{
  return 0;
}
    1fac:	2000      	movs	r0, #0
    1fae:	4770      	bx	lr

00001fb0 <_fstat>:

int _fstat(int fd, struct stat *st)
{
  st->st_mode = S_IFCHR;
    1fb0:	2080      	movs	r0, #128	; 0x80
    1fb2:	0183      	lsls	r3, r0, #6
    1fb4:	604b      	str	r3, [r1, #4]
  return 0;
}
    1fb6:	2000      	movs	r0, #0
    1fb8:	4770      	bx	lr
    1fba:	46c0      	nop			; (mov r8, r8)

00001fbc <_isatty>:

int _isatty(int fd)
{
  return 1;
}
    1fbc:	2001      	movs	r0, #1
    1fbe:	4770      	bx	lr

00001fc0 <_lseek>:


int _lseek(int fd, off_t pos, int whence)
{
  return 0;
}
    1fc0:	2000      	movs	r0, #0
    1fc2:	4770      	bx	lr

00001fc4 <_read>:

int _read(int fd, char *buf, size_t cnt)
{
    1fc4:	b510      	push	{r4, lr}
  *buf = getch();
    1fc6:	2000      	movs	r0, #0
{
  return 0;
}

int _read(int fd, char *buf, size_t cnt)
{
    1fc8:	1c0c      	adds	r4, r1, #0
  *buf = getch();
    1fca:	f7ff fc5b 	bl	1884 <UARTGetch>
    1fce:	7020      	strb	r0, [r4, #0]

  return 1;
}
    1fd0:	2001      	movs	r0, #1
    1fd2:	bc10      	pop	{r4}
    1fd4:	bc02      	pop	{r1}
    1fd6:	4708      	bx	r1

00001fd8 <_write>:

int _write(int fd, const char *buf, size_t cnt)
{
    1fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1fda:	1c0d      	adds	r5, r1, #0
  int i;

  for (i = 0; i < cnt; i++)
    1fdc:	1e16      	subs	r6, r2, #0
    1fde:	d020      	beq.n	2022 <_write+0x4a>
    1fe0:	2401      	movs	r4, #1
    putch(buf[i]);
    1fe2:	7809      	ldrb	r1, [r1, #0]
    1fe4:	2000      	movs	r0, #0
    1fe6:	1e77      	subs	r7, r6, #1
    1fe8:	f7ff fc30 	bl	184c <UARTPutch>

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    1fec:	1c23      	adds	r3, r4, #0
    1fee:	4027      	ands	r7, r4
    1ff0:	429e      	cmp	r6, r3
    1ff2:	d916      	bls.n	2022 <_write+0x4a>
    1ff4:	2f00      	cmp	r7, #0
    1ff6:	d007      	beq.n	2008 <_write+0x30>
    putch(buf[i]);
    1ff8:	7869      	ldrb	r1, [r5, #1]
    1ffa:	2000      	movs	r0, #0

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    1ffc:	2402      	movs	r4, #2
    putch(buf[i]);
    1ffe:	f7ff fc25 	bl	184c <UARTPutch>

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    2002:	1c23      	adds	r3, r4, #0
    2004:	42a6      	cmp	r6, r4
    2006:	d90c      	bls.n	2022 <_write+0x4a>
    putch(buf[i]);
    2008:	5ce9      	ldrb	r1, [r5, r3]
    200a:	2000      	movs	r0, #0

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    200c:	3401      	adds	r4, #1
    putch(buf[i]);
    200e:	f7ff fc1d 	bl	184c <UARTPutch>
    2012:	5d29      	ldrb	r1, [r5, r4]
    2014:	2000      	movs	r0, #0

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    2016:	3401      	adds	r4, #1
    putch(buf[i]);
    2018:	f7ff fc18 	bl	184c <UARTPutch>

int _write(int fd, const char *buf, size_t cnt)
{
  int i;

  for (i = 0; i < cnt; i++)
    201c:	1c23      	adds	r3, r4, #0
    201e:	42a6      	cmp	r6, r4
    2020:	d8f2      	bhi.n	2008 <_write+0x30>
    putch(buf[i]);

  return cnt;
}
    2022:	1c30      	adds	r0, r6, #0
    2024:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2026:	bc02      	pop	{r1}
    2028:	4708      	bx	r1
    202a:	46c0      	nop			; (mov r8, r8)

0000202c <vBlockingQueueProducer>:
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB6", blckqSTACK_SIZE, ( void * ) pxQueueParameters6, tskIDLE_PRIORITY, NULL );
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vBlockingQueueProducer, pvParameters )
{
    202c:	b570      	push	{r4, r5, r6, lr}
    202e:	b082      	sub	sp, #8
unsigned short usValue = 0;
    2030:	466d      	mov	r5, sp
    2032:	3506      	adds	r5, #6
    2034:	2600      	movs	r6, #0
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB6", blckqSTACK_SIZE, ( void * ) pxQueueParameters6, tskIDLE_PRIORITY, NULL );
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vBlockingQueueProducer, pvParameters )
{
    2036:	1c04      	adds	r4, r0, #0
unsigned short usValue = 0;
    2038:	802e      	strh	r6, [r5, #0]
    203a:	e000      	b.n	203e <vBlockingQueueProducer+0x12>

	for( ;; )
	{		
		if( xQueueSend( pxQueueParameters->xQueue, ( void * ) &usValue, pxQueueParameters->xBlockTime ) != pdPASS )
		{
			sErrorEverOccurred = pdTRUE;
    203c:	2601      	movs	r6, #1

	pxQueueParameters = ( xBlockingQueueParameters * ) pvParameters;

	for( ;; )
	{		
		if( xQueueSend( pxQueueParameters->xQueue, ( void * ) &usValue, pxQueueParameters->xBlockTime ) != pdPASS )
    203e:	6820      	ldr	r0, [r4, #0]
    2040:	6862      	ldr	r2, [r4, #4]
    2042:	1c29      	adds	r1, r5, #0
    2044:	2300      	movs	r3, #0
    2046:	f001 f9d5 	bl	33f4 <xQueueGenericSend>
    204a:	2801      	cmp	r0, #1
    204c:	d1f6      	bne.n	203c <vBlockingQueueProducer+0x10>
		}
		else
		{
			/* We have successfully posted a message, so increment the variable
			used to check we are still running. */
			if( sErrorEverOccurred == pdFALSE )
    204e:	2e00      	cmp	r6, #0
    2050:	d105      	bne.n	205e <vBlockingQueueProducer+0x32>
			{
				( *pxQueueParameters->psCheckVariable )++;
    2052:	68a3      	ldr	r3, [r4, #8]
    2054:	8819      	ldrh	r1, [r3, #0]
    2056:	3101      	adds	r1, #1
    2058:	0408      	lsls	r0, r1, #16
    205a:	0c02      	lsrs	r2, r0, #16
    205c:	801a      	strh	r2, [r3, #0]
			}

			/* Increment the variable we are going to post next time round.  The
			consumer will expect the numbers to	follow in numerical order. */
			++usValue;
    205e:	882a      	ldrh	r2, [r5, #0]
    2060:	3201      	adds	r2, #1
    2062:	802a      	strh	r2, [r5, #0]
    2064:	e7eb      	b.n	203e <vBlockingQueueProducer+0x12>
    2066:	46c0      	nop			; (mov r8, r8)

00002068 <vBlockingQueueConsumer>:
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vBlockingQueueConsumer, pvParameters )
{
    2068:	b5f0      	push	{r4, r5, r6, r7, lr}
    206a:	b083      	sub	sp, #12
unsigned short usData, usExpectedValue = 0;
xBlockingQueueParameters *pxQueueParameters;
short sErrorEverOccurred = pdFALSE;
    206c:	2700      	movs	r7, #0
    206e:	466d      	mov	r5, sp
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vBlockingQueueConsumer, pvParameters )
{
    2070:	1c04      	adds	r4, r0, #0
unsigned short usData, usExpectedValue = 0;
    2072:	1c3e      	adds	r6, r7, #0
    2074:	3506      	adds	r5, #6

	pxQueueParameters = ( xBlockingQueueParameters * ) pvParameters;

	for( ;; )
	{	
		if( xQueueReceive( pxQueueParameters->xQueue, &usData, pxQueueParameters->xBlockTime ) == pdPASS )
    2076:	6820      	ldr	r0, [r4, #0]
    2078:	6862      	ldr	r2, [r4, #4]
    207a:	1c29      	adds	r1, r5, #0
    207c:	2300      	movs	r3, #0
    207e:	f001 fa89 	bl	3594 <xQueueGenericReceive>
    2082:	2801      	cmp	r0, #1
    2084:	d1f7      	bne.n	2076 <vBlockingQueueConsumer+0xe>
		{
			if( usData != usExpectedValue )
    2086:	882b      	ldrh	r3, [r5, #0]
    2088:	42b3      	cmp	r3, r6
    208a:	d002      	beq.n	2092 <vBlockingQueueConsumer+0x2a>
    208c:	1c1e      	adds	r6, r3, #0
			{
				/* Catch-up. */
				usExpectedValue = usData;

				sErrorEverOccurred = pdTRUE;
    208e:	1c07      	adds	r7, r0, #0
    2090:	e7f1      	b.n	2076 <vBlockingQueueConsumer+0xe>
			}
			else
			{
				/* We have successfully received a message, so increment the
				variable used to check we are still running. */	
				if( sErrorEverOccurred == pdFALSE )
    2092:	2f00      	cmp	r7, #0
    2094:	d105      	bne.n	20a2 <vBlockingQueueConsumer+0x3a>
				{
					( *pxQueueParameters->psCheckVariable )++;
    2096:	68a2      	ldr	r2, [r4, #8]
    2098:	8816      	ldrh	r6, [r2, #0]
    209a:	3601      	adds	r6, #1
    209c:	0430      	lsls	r0, r6, #16
    209e:	0c01      	lsrs	r1, r0, #16
    20a0:	8011      	strh	r1, [r2, #0]
				}
							
				/* Increment the value we expect to remove from the queue next time
				round. */
				++usExpectedValue;
    20a2:	1c59      	adds	r1, r3, #1
    20a4:	040b      	lsls	r3, r1, #16
    20a6:	0c1e      	lsrs	r6, r3, #16
    20a8:	e7e5      	b.n	2076 <vBlockingQueueConsumer+0xe>
    20aa:	46c0      	nop			; (mov r8, r8)

000020ac <vStartBlockingQueueTasks>:
static volatile short sBlockingProducerCount[ blckqNUM_TASK_SETS ] = { ( unsigned short ) 0, ( unsigned short ) 0, ( unsigned short ) 0 };

/*-----------------------------------------------------------*/

void vStartBlockingQueueTasks( unsigned portBASE_TYPE uxPriority )
{
    20ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    20ae:	465f      	mov	r7, fp
    20b0:	4656      	mov	r6, sl
    20b2:	464d      	mov	r5, r9
    20b4:	4644      	mov	r4, r8
    20b6:	b4f0      	push	{r4, r5, r6, r7}
    20b8:	b087      	sub	sp, #28
    20ba:	9005      	str	r0, [sp, #20]
const portTickType xDontBlock = ( portTickType ) 0;

	/* Create the first two tasks as described at the top of the file. */
	
	/* First create the structure used to pass parameters to the consumer tasks. */
	pxQueueParameters1 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    20bc:	200c      	movs	r0, #12
    20be:	f002 fac1 	bl	4644 <pvPortMalloc>

	/* Create the queue used by the first two tasks to pass the incrementing number.
	Pass a pointer to the queue in the parameter structure. */
	pxQueueParameters1->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    20c2:	2102      	movs	r1, #2
const portTickType xDontBlock = ( portTickType ) 0;

	/* Create the first two tasks as described at the top of the file. */
	
	/* First create the structure used to pass parameters to the consumer tasks. */
	pxQueueParameters1 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    20c4:	1c05      	adds	r5, r0, #0

	/* Create the queue used by the first two tasks to pass the incrementing number.
	Pass a pointer to the queue in the parameter structure. */
	pxQueueParameters1->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    20c6:	2001      	movs	r0, #1
    20c8:	f001 f958 	bl	337c <xQueueCreate>

	/* The consumer is created first so gets a block time as described above. */
	pxQueueParameters1->xBlockTime = xBlockTime;
    20cc:	27fa      	movs	r7, #250	; 0xfa

	/* Pass in the variable that this task is going to increment so we can check it
	is still running. */
	pxQueueParameters1->psCheckVariable = &( sBlockingConsumerCount[ 0 ] );
    20ce:	4a47      	ldr	r2, [pc, #284]	; (21ec <vStartBlockingQueueTasks+0x140>)
	/* Create the queue used by the first two tasks to pass the incrementing number.
	Pass a pointer to the queue in the parameter structure. */
	pxQueueParameters1->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );

	/* The consumer is created first so gets a block time as described above. */
	pxQueueParameters1->xBlockTime = xBlockTime;
    20d0:	00bf      	lsls	r7, r7, #2
    20d2:	606f      	str	r7, [r5, #4]
	/* First create the structure used to pass parameters to the consumer tasks. */
	pxQueueParameters1 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );

	/* Create the queue used by the first two tasks to pass the incrementing number.
	Pass a pointer to the queue in the parameter structure. */
	pxQueueParameters1->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    20d4:	6028      	str	r0, [r5, #0]
	/* The consumer is created first so gets a block time as described above. */
	pxQueueParameters1->xBlockTime = xBlockTime;

	/* Pass in the variable that this task is going to increment so we can check it
	is still running. */
	pxQueueParameters1->psCheckVariable = &( sBlockingConsumerCount[ 0 ] );
    20d6:	60aa      	str	r2, [r5, #8]
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    20d8:	200c      	movs	r0, #12
	/* The consumer is created first so gets a block time as described above. */
	pxQueueParameters1->xBlockTime = xBlockTime;

	/* Pass in the variable that this task is going to increment so we can check it
	is still running. */
	pxQueueParameters1->psCheckVariable = &( sBlockingConsumerCount[ 0 ] );
    20da:	4692      	mov	sl, r2
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    20dc:	f002 fab2 	bl	4644 <pvPortMalloc>
	wake and remove the item so the producer should always have room to post. */
	pxQueueParameters2->xBlockTime = xDontBlock;

	/* Pass in the variable that this task is going to increment so we can check
	it is still running. */
	pxQueueParameters2->psCheckVariable = &( sBlockingProducerCount[ 0 ] );
    20e0:	4b43      	ldr	r3, [pc, #268]	; (21f0 <vStartBlockingQueueTasks+0x144>)
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );

	/* Pass the queue to this task also, using the parameter structure. */
	pxQueueParameters2->xQueue = pxQueueParameters1->xQueue;
    20e2:	682c      	ldr	r4, [r5, #0]
	wake and remove the item so the producer should always have room to post. */
	pxQueueParameters2->xBlockTime = xDontBlock;

	/* Pass in the variable that this task is going to increment so we can check
	it is still running. */
	pxQueueParameters2->psCheckVariable = &( sBlockingProducerCount[ 0 ] );
    20e4:	6083      	str	r3, [r0, #8]
    20e6:	4698      	mov	r8, r3


	/* Note the producer has a lower priority than the consumer when the tasks are
	spawned. */
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB1", blckqSTACK_SIZE, ( void * ) pxQueueParameters1, uxPriority, NULL );
    20e8:	4a42      	ldr	r2, [pc, #264]	; (21f4 <vStartBlockingQueueTasks+0x148>)
    20ea:	9b05      	ldr	r3, [sp, #20]
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );

	/* Pass the queue to this task also, using the parameter structure. */
	pxQueueParameters2->xQueue = pxQueueParameters1->xQueue;
    20ec:	6004      	str	r4, [r0, #0]

	/* The producer is not going to block - as soon as it posts the consumer will
	wake and remove the item so the producer should always have room to post. */
	pxQueueParameters2->xBlockTime = xDontBlock;
    20ee:	2400      	movs	r4, #0
    20f0:	6044      	str	r4, [r0, #4]
	pxQueueParameters2->psCheckVariable = &( sBlockingProducerCount[ 0 ] );


	/* Note the producer has a lower priority than the consumer when the tasks are
	spawned. */
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB1", blckqSTACK_SIZE, ( void * ) pxQueueParameters1, uxPriority, NULL );
    20f2:	4693      	mov	fp, r2
	/* Pass in the variable that this task is going to increment so we can check it
	is still running. */
	pxQueueParameters1->psCheckVariable = &( sBlockingConsumerCount[ 0 ] );
		
	/* Create the structure used to pass parameters to the producer task. */
	pxQueueParameters2 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    20f4:	1c06      	adds	r6, r0, #0
	pxQueueParameters2->psCheckVariable = &( sBlockingProducerCount[ 0 ] );


	/* Note the producer has a lower priority than the consumer when the tasks are
	spawned. */
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB1", blckqSTACK_SIZE, ( void * ) pxQueueParameters1, uxPriority, NULL );
    20f6:	9300      	str	r3, [sp, #0]
    20f8:	1c10      	adds	r0, r2, #0
    20fa:	1c2b      	adds	r3, r5, #0
    20fc:	493e      	ldr	r1, [pc, #248]	; (21f8 <vStartBlockingQueueTasks+0x14c>)
    20fe:	2268      	movs	r2, #104	; 0x68
    2100:	9401      	str	r4, [sp, #4]
    2102:	9402      	str	r4, [sp, #8]
    2104:	9403      	str	r4, [sp, #12]
    2106:	f001 fb9f 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( vBlockingQueueProducer, ( signed char * ) "QProdB2", blckqSTACK_SIZE, ( void * ) pxQueueParameters2, tskIDLE_PRIORITY, NULL );
    210a:	4a3c      	ldr	r2, [pc, #240]	; (21fc <vStartBlockingQueueTasks+0x150>)
    210c:	1c33      	adds	r3, r6, #0
    210e:	4691      	mov	r9, r2
    2110:	493b      	ldr	r1, [pc, #236]	; (2200 <vStartBlockingQueueTasks+0x154>)
    2112:	1c10      	adds	r0, r2, #0
    2114:	2268      	movs	r2, #104	; 0x68
    2116:	9400      	str	r4, [sp, #0]
    2118:	9401      	str	r4, [sp, #4]
    211a:	9402      	str	r4, [sp, #8]
    211c:	9403      	str	r4, [sp, #12]
    211e:	f001 fb93 	bl	3848 <xTaskGenericCreate>
	

	/* Create the second two tasks as described at the top of the file.   This uses
	the same mechanism but reverses the task priorities. */

	pxQueueParameters3 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    2122:	200c      	movs	r0, #12
    2124:	f002 fa8e 	bl	4644 <pvPortMalloc>
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    2128:	2102      	movs	r1, #2
	

	/* Create the second two tasks as described at the top of the file.   This uses
	the same mechanism but reverses the task priorities. */

	pxQueueParameters3 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    212a:	1c05      	adds	r5, r0, #0
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    212c:	2001      	movs	r0, #1
    212e:	f001 f925 	bl	337c <xQueueCreate>
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );
    2132:	2202      	movs	r2, #2
    2134:	1c11      	adds	r1, r2, #0
    2136:	4441      	add	r1, r8

	/* Create the second two tasks as described at the top of the file.   This uses
	the same mechanism but reverses the task priorities. */

	pxQueueParameters3 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    2138:	6028      	str	r0, [r5, #0]
	pxQueueParameters3->xBlockTime = xDontBlock;
    213a:	606c      	str	r4, [r5, #4]
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );
    213c:	60a9      	str	r1, [r5, #8]

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    213e:	200c      	movs	r0, #12
    2140:	f002 fa80 	bl	4644 <pvPortMalloc>
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
	pxQueueParameters4->xBlockTime = xBlockTime;
	pxQueueParameters4->psCheckVariable = &( sBlockingConsumerCount[ 1 ] );
    2144:	2202      	movs	r2, #2
	pxQueueParameters3 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    2146:	1c06      	adds	r6, r0, #0
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
	pxQueueParameters4->xBlockTime = xBlockTime;
	pxQueueParameters4->psCheckVariable = &( sBlockingConsumerCount[ 1 ] );
    2148:	1c13      	adds	r3, r2, #0
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
    214a:	6828      	ldr	r0, [r5, #0]
	pxQueueParameters4->xBlockTime = xBlockTime;
	pxQueueParameters4->psCheckVariable = &( sBlockingConsumerCount[ 1 ] );
    214c:	4453      	add	r3, sl
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
	pxQueueParameters4->xBlockTime = xBlockTime;
    214e:	6077      	str	r7, [r6, #4]
	pxQueueParameters3->xQueue = xQueueCreate( uxQueueSize1, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters3->xBlockTime = xDontBlock;
	pxQueueParameters3->psCheckVariable = &( sBlockingProducerCount[ 1 ] );

	pxQueueParameters4 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters4->xQueue = pxQueueParameters3->xQueue;
    2150:	6030      	str	r0, [r6, #0]
	pxQueueParameters4->xBlockTime = xBlockTime;
	pxQueueParameters4->psCheckVariable = &( sBlockingConsumerCount[ 1 ] );
    2152:	60b3      	str	r3, [r6, #8]

	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QProdB3", blckqSTACK_SIZE, ( void * ) pxQueueParameters3, tskIDLE_PRIORITY, NULL );
    2154:	4658      	mov	r0, fp
    2156:	1c2b      	adds	r3, r5, #0
    2158:	492a      	ldr	r1, [pc, #168]	; (2204 <vStartBlockingQueueTasks+0x158>)
    215a:	3266      	adds	r2, #102	; 0x66
    215c:	9400      	str	r4, [sp, #0]
    215e:	9401      	str	r4, [sp, #4]
    2160:	9402      	str	r4, [sp, #8]
    2162:	9403      	str	r4, [sp, #12]
    2164:	f001 fb70 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( vBlockingQueueProducer, ( signed char * ) "QConsB4", blckqSTACK_SIZE, ( void * ) pxQueueParameters4, uxPriority, NULL );
    2168:	9d05      	ldr	r5, [sp, #20]
    216a:	1c33      	adds	r3, r6, #0
    216c:	2268      	movs	r2, #104	; 0x68
    216e:	4648      	mov	r0, r9
    2170:	4925      	ldr	r1, [pc, #148]	; (2208 <vStartBlockingQueueTasks+0x15c>)
    2172:	9500      	str	r5, [sp, #0]
    2174:	9401      	str	r4, [sp, #4]
    2176:	9402      	str	r4, [sp, #8]
    2178:	9403      	str	r4, [sp, #12]
    217a:	f001 fb65 	bl	3848 <xTaskGenericCreate>



	/* Create the last two tasks as described above.  The mechanism is again just
	the same.  This time both parameter structures are given a block time. */
	pxQueueParameters5 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    217e:	200c      	movs	r0, #12
    2180:	f002 fa60 	bl	4644 <pvPortMalloc>
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    2184:	2102      	movs	r1, #2



	/* Create the last two tasks as described above.  The mechanism is again just
	the same.  This time both parameter structures are given a block time. */
	pxQueueParameters5 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    2186:	1c05      	adds	r5, r0, #0
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    2188:	2005      	movs	r0, #5
    218a:	f001 f8f7 	bl	337c <xQueueCreate>
	pxQueueParameters5->xBlockTime = xBlockTime;
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );
    218e:	2204      	movs	r2, #4
    2190:	1c11      	adds	r1, r2, #0
    2192:	4441      	add	r1, r8


	/* Create the last two tasks as described above.  The mechanism is again just
	the same.  This time both parameter structures are given a block time. */
	pxQueueParameters5 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
    2194:	6028      	str	r0, [r5, #0]
	pxQueueParameters5->xBlockTime = xBlockTime;
    2196:	606f      	str	r7, [r5, #4]
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );
    2198:	60a9      	str	r1, [r5, #8]

	pxQueueParameters6 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    219a:	200c      	movs	r0, #12
    219c:	f002 fa52 	bl	4644 <pvPortMalloc>
	pxQueueParameters6->xQueue = pxQueueParameters5->xQueue;
	pxQueueParameters6->xBlockTime = xBlockTime;
	pxQueueParameters6->psCheckVariable = &( sBlockingConsumerCount[ 2 ] );	
    21a0:	2204      	movs	r2, #4
	pxQueueParameters5 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters5->xBlockTime = xBlockTime;
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );

	pxQueueParameters6 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
    21a2:	1c06      	adds	r6, r0, #0
	pxQueueParameters6->xQueue = pxQueueParameters5->xQueue;
	pxQueueParameters6->xBlockTime = xBlockTime;
	pxQueueParameters6->psCheckVariable = &( sBlockingConsumerCount[ 2 ] );	
    21a4:	1c13      	adds	r3, r2, #0
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters5->xBlockTime = xBlockTime;
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );

	pxQueueParameters6 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters6->xQueue = pxQueueParameters5->xQueue;
    21a6:	6828      	ldr	r0, [r5, #0]
	pxQueueParameters6->xBlockTime = xBlockTime;
	pxQueueParameters6->psCheckVariable = &( sBlockingConsumerCount[ 2 ] );	
    21a8:	4453      	add	r3, sl
	pxQueueParameters5->xQueue = xQueueCreate( uxQueueSize5, ( unsigned portBASE_TYPE ) sizeof( unsigned short ) );
	pxQueueParameters5->xBlockTime = xBlockTime;
	pxQueueParameters5->psCheckVariable = &( sBlockingProducerCount[ 2 ] );

	pxQueueParameters6 = ( xBlockingQueueParameters * ) pvPortMalloc( sizeof( xBlockingQueueParameters ) );
	pxQueueParameters6->xQueue = pxQueueParameters5->xQueue;
    21aa:	6030      	str	r0, [r6, #0]
	pxQueueParameters6->xBlockTime = xBlockTime;
    21ac:	6077      	str	r7, [r6, #4]
	pxQueueParameters6->psCheckVariable = &( sBlockingConsumerCount[ 2 ] );	
    21ae:	60b3      	str	r3, [r6, #8]

	xTaskCreate( vBlockingQueueProducer, ( signed char * ) "QProdB5", blckqSTACK_SIZE, ( void * ) pxQueueParameters5, tskIDLE_PRIORITY, NULL );
    21b0:	4648      	mov	r0, r9
    21b2:	1c2b      	adds	r3, r5, #0
    21b4:	4915      	ldr	r1, [pc, #84]	; (220c <vStartBlockingQueueTasks+0x160>)
    21b6:	3264      	adds	r2, #100	; 0x64
    21b8:	9400      	str	r4, [sp, #0]
    21ba:	9401      	str	r4, [sp, #4]
    21bc:	9402      	str	r4, [sp, #8]
    21be:	9403      	str	r4, [sp, #12]
    21c0:	f001 fb42 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( vBlockingQueueConsumer, ( signed char * ) "QConsB6", blckqSTACK_SIZE, ( void * ) pxQueueParameters6, tskIDLE_PRIORITY, NULL );
    21c4:	4658      	mov	r0, fp
    21c6:	1c33      	adds	r3, r6, #0
    21c8:	4911      	ldr	r1, [pc, #68]	; (2210 <vStartBlockingQueueTasks+0x164>)
    21ca:	2268      	movs	r2, #104	; 0x68
    21cc:	9400      	str	r4, [sp, #0]
    21ce:	9401      	str	r4, [sp, #4]
    21d0:	9402      	str	r4, [sp, #8]
    21d2:	9403      	str	r4, [sp, #12]
    21d4:	f001 fb38 	bl	3848 <xTaskGenericCreate>
}
    21d8:	b007      	add	sp, #28
    21da:	bc3c      	pop	{r2, r3, r4, r5}
    21dc:	4690      	mov	r8, r2
    21de:	4699      	mov	r9, r3
    21e0:	46a2      	mov	sl, r4
    21e2:	46ab      	mov	fp, r5
    21e4:	bcf0      	pop	{r4, r5, r6, r7}
    21e6:	bc01      	pop	{r0}
    21e8:	4700      	bx	r0
    21ea:	46c0      	nop			; (mov r8, r8)
    21ec:	400009d0 	.word	0x400009d0
    21f0:	400009c0 	.word	0x400009c0
    21f4:	00002069 	.word	0x00002069
    21f8:	0000ec30 	.word	0x0000ec30
    21fc:	0000202d 	.word	0x0000202d
    2200:	0000ec38 	.word	0x0000ec38
    2204:	0000ec40 	.word	0x0000ec40
    2208:	0000ec48 	.word	0x0000ec48
    220c:	0000ec50 	.word	0x0000ec50
    2210:	0000ec58 	.word	0x0000ec58

00002214 <xAreBlockingQueuesStillRunning>:
}
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreBlockingQueuesStillRunning( void )
{
    2214:	b5f0      	push	{r4, r5, r6, r7, lr}
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    2216:	4c27      	ldr	r4, [pc, #156]	; (22b4 <xAreBlockingQueuesStillRunning+0xa0>)
    2218:	4927      	ldr	r1, [pc, #156]	; (22b8 <xAreBlockingQueuesStillRunning+0xa4>)
    221a:	8825      	ldrh	r5, [r4, #0]
	}
}
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreBlockingQueuesStillRunning( void )
    221c:	2200      	movs	r2, #0
    221e:	5e8e      	ldrsh	r6, [r1, r2]
    2220:	042f      	lsls	r7, r5, #16
    2222:	143a      	asrs	r2, r7, #16
    2224:	1ab6      	subs	r6, r6, r2
    2226:	1e73      	subs	r3, r6, #1
    2228:	419e      	sbcs	r6, r3
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];
    222a:	8823      	ldrh	r3, [r4, #0]


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    222c:	4a23      	ldr	r2, [pc, #140]	; (22bc <xAreBlockingQueuesStillRunning+0xa8>)
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];
    222e:	800b      	strh	r3, [r1, #0]


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    2230:	4b23      	ldr	r3, [pc, #140]	; (22c0 <xAreBlockingQueuesStillRunning+0xac>)
    2232:	8810      	ldrh	r0, [r2, #0]
    2234:	2700      	movs	r7, #0
    2236:	5fdd      	ldrsh	r5, [r3, r7]
    2238:	0400      	lsls	r0, r0, #16
    223a:	1407      	asrs	r7, r0, #16
		{
			xReturn = pdFALSE;
    223c:	1be8      	subs	r0, r5, r7
		}
		sLastBlockingProducerCount[ xTasks ] = sBlockingProducerCount[ xTasks ];
    223e:	8817      	ldrh	r7, [r2, #0]
    2240:	801f      	strh	r7, [r3, #0]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    2242:	1e45      	subs	r5, r0, #1
    2244:	41a8      	sbcs	r0, r5
    2246:	4245      	negs	r5, r0
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    2248:	8860      	ldrh	r0, [r4, #2]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    224a:	402e      	ands	r6, r5
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    224c:	0400      	lsls	r0, r0, #16
    224e:	2702      	movs	r7, #2
    2250:	5fcd      	ldrsh	r5, [r1, r7]
    2252:	1407      	asrs	r7, r0, #16
		{
			xReturn = pdFALSE;
    2254:	1be8      	subs	r0, r5, r7
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];
    2256:	8867      	ldrh	r7, [r4, #2]
    2258:	804f      	strh	r7, [r1, #2]

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    225a:	1e45      	subs	r5, r0, #1
    225c:	41a8      	sbcs	r0, r5
    225e:	4245      	negs	r5, r0
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    2260:	8850      	ldrh	r0, [r2, #2]

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    2262:	402e      	ands	r6, r5
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    2264:	0400      	lsls	r0, r0, #16
    2266:	2702      	movs	r7, #2
    2268:	5fdd      	ldrsh	r5, [r3, r7]
    226a:	1407      	asrs	r7, r0, #16
		{
			xReturn = pdFALSE;
    226c:	1be8      	subs	r0, r5, r7
		}
		sLastBlockingProducerCount[ xTasks ] = sBlockingProducerCount[ xTasks ];
    226e:	8857      	ldrh	r7, [r2, #2]
    2270:	805f      	strh	r7, [r3, #2]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    2272:	1e45      	subs	r5, r0, #1
    2274:	41a8      	sbcs	r0, r5
    2276:	4245      	negs	r5, r0
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    2278:	88a0      	ldrh	r0, [r4, #4]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    227a:	402e      	ands	r6, r5
	Loop through each check variable to and return pdFALSE if any are found not
	to have changed since the last call. */

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
    227c:	0400      	lsls	r0, r0, #16
    227e:	2704      	movs	r7, #4
    2280:	5fcd      	ldrsh	r5, [r1, r7]
    2282:	1407      	asrs	r7, r0, #16
		{
			xReturn = pdFALSE;
    2284:	1be8      	subs	r0, r5, r7
    2286:	1e45      	subs	r5, r0, #1
    2288:	41a8      	sbcs	r0, r5
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];
    228a:	88a5      	ldrh	r5, [r4, #4]
    228c:	808d      	strh	r5, [r1, #4]


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    228e:	8891      	ldrh	r1, [r2, #4]

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    2290:	4247      	negs	r7, r0
    2292:	1c30      	adds	r0, r6, #0
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    2294:	2504      	movs	r5, #4
    2296:	5f5c      	ldrsh	r4, [r3, r5]

	for( xTasks = 0; xTasks < blckqNUM_TASK_SETS; xTasks++ )
	{
		if( sBlockingConsumerCount[ xTasks ] == sLastBlockingConsumerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    2298:	4038      	ands	r0, r7
		}
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
    229a:	040f      	lsls	r7, r1, #16
    229c:	143e      	asrs	r6, r7, #16
		{
			xReturn = pdFALSE;
    229e:	1ba5      	subs	r5, r4, r6
    22a0:	1e6c      	subs	r4, r5, #1
    22a2:	41a5      	sbcs	r5, r4
		}
		sLastBlockingProducerCount[ xTasks ] = sBlockingProducerCount[ xTasks ];
    22a4:	8892      	ldrh	r2, [r2, #4]
		sLastBlockingConsumerCount[ xTasks ] = sBlockingConsumerCount[ xTasks ];


		if( sBlockingProducerCount[ xTasks ] == sLastBlockingProducerCount[ xTasks ]  )
		{
			xReturn = pdFALSE;
    22a6:	4269      	negs	r1, r5
    22a8:	4008      	ands	r0, r1
		}
		sLastBlockingProducerCount[ xTasks ] = sBlockingProducerCount[ xTasks ];
    22aa:	809a      	strh	r2, [r3, #4]
	}

	return xReturn;
}
    22ac:	bcf0      	pop	{r4, r5, r6, r7}
    22ae:	bc02      	pop	{r1}
    22b0:	4708      	bx	r1
    22b2:	46c0      	nop			; (mov r8, r8)
    22b4:	400009d0 	.word	0x400009d0
    22b8:	400009c8 	.word	0x400009c8
    22bc:	400009c0 	.word	0x400009c0
    22c0:	400009b8 	.word	0x400009b8

000022c4 <vSecondaryBlockTimeTestTask>:
	}
}
/*-----------------------------------------------------------*/

static void vSecondaryBlockTimeTestTask( void *pvParameters )
{
    22c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    22c6:	4657      	mov	r7, sl
    22c8:	464e      	mov	r6, r9
    22ca:	4645      	mov	r5, r8
    22cc:	b4e0      	push	{r5, r6, r7}
	{
		/*********************************************************************
        Test 1 and 2

		This task does does not participate in these tests. */
		vTaskSuspend( NULL );
    22ce:	2300      	movs	r3, #0
    22d0:	469a      	mov	sl, r3
    22d2:	4c24      	ldr	r4, [pc, #144]	; (2364 <vSecondaryBlockTimeTestTask+0xa0>)
		xTimeWhenBlocking = xTaskGetTickCount();

		/* We should unblock after bktTIME_TO_BLOCK having not sent
		anything to the queue. */
		xData = 0;
		xRunIndicator = bktRUN_INDICATOR;
    22d4:	3355      	adds	r3, #85	; 0x55
    22d6:	4e24      	ldr	r6, [pc, #144]	; (2368 <vSecondaryBlockTimeTestTask+0xa4>)
    22d8:	4d24      	ldr	r5, [pc, #144]	; (236c <vSecondaryBlockTimeTestTask+0xa8>)
    22da:	4f25      	ldr	r7, [pc, #148]	; (2370 <vSecondaryBlockTimeTestTask+0xac>)
	}
}
/*-----------------------------------------------------------*/

static void vSecondaryBlockTimeTestTask( void *pvParameters )
{
    22dc:	b082      	sub	sp, #8
		xTimeWhenBlocking = xTaskGetTickCount();

		/* We should unblock after bktTIME_TO_BLOCK having not sent
		anything to the queue. */
		xData = 0;
		xRunIndicator = bktRUN_INDICATOR;
    22de:	4698      	mov	r8, r3
	{
		/*********************************************************************
        Test 1 and 2

		This task does does not participate in these tests. */
		vTaskSuspend( NULL );
    22e0:	2000      	movs	r0, #0
    22e2:	f001 ffd3 	bl	428c <vTaskSuspend>
        Test 3

		The first thing we do is attempt to read from the queue.  It should be
		full so we block.  Note the time before we block so we can check the
		wake time is as per that expected. */
		xTimeWhenBlocking = xTaskGetTickCount();
    22e6:	f001 fd09 	bl	3cfc <xTaskGetTickCount>

		/* We should unblock after bktTIME_TO_BLOCK having not sent
		anything to the queue. */
		xData = 0;
    22ea:	4653      	mov	r3, sl
    22ec:	9301      	str	r3, [sp, #4]
		xRunIndicator = bktRUN_INDICATOR;
    22ee:	4643      	mov	r3, r8
        Test 3

		The first thing we do is attempt to read from the queue.  It should be
		full so we block.  Note the time before we block so we can check the
		wake time is as per that expected. */
		xTimeWhenBlocking = xTaskGetTickCount();
    22f0:	4681      	mov	r9, r0

		/* We should unblock after bktTIME_TO_BLOCK having not sent
		anything to the queue. */
		xData = 0;
		xRunIndicator = bktRUN_INDICATOR;
    22f2:	6023      	str	r3, [r4, #0]
		if( xQueueSend( xTestQueue, &xData, bktTIME_TO_BLOCK ) != errQUEUE_FULL )
    22f4:	6830      	ldr	r0, [r6, #0]
    22f6:	a901      	add	r1, sp, #4
    22f8:	22af      	movs	r2, #175	; 0xaf
    22fa:	4653      	mov	r3, sl
    22fc:	f001 f87a 	bl	33f4 <xQueueGenericSend>
    2300:	2800      	cmp	r0, #0
    2302:	d001      	beq.n	2308 <vSecondaryBlockTimeTestTask+0x44>
		{
			xErrorOccurred = pdTRUE;
    2304:	2001      	movs	r0, #1
    2306:	6028      	str	r0, [r5, #0]
		}

		/* How long were we inside the send function? */
		xBlockedTime = xTaskGetTickCount() - xTimeWhenBlocking;
    2308:	f001 fcf8 	bl	3cfc <xTaskGetTickCount>
    230c:	464b      	mov	r3, r9
    230e:	1ac0      	subs	r0, r0, r3

		/* We should not have blocked for less time than bktTIME_TO_BLOCK. */
		if( xBlockedTime < bktTIME_TO_BLOCK )
    2310:	28ae      	cmp	r0, #174	; 0xae
    2312:	d901      	bls.n	2318 <vSecondaryBlockTimeTestTask+0x54>
		}

		/* We should of not blocked for much longer than bktALLOWABLE_MARGIN
		either.  A margin is permitted as we would not necessarily run as
		soon as we unblocked. */
		if( xBlockedTime > ( bktTIME_TO_BLOCK + bktALLOWABLE_MARGIN ) )
    2314:	28be      	cmp	r0, #190	; 0xbe
    2316:	d901      	bls.n	231c <vSecondaryBlockTimeTestTask+0x58>
		{
			xErrorOccurred = pdTRUE;
    2318:	2101      	movs	r1, #1
    231a:	6029      	str	r1, [r5, #0]
		}

		/* Suspend ready for test 3. */
		xRunIndicator = bktRUN_INDICATOR;
    231c:	4643      	mov	r3, r8
    231e:	6023      	str	r3, [r4, #0]
		vTaskSuspend( NULL );
    2320:	2000      	movs	r0, #0
    2322:	f001 ffb3 	bl	428c <vTaskSuspend>

		/*********************************************************************
        Test 4

		As per test three, but with the send and receive reversed. */
		xTimeWhenBlocking = xTaskGetTickCount();
    2326:	f001 fce9 	bl	3cfc <xTaskGetTickCount>

		/* We should unblock after bktTIME_TO_BLOCK having not received
		anything on the queue. */
		xRunIndicator = bktRUN_INDICATOR;
    232a:	4643      	mov	r3, r8

		/*********************************************************************
        Test 4

		As per test three, but with the send and receive reversed. */
		xTimeWhenBlocking = xTaskGetTickCount();
    232c:	4681      	mov	r9, r0

		/* We should unblock after bktTIME_TO_BLOCK having not received
		anything on the queue. */
		xRunIndicator = bktRUN_INDICATOR;
    232e:	6023      	str	r3, [r4, #0]
		if( xQueueReceive( xTestQueue, &xData, bktTIME_TO_BLOCK ) != errQUEUE_EMPTY )
    2330:	6830      	ldr	r0, [r6, #0]
    2332:	a901      	add	r1, sp, #4
    2334:	22af      	movs	r2, #175	; 0xaf
    2336:	2300      	movs	r3, #0
    2338:	f001 f92c 	bl	3594 <xQueueGenericReceive>
    233c:	2800      	cmp	r0, #0
    233e:	d001      	beq.n	2344 <vSecondaryBlockTimeTestTask+0x80>
		{
			xErrorOccurred = pdTRUE;
    2340:	2201      	movs	r2, #1
    2342:	602a      	str	r2, [r5, #0]
		}

		xBlockedTime = xTaskGetTickCount() - xTimeWhenBlocking;
    2344:	f001 fcda 	bl	3cfc <xTaskGetTickCount>
    2348:	464b      	mov	r3, r9
    234a:	1ac0      	subs	r0, r0, r3

		/* We should not have blocked for less time than bktTIME_TO_BLOCK. */
		if( xBlockedTime < bktTIME_TO_BLOCK )
    234c:	28ae      	cmp	r0, #174	; 0xae
    234e:	d901      	bls.n	2354 <vSecondaryBlockTimeTestTask+0x90>
		}

		/* We should of not blocked for much longer than bktALLOWABLE_MARGIN
		either.  A margin is permitted as we would not necessarily run as soon
		as we unblocked. */
		if( xBlockedTime > ( bktTIME_TO_BLOCK + bktALLOWABLE_MARGIN ) )
    2350:	28be      	cmp	r0, #190	; 0xbe
    2352:	d901      	bls.n	2358 <vSecondaryBlockTimeTestTask+0x94>
		{
			xErrorOccurred = pdTRUE;
    2354:	2001      	movs	r0, #1
    2356:	6028      	str	r0, [r5, #0]
		}

		xRunIndicator = bktRUN_INDICATOR;
    2358:	4643      	mov	r3, r8
    235a:	6023      	str	r3, [r4, #0]

		xSecondaryCycles++;
    235c:	6839      	ldr	r1, [r7, #0]
    235e:	3101      	adds	r1, #1
    2360:	6039      	str	r1, [r7, #0]
	}
    2362:	e7bd      	b.n	22e0 <vSecondaryBlockTimeTestTask+0x1c>
    2364:	400009e0 	.word	0x400009e0
    2368:	400009e8 	.word	0x400009e8
    236c:	400009ec 	.word	0x400009ec
    2370:	400009f4 	.word	0x400009f4

00002374 <vPrimaryBlockTimeTestTask>:
	xTaskCreate( vSecondaryBlockTimeTestTask, ( signed char * )"BTest2", configMINIMAL_STACK_SIZE, NULL, bktSECONDARY_PRIORITY, &xSecondary );
}
/*-----------------------------------------------------------*/

static void vPrimaryBlockTimeTestTask( void *pvParameters )
{
    2374:	b5f0      	push	{r4, r5, r6, r7, lr}
    2376:	465f      	mov	r7, fp
    2378:	4656      	mov	r6, sl
    237a:	464d      	mov	r5, r9
    237c:	4644      	mov	r4, r8
    237e:	b4f0      	push	{r4, r5, r6, r7}
        Simple block time wakeup test on queue receives. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
		{
			/* The queue is empty. Attempt to read from the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;
    2380:	220a      	movs	r2, #10

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueReceive( xTestQueue, &xData, xTimeToBlock ) != errQUEUE_EMPTY )
			{
				xErrorOccurred = pdTRUE;
    2382:	2301      	movs	r3, #1
    2384:	4e8e      	ldr	r6, [pc, #568]	; (25c0 <vPrimaryBlockTimeTestTask+0x24c>)
    2386:	4d8f      	ldr	r5, [pc, #572]	; (25c4 <vPrimaryBlockTimeTestTask+0x250>)
    2388:	4c8f      	ldr	r4, [pc, #572]	; (25c8 <vPrimaryBlockTimeTestTask+0x254>)
    238a:	4f90      	ldr	r7, [pc, #576]	; (25cc <vPrimaryBlockTimeTestTask+0x258>)
	xTaskCreate( vSecondaryBlockTimeTestTask, ( signed char * )"BTest2", configMINIMAL_STACK_SIZE, NULL, bktSECONDARY_PRIORITY, &xSecondary );
}
/*-----------------------------------------------------------*/

static void vPrimaryBlockTimeTestTask( void *pvParameters )
{
    238c:	b083      	sub	sp, #12
        Simple block time wakeup test on queue receives. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
		{
			/* The queue is empty. Attempt to read from the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;
    238e:	4693      	mov	fp, r2

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueReceive( xTestQueue, &xData, xTimeToBlock ) != errQUEUE_EMPTY )
			{
				xErrorOccurred = pdTRUE;
    2390:	4698      	mov	r8, r3
	{
		/*********************************************************************
        Test 1

        Simple block time wakeup test on queue receives. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2392:	2000      	movs	r0, #0
    2394:	9001      	str	r0, [sp, #4]
    2396:	1c03      	adds	r3, r0, #0
		{
			/* The queue is empty. Attempt to read from the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;
    2398:	465a      	mov	r2, fp
    239a:	409a      	lsls	r2, r3
    239c:	4691      	mov	r9, r2

			xTimeWhenBlocking = xTaskGetTickCount();
    239e:	f001 fcad 	bl	3cfc <xTaskGetTickCount>

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueReceive( xTestQueue, &xData, xTimeToBlock ) != errQUEUE_EMPTY )
    23a2:	4669      	mov	r1, sp
		{
			/* The queue is empty. Attempt to read from the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;

			xTimeWhenBlocking = xTaskGetTickCount();
    23a4:	4682      	mov	sl, r0

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueReceive( xTestQueue, &xData, xTimeToBlock ) != errQUEUE_EMPTY )
    23a6:	464a      	mov	r2, r9
    23a8:	6830      	ldr	r0, [r6, #0]
    23aa:	2300      	movs	r3, #0
    23ac:	f001 f8f2 	bl	3594 <xQueueGenericReceive>
    23b0:	2800      	cmp	r0, #0
    23b2:	d001      	beq.n	23b8 <vPrimaryBlockTimeTestTask+0x44>
			{
				xErrorOccurred = pdTRUE;
    23b4:	4643      	mov	r3, r8
    23b6:	602b      	str	r3, [r5, #0]
			}

			/* How long were we blocked for? */
			xBlockedTime = xTaskGetTickCount() - xTimeWhenBlocking;
    23b8:	f001 fca0 	bl	3cfc <xTaskGetTickCount>
    23bc:	4652      	mov	r2, sl
    23be:	1a80      	subs	r0, r0, r2

			if( xBlockedTime < xTimeToBlock )
    23c0:	4581      	cmp	r9, r0
    23c2:	d901      	bls.n	23c8 <vPrimaryBlockTimeTestTask+0x54>
			{
				/* Should not have blocked for less than we requested. */
				xErrorOccurred = pdTRUE;
    23c4:	4643      	mov	r3, r8
    23c6:	602b      	str	r3, [r5, #0]
			}

			if( xBlockedTime > ( xTimeToBlock + bktALLOWABLE_MARGIN ) )
    23c8:	210f      	movs	r1, #15
    23ca:	1c0b      	adds	r3, r1, #0
    23cc:	444b      	add	r3, r9
    23ce:	4298      	cmp	r0, r3
    23d0:	d901      	bls.n	23d6 <vPrimaryBlockTimeTestTask+0x62>
			{
				/* Should not have blocked for longer than we requested,
				although we would not necessarily run as soon as we were
				unblocked so a margin is allowed. */
				xErrorOccurred = pdTRUE;
    23d2:	4643      	mov	r3, r8
    23d4:	602b      	str	r3, [r5, #0]
	{
		/*********************************************************************
        Test 1

        Simple block time wakeup test on queue receives. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    23d6:	9b01      	ldr	r3, [sp, #4]
    23d8:	3301      	adds	r3, #1
    23da:	9301      	str	r3, [sp, #4]
    23dc:	2b04      	cmp	r3, #4
    23de:	dddb      	ble.n	2398 <vPrimaryBlockTimeTestTask+0x24>
        Test 2

        Simple block time wakeup test on queue sends.

		First fill the queue.  It should be empty so all sends should pass. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    23e0:	2000      	movs	r0, #0
    23e2:	9001      	str	r0, [sp, #4]
		{
			if( xQueueSend( xTestQueue, &xItem, bktDONT_BLOCK ) != pdPASS )
    23e4:	2200      	movs	r2, #0
    23e6:	6830      	ldr	r0, [r6, #0]
    23e8:	a901      	add	r1, sp, #4
    23ea:	1c13      	adds	r3, r2, #0
    23ec:	f001 f802 	bl	33f4 <xQueueGenericSend>
    23f0:	2801      	cmp	r0, #1
    23f2:	d001      	beq.n	23f8 <vPrimaryBlockTimeTestTask+0x84>
			{
				xErrorOccurred = pdTRUE;
    23f4:	4643      	mov	r3, r8
    23f6:	602b      	str	r3, [r5, #0]
        Test 2

        Simple block time wakeup test on queue sends.

		First fill the queue.  It should be empty so all sends should pass. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    23f8:	9a01      	ldr	r2, [sp, #4]
    23fa:	3201      	adds	r2, #1
    23fc:	9201      	str	r2, [sp, #4]
    23fe:	2a04      	cmp	r2, #4
    2400:	ddf0      	ble.n	23e4 <vPrimaryBlockTimeTestTask+0x70>
			#if configUSE_PREEMPTION == 0
				taskYIELD();
			#endif
		}

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2402:	2100      	movs	r1, #0
    2404:	9101      	str	r1, [sp, #4]
    2406:	1c0b      	adds	r3, r1, #0
		{
			/* The queue is full. Attempt to write to the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;
    2408:	465a      	mov	r2, fp
    240a:	409a      	lsls	r2, r3
    240c:	4691      	mov	r9, r2

			xTimeWhenBlocking = xTaskGetTickCount();
    240e:	f001 fc75 	bl	3cfc <xTaskGetTickCount>

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueSend( xTestQueue, &xItem, xTimeToBlock ) != errQUEUE_FULL )
    2412:	a901      	add	r1, sp, #4
		{
			/* The queue is full. Attempt to write to the queue using a block
			time.  When we wake, ensure the delta in time is as expected. */
			xTimeToBlock = bktPRIMARY_BLOCK_TIME << xItem;

			xTimeWhenBlocking = xTaskGetTickCount();
    2414:	4682      	mov	sl, r0

			/* We should unblock after xTimeToBlock having not received
			anything on the queue. */
			if( xQueueSend( xTestQueue, &xItem, xTimeToBlock ) != errQUEUE_FULL )
    2416:	464a      	mov	r2, r9
    2418:	6830      	ldr	r0, [r6, #0]
    241a:	2300      	movs	r3, #0
    241c:	f000 ffea 	bl	33f4 <xQueueGenericSend>
    2420:	2800      	cmp	r0, #0
    2422:	d001      	beq.n	2428 <vPrimaryBlockTimeTestTask+0xb4>
			{
				xErrorOccurred = pdTRUE;
    2424:	4643      	mov	r3, r8
    2426:	602b      	str	r3, [r5, #0]
			}

			/* How long were we blocked for? */
			xBlockedTime = xTaskGetTickCount() - xTimeWhenBlocking;
    2428:	f001 fc68 	bl	3cfc <xTaskGetTickCount>
    242c:	4652      	mov	r2, sl
    242e:	1a80      	subs	r0, r0, r2

			if( xBlockedTime < xTimeToBlock )
    2430:	4581      	cmp	r9, r0
    2432:	d901      	bls.n	2438 <vPrimaryBlockTimeTestTask+0xc4>
			{
				/* Should not have blocked for less than we requested. */
				xErrorOccurred = pdTRUE;
    2434:	4643      	mov	r3, r8
    2436:	602b      	str	r3, [r5, #0]
			}

			if( xBlockedTime > ( xTimeToBlock + bktALLOWABLE_MARGIN ) )
    2438:	210f      	movs	r1, #15
    243a:	1c0b      	adds	r3, r1, #0
    243c:	444b      	add	r3, r9
    243e:	4298      	cmp	r0, r3
    2440:	d901      	bls.n	2446 <vPrimaryBlockTimeTestTask+0xd2>
			{
				/* Should not have blocked for longer than we requested,
				although we would not necessarily run as soon as we were
				unblocked so a margin is allowed. */
				xErrorOccurred = pdTRUE;
    2442:	4643      	mov	r3, r8
    2444:	602b      	str	r3, [r5, #0]
			#if configUSE_PREEMPTION == 0
				taskYIELD();
			#endif
		}

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2446:	9b01      	ldr	r3, [sp, #4]
    2448:	3301      	adds	r3, #1
    244a:	9301      	str	r3, [sp, #4]
    244c:	2b04      	cmp	r3, #4
    244e:	dddb      	ble.n	2408 <vPrimaryBlockTimeTestTask+0x94>
		recognise that its block time has not expired and return to block for
		the remains of its block time.

		Wake the other task so it blocks attempting to post to the already
		full queue. */
		xRunIndicator = 0;
    2450:	2200      	movs	r2, #0
		vTaskResume( xSecondary );
    2452:	6838      	ldr	r0, [r7, #0]
		recognise that its block time has not expired and return to block for
		the remains of its block time.

		Wake the other task so it blocks attempting to post to the already
		full queue. */
		xRunIndicator = 0;
    2454:	6022      	str	r2, [r4, #0]
		vTaskResume( xSecondary );
    2456:	f001 fb99 	bl	3b8c <vTaskResume>

		/* We need to wait a little to ensure the other task executes. */
		while( xRunIndicator != bktRUN_INDICATOR )
    245a:	6820      	ldr	r0, [r4, #0]
    245c:	2855      	cmp	r0, #85	; 0x55
    245e:	d005      	beq.n	246c <vPrimaryBlockTimeTestTask+0xf8>
		{
			/* The other task has not yet executed. */
			vTaskDelay( bktSHORT_WAIT );
    2460:	2014      	movs	r0, #20
    2462:	f001 fe3b 	bl	40dc <vTaskDelay>
		full queue. */
		xRunIndicator = 0;
		vTaskResume( xSecondary );

		/* We need to wait a little to ensure the other task executes. */
		while( xRunIndicator != bktRUN_INDICATOR )
    2466:	6821      	ldr	r1, [r4, #0]
    2468:	2955      	cmp	r1, #85	; 0x55
    246a:	d1f9      	bne.n	2460 <vPrimaryBlockTimeTestTask+0xec>
		{
			/* The other task has not yet executed. */
			vTaskDelay( bktSHORT_WAIT );
		}
		/* Make sure the other task is blocked on the queue. */
		vTaskDelay( bktSHORT_WAIT );
    246c:	2014      	movs	r0, #20
    246e:	f001 fe35 	bl	40dc <vTaskDelay>
		xRunIndicator = 0;
    2472:	2300      	movs	r3, #0
    2474:	6023      	str	r3, [r4, #0]

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2476:	9301      	str	r3, [sp, #4]
    2478:	e00f      	b.n	249a <vPrimaryBlockTimeTestTask+0x126>
				xErrorOccurred = pdTRUE;
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    247a:	2105      	movs	r1, #5
    247c:	6838      	ldr	r0, [r7, #0]
    247e:	f001 fb23 	bl	3ac8 <vTaskPrioritySet>

			/* The other task should now have re-blocked without exiting the
			queue function. */
			if( xRunIndicator == bktRUN_INDICATOR )
    2482:	6821      	ldr	r1, [r4, #0]
    2484:	2955      	cmp	r1, #85	; 0x55
    2486:	d028      	beq.n	24da <vPrimaryBlockTimeTestTask+0x166>
				queue function. */
				xErrorOccurred = pdTRUE;
			}

			/* Set the priority back down. */
			vTaskPrioritySet( xSecondary, bktSECONDARY_PRIORITY );
    2488:	6838      	ldr	r0, [r7, #0]
    248a:	2102      	movs	r1, #2
    248c:	f001 fb1c 	bl	3ac8 <vTaskPrioritySet>
		}
		/* Make sure the other task is blocked on the queue. */
		vTaskDelay( bktSHORT_WAIT );
		xRunIndicator = 0;

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2490:	9801      	ldr	r0, [sp, #4]
    2492:	3001      	adds	r0, #1
    2494:	9001      	str	r0, [sp, #4]
    2496:	2804      	cmp	r0, #4
    2498:	dc25      	bgt.n	24e6 <vPrimaryBlockTimeTestTask+0x172>
		{
			/* Now when we make space on the queue the other task should wake
			but not execute as this task has higher priority. */
			if( xQueueReceive( xTestQueue, &xData, bktDONT_BLOCK ) != pdPASS )
    249a:	2200      	movs	r2, #0
    249c:	6830      	ldr	r0, [r6, #0]
    249e:	4669      	mov	r1, sp
    24a0:	1c13      	adds	r3, r2, #0
    24a2:	f001 f877 	bl	3594 <xQueueGenericReceive>
    24a6:	2801      	cmp	r0, #1
    24a8:	d001      	beq.n	24ae <vPrimaryBlockTimeTestTask+0x13a>
			{
				xErrorOccurred = pdTRUE;
    24aa:	4642      	mov	r2, r8
    24ac:	602a      	str	r2, [r5, #0]
			}

			/* Now fill the queue again before the other task gets a chance to
			execute.  If the other task had executed we would find the queue
			full ourselves, and the other task have set xRunIndicator. */
			if( xQueueSend( xTestQueue, &xItem, bktDONT_BLOCK ) != pdPASS )
    24ae:	2200      	movs	r2, #0
    24b0:	6830      	ldr	r0, [r6, #0]
    24b2:	a901      	add	r1, sp, #4
    24b4:	1c13      	adds	r3, r2, #0
    24b6:	f000 ff9d 	bl	33f4 <xQueueGenericSend>
    24ba:	2801      	cmp	r0, #1
    24bc:	d001      	beq.n	24c2 <vPrimaryBlockTimeTestTask+0x14e>
			{
				xErrorOccurred = pdTRUE;
    24be:	4643      	mov	r3, r8
    24c0:	602b      	str	r3, [r5, #0]
			}

			if( xRunIndicator == bktRUN_INDICATOR )
    24c2:	6820      	ldr	r0, [r4, #0]
    24c4:	2855      	cmp	r0, #85	; 0x55
    24c6:	d1d8      	bne.n	247a <vPrimaryBlockTimeTestTask+0x106>
			{
				/* The other task should not have executed. */
				xErrorOccurred = pdTRUE;
    24c8:	4642      	mov	r2, r8
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    24ca:	2105      	movs	r1, #5
			}

			if( xRunIndicator == bktRUN_INDICATOR )
			{
				/* The other task should not have executed. */
				xErrorOccurred = pdTRUE;
    24cc:	602a      	str	r2, [r5, #0]
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    24ce:	6838      	ldr	r0, [r7, #0]
    24d0:	f001 fafa 	bl	3ac8 <vTaskPrioritySet>

			/* The other task should now have re-blocked without exiting the
			queue function. */
			if( xRunIndicator == bktRUN_INDICATOR )
    24d4:	6821      	ldr	r1, [r4, #0]
    24d6:	2955      	cmp	r1, #85	; 0x55
    24d8:	d1d6      	bne.n	2488 <vPrimaryBlockTimeTestTask+0x114>
			{
				/* The other task should not have executed outside of the
				queue function. */
				xErrorOccurred = pdTRUE;
    24da:	4643      	mov	r3, r8
    24dc:	602b      	str	r3, [r5, #0]
    24de:	e7d3      	b.n	2488 <vPrimaryBlockTimeTestTask+0x114>

		/* Let the other task timeout.  When it unblockes it will check that it
		unblocked at the correct time, then suspend itself. */
		while( xRunIndicator != bktRUN_INDICATOR )
		{
			vTaskDelay( bktSHORT_WAIT );
    24e0:	2014      	movs	r0, #20
    24e2:	f001 fdfb 	bl	40dc <vTaskDelay>
			vTaskPrioritySet( xSecondary, bktSECONDARY_PRIORITY );
		}

		/* Let the other task timeout.  When it unblockes it will check that it
		unblocked at the correct time, then suspend itself. */
		while( xRunIndicator != bktRUN_INDICATOR )
    24e6:	6822      	ldr	r2, [r4, #0]
    24e8:	2a55      	cmp	r2, #85	; 0x55
    24ea:	d1f9      	bne.n	24e0 <vPrimaryBlockTimeTestTask+0x16c>
		{
			vTaskDelay( bktSHORT_WAIT );
		}
		vTaskDelay( bktSHORT_WAIT );
    24ec:	2014      	movs	r0, #20
    24ee:	f001 fdf5 	bl	40dc <vTaskDelay>
		xRunIndicator = 0;
    24f2:	2100      	movs	r1, #0
    24f4:	6021      	str	r1, [r4, #0]

		As per test 3 - but with the send and receive the other way around.
		The other task blocks attempting to read from the queue.

		Empty the queue.  We should find that it is full. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    24f6:	9101      	str	r1, [sp, #4]
		{
			if( xQueueReceive( xTestQueue, &xData, bktDONT_BLOCK ) != pdPASS )
    24f8:	2200      	movs	r2, #0
    24fa:	6830      	ldr	r0, [r6, #0]
    24fc:	4669      	mov	r1, sp
    24fe:	1c13      	adds	r3, r2, #0
    2500:	f001 f848 	bl	3594 <xQueueGenericReceive>
    2504:	2801      	cmp	r0, #1
    2506:	d001      	beq.n	250c <vPrimaryBlockTimeTestTask+0x198>
			{
				xErrorOccurred = pdTRUE;
    2508:	4643      	mov	r3, r8
    250a:	602b      	str	r3, [r5, #0]

		As per test 3 - but with the send and receive the other way around.
		The other task blocks attempting to read from the queue.

		Empty the queue.  We should find that it is full. */
		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    250c:	9801      	ldr	r0, [sp, #4]
    250e:	3001      	adds	r0, #1
    2510:	9001      	str	r0, [sp, #4]
    2512:	2804      	cmp	r0, #4
    2514:	ddf0      	ble.n	24f8 <vPrimaryBlockTimeTestTask+0x184>
			}
		}

		/* Wake the other task so it blocks attempting to read from  the
		already	empty queue. */
		vTaskResume( xSecondary );
    2516:	6838      	ldr	r0, [r7, #0]
    2518:	f001 fb38 	bl	3b8c <vTaskResume>

		/* We need to wait a little to ensure the other task executes. */
		while( xRunIndicator != bktRUN_INDICATOR )
    251c:	6822      	ldr	r2, [r4, #0]
    251e:	2a55      	cmp	r2, #85	; 0x55
    2520:	d005      	beq.n	252e <vPrimaryBlockTimeTestTask+0x1ba>
		{
			vTaskDelay( bktSHORT_WAIT );
    2522:	2014      	movs	r0, #20
    2524:	f001 fdda 	bl	40dc <vTaskDelay>
		/* Wake the other task so it blocks attempting to read from  the
		already	empty queue. */
		vTaskResume( xSecondary );

		/* We need to wait a little to ensure the other task executes. */
		while( xRunIndicator != bktRUN_INDICATOR )
    2528:	6821      	ldr	r1, [r4, #0]
    252a:	2955      	cmp	r1, #85	; 0x55
    252c:	d1f9      	bne.n	2522 <vPrimaryBlockTimeTestTask+0x1ae>
		{
			vTaskDelay( bktSHORT_WAIT );
		}
		vTaskDelay( bktSHORT_WAIT );
    252e:	2014      	movs	r0, #20
    2530:	f001 fdd4 	bl	40dc <vTaskDelay>
		xRunIndicator = 0;
    2534:	2300      	movs	r3, #0
    2536:	6023      	str	r3, [r4, #0]

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2538:	9301      	str	r3, [sp, #4]
    253a:	e00f      	b.n	255c <vPrimaryBlockTimeTestTask+0x1e8>
				xErrorOccurred = pdTRUE;
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    253c:	2105      	movs	r1, #5
    253e:	6838      	ldr	r0, [r7, #0]
    2540:	f001 fac2 	bl	3ac8 <vTaskPrioritySet>

			/* The other task should now have re-blocked without exiting the
			queue function. */
			if( xRunIndicator == bktRUN_INDICATOR )
    2544:	6821      	ldr	r1, [r4, #0]
    2546:	2955      	cmp	r1, #85	; 0x55
    2548:	d028      	beq.n	259c <vPrimaryBlockTimeTestTask+0x228>
			{
				/* The other task should not have executed outside of the
				queue function. */
				xErrorOccurred = pdTRUE;
			}
			vTaskPrioritySet( xSecondary, bktSECONDARY_PRIORITY );
    254a:	6838      	ldr	r0, [r7, #0]
    254c:	2102      	movs	r1, #2
    254e:	f001 fabb 	bl	3ac8 <vTaskPrioritySet>
			vTaskDelay( bktSHORT_WAIT );
		}
		vTaskDelay( bktSHORT_WAIT );
		xRunIndicator = 0;

		for( xItem = 0; xItem < bktQUEUE_LENGTH; xItem++ )
    2552:	9801      	ldr	r0, [sp, #4]
    2554:	3001      	adds	r0, #1
    2556:	9001      	str	r0, [sp, #4]
    2558:	2804      	cmp	r0, #4
    255a:	dc25      	bgt.n	25a8 <vPrimaryBlockTimeTestTask+0x234>
		{
			/* Now when we place an item on the queue the other task should
			wake but not execute as this task has higher priority. */
			if( xQueueSend( xTestQueue, &xItem, bktDONT_BLOCK ) != pdPASS )
    255c:	2200      	movs	r2, #0
    255e:	6830      	ldr	r0, [r6, #0]
    2560:	a901      	add	r1, sp, #4
    2562:	1c13      	adds	r3, r2, #0
    2564:	f000 ff46 	bl	33f4 <xQueueGenericSend>
    2568:	2801      	cmp	r0, #1
    256a:	d001      	beq.n	2570 <vPrimaryBlockTimeTestTask+0x1fc>
			{
				xErrorOccurred = pdTRUE;
    256c:	4643      	mov	r3, r8
    256e:	602b      	str	r3, [r5, #0]
			}

			/* Now empty the queue again before the other task gets a chance to
			execute.  If the other task had executed we would find the queue
			empty ourselves, and the other task would be suspended. */
			if( xQueueReceive( xTestQueue, &xData, bktDONT_BLOCK ) != pdPASS )
    2570:	2200      	movs	r2, #0
    2572:	6830      	ldr	r0, [r6, #0]
    2574:	4669      	mov	r1, sp
    2576:	1c13      	adds	r3, r2, #0
    2578:	f001 f80c 	bl	3594 <xQueueGenericReceive>
    257c:	2801      	cmp	r0, #1
    257e:	d001      	beq.n	2584 <vPrimaryBlockTimeTestTask+0x210>
			{
				xErrorOccurred = pdTRUE;
    2580:	4642      	mov	r2, r8
    2582:	602a      	str	r2, [r5, #0]
			}

			if( xRunIndicator == bktRUN_INDICATOR )
    2584:	6820      	ldr	r0, [r4, #0]
    2586:	2855      	cmp	r0, #85	; 0x55
    2588:	d1d8      	bne.n	253c <vPrimaryBlockTimeTestTask+0x1c8>
			{
				/* The other task should not have executed. */
				xErrorOccurred = pdTRUE;
    258a:	4643      	mov	r3, r8
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    258c:	2105      	movs	r1, #5
			}

			if( xRunIndicator == bktRUN_INDICATOR )
			{
				/* The other task should not have executed. */
				xErrorOccurred = pdTRUE;
    258e:	602b      	str	r3, [r5, #0]
			}

			/* Raise the priority of the other task so it executes and blocks
			on the queue again. */
			vTaskPrioritySet( xSecondary, bktPRIMARY_PRIORITY + 2 );
    2590:	6838      	ldr	r0, [r7, #0]
    2592:	f001 fa99 	bl	3ac8 <vTaskPrioritySet>

			/* The other task should now have re-blocked without exiting the
			queue function. */
			if( xRunIndicator == bktRUN_INDICATOR )
    2596:	6821      	ldr	r1, [r4, #0]
    2598:	2955      	cmp	r1, #85	; 0x55
    259a:	d1d6      	bne.n	254a <vPrimaryBlockTimeTestTask+0x1d6>
			{
				/* The other task should not have executed outside of the
				queue function. */
				xErrorOccurred = pdTRUE;
    259c:	4642      	mov	r2, r8
    259e:	602a      	str	r2, [r5, #0]
    25a0:	e7d3      	b.n	254a <vPrimaryBlockTimeTestTask+0x1d6>

		/* Let the other task timeout.  When it unblockes it will check that it
		unblocked at the correct time, then suspend itself. */
		while( xRunIndicator != bktRUN_INDICATOR )
		{
			vTaskDelay( bktSHORT_WAIT );
    25a2:	2014      	movs	r0, #20
    25a4:	f001 fd9a 	bl	40dc <vTaskDelay>
			vTaskPrioritySet( xSecondary, bktSECONDARY_PRIORITY );
		}

		/* Let the other task timeout.  When it unblockes it will check that it
		unblocked at the correct time, then suspend itself. */
		while( xRunIndicator != bktRUN_INDICATOR )
    25a8:	6823      	ldr	r3, [r4, #0]
    25aa:	2b55      	cmp	r3, #85	; 0x55
    25ac:	d1f9      	bne.n	25a2 <vPrimaryBlockTimeTestTask+0x22e>
		{
			vTaskDelay( bktSHORT_WAIT );
		}
		vTaskDelay( bktSHORT_WAIT );
    25ae:	2014      	movs	r0, #20
    25b0:	f001 fd94 	bl	40dc <vTaskDelay>

		xPrimaryCycles++;
    25b4:	4906      	ldr	r1, [pc, #24]	; (25d0 <vPrimaryBlockTimeTestTask+0x25c>)
    25b6:	680a      	ldr	r2, [r1, #0]
    25b8:	3201      	adds	r2, #1
    25ba:	600a      	str	r2, [r1, #0]
	}
    25bc:	e6e9      	b.n	2392 <vPrimaryBlockTimeTestTask+0x1e>
    25be:	46c0      	nop			; (mov r8, r8)
    25c0:	400009e8 	.word	0x400009e8
    25c4:	400009ec 	.word	0x400009ec
    25c8:	400009e0 	.word	0x400009e0
    25cc:	400009e4 	.word	0x400009e4
    25d0:	400009dc 	.word	0x400009dc

000025d4 <vCreateBlockTimeTasks>:
static void vSecondaryBlockTimeTestTask( void *pvParameters );

/*-----------------------------------------------------------*/

void vCreateBlockTimeTasks( void )
{
    25d4:	b510      	push	{r4, lr}
    25d6:	b084      	sub	sp, #16
	/* Create the queue on which the two tasks block. */
    xTestQueue = xQueueCreate( bktQUEUE_LENGTH, sizeof( portBASE_TYPE ) );
    25d8:	2104      	movs	r1, #4
    25da:	2005      	movs	r0, #5
    25dc:	f000 fece 	bl	337c <xQueueCreate>
    25e0:	4a0e      	ldr	r2, [pc, #56]	; (261c <vCreateBlockTimeTasks+0x48>)
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is
	defined to be less than 1. */
	vQueueAddToRegistry( xTestQueue, ( signed char * ) "Block_Time_Queue" );

	/* Create the two test tasks. */
	xTaskCreate( vPrimaryBlockTimeTestTask, ( signed char * )"BTest1", configMINIMAL_STACK_SIZE, NULL, bktPRIMARY_PRIORITY, NULL );
    25e2:	2400      	movs	r4, #0
    25e4:	2103      	movs	r1, #3
/*-----------------------------------------------------------*/

void vCreateBlockTimeTasks( void )
{
	/* Create the queue on which the two tasks block. */
    xTestQueue = xQueueCreate( bktQUEUE_LENGTH, sizeof( portBASE_TYPE ) );
    25e6:	6010      	str	r0, [r2, #0]
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is
	defined to be less than 1. */
	vQueueAddToRegistry( xTestQueue, ( signed char * ) "Block_Time_Queue" );

	/* Create the two test tasks. */
	xTaskCreate( vPrimaryBlockTimeTestTask, ( signed char * )"BTest1", configMINIMAL_STACK_SIZE, NULL, bktPRIMARY_PRIORITY, NULL );
    25e8:	1c23      	adds	r3, r4, #0
    25ea:	9100      	str	r1, [sp, #0]
    25ec:	2268      	movs	r2, #104	; 0x68
    25ee:	490c      	ldr	r1, [pc, #48]	; (2620 <vCreateBlockTimeTasks+0x4c>)
    25f0:	480c      	ldr	r0, [pc, #48]	; (2624 <vCreateBlockTimeTasks+0x50>)
    25f2:	9401      	str	r4, [sp, #4]
    25f4:	9402      	str	r4, [sp, #8]
    25f6:	9403      	str	r4, [sp, #12]
    25f8:	f001 f926 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( vSecondaryBlockTimeTestTask, ( signed char * )"BTest2", configMINIMAL_STACK_SIZE, NULL, bktSECONDARY_PRIORITY, &xSecondary );
    25fc:	4b0a      	ldr	r3, [pc, #40]	; (2628 <vCreateBlockTimeTasks+0x54>)
    25fe:	2002      	movs	r0, #2
    2600:	9000      	str	r0, [sp, #0]
    2602:	9301      	str	r3, [sp, #4]
    2604:	4909      	ldr	r1, [pc, #36]	; (262c <vCreateBlockTimeTasks+0x58>)
    2606:	2268      	movs	r2, #104	; 0x68
    2608:	1c23      	adds	r3, r4, #0
    260a:	4809      	ldr	r0, [pc, #36]	; (2630 <vCreateBlockTimeTasks+0x5c>)
    260c:	9402      	str	r4, [sp, #8]
    260e:	9403      	str	r4, [sp, #12]
    2610:	f001 f91a 	bl	3848 <xTaskGenericCreate>
}
    2614:	b004      	add	sp, #16
    2616:	bc10      	pop	{r4}
    2618:	bc01      	pop	{r0}
    261a:	4700      	bx	r0
    261c:	400009e8 	.word	0x400009e8
    2620:	0000ec60 	.word	0x0000ec60
    2624:	00002375 	.word	0x00002375
    2628:	400009e4 	.word	0x400009e4
    262c:	0000ec68 	.word	0x0000ec68
    2630:	000022c5 	.word	0x000022c5

00002634 <xAreBlockTimeTestTasksStillRunning>:
	}
}
/*-----------------------------------------------------------*/

portBASE_TYPE xAreBlockTimeTestTasksStillRunning( void )
{
    2634:	b5f0      	push	{r4, r5, r6, r7, lr}
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    2636:	4a0f      	ldr	r2, [pc, #60]	; (2674 <xAreBlockTimeTestTasksStillRunning+0x40>)
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    2638:	4c0f      	ldr	r4, [pc, #60]	; (2678 <xAreBlockTimeTestTasksStillRunning+0x44>)
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    263a:	6813      	ldr	r3, [r2, #0]
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    263c:	490f      	ldr	r1, [pc, #60]	; (267c <xAreBlockTimeTestTasksStillRunning+0x48>)
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    263e:	469c      	mov	ip, r3
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    2640:	6826      	ldr	r6, [r4, #0]
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    2642:	4b0f      	ldr	r3, [pc, #60]	; (2680 <xAreBlockTimeTestTasksStillRunning+0x4c>)
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    2644:	680d      	ldr	r5, [r1, #0]
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;

	/* Have both tasks performed at least one cycle since this function was
	last called? */
	if( xPrimaryCycles == xLastPrimaryCycleCount )
    2646:	681f      	ldr	r7, [r3, #0]
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
	{
		xReturn = pdFAIL;
    2648:	2000      	movs	r0, #0
	if( xPrimaryCycles == xLastPrimaryCycleCount )
	{
		xReturn = pdFAIL;
	}

	if( xSecondaryCycles == xLastSecondaryCycleCount )
    264a:	42ae      	cmp	r6, r5
    264c:	d003      	beq.n	2656 <xAreBlockTimeTestTasksStillRunning+0x22>
/*-----------------------------------------------------------*/

portBASE_TYPE xAreBlockTimeTestTasksStillRunning( void )
{
static portBASE_TYPE xLastPrimaryCycleCount = 0, xLastSecondaryCycleCount = 0;
portBASE_TYPE xReturn = pdPASS;
    264e:	4665      	mov	r5, ip
    2650:	1be8      	subs	r0, r5, r7
    2652:	1e47      	subs	r7, r0, #1
    2654:	41b8      	sbcs	r0, r7
	if( xSecondaryCycles == xLastSecondaryCycleCount )
	{
		xReturn = pdFAIL;
	}

	if( xErrorOccurred == pdTRUE )
    2656:	4e0b      	ldr	r6, [pc, #44]	; (2684 <xAreBlockTimeTestTasksStillRunning+0x50>)
    2658:	6835      	ldr	r5, [r6, #0]
	{
		xReturn = pdFAIL;
    265a:	3d01      	subs	r5, #1
    265c:	1e6e      	subs	r6, r5, #1
    265e:	41b5      	sbcs	r5, r6
	}

	xLastSecondaryCycleCount = xSecondaryCycles;
    2660:	6824      	ldr	r4, [r4, #0]
	xLastPrimaryCycleCount = xPrimaryCycles;
    2662:	6812      	ldr	r2, [r2, #0]
		xReturn = pdFAIL;
	}

	if( xErrorOccurred == pdTRUE )
	{
		xReturn = pdFAIL;
    2664:	426f      	negs	r7, r5
    2666:	4038      	ands	r0, r7
	}

	xLastSecondaryCycleCount = xSecondaryCycles;
    2668:	600c      	str	r4, [r1, #0]
	xLastPrimaryCycleCount = xPrimaryCycles;
    266a:	601a      	str	r2, [r3, #0]

	return xReturn;
}
    266c:	bcf0      	pop	{r4, r5, r6, r7}
    266e:	bc02      	pop	{r1}
    2670:	4708      	bx	r1
    2672:	46c0      	nop			; (mov r8, r8)
    2674:	400009dc 	.word	0x400009dc
    2678:	400009f4 	.word	0x400009f4
    267c:	400009d8 	.word	0x400009d8
    2680:	400009f0 	.word	0x400009f0
    2684:	400009ec 	.word	0x400009ec

00002688 <vCompeteingIntMathTask>:
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vCompeteingIntMathTask, pvParameters )
{
    2688:	b5f0      	push	{r4, r5, r6, r7, lr}
		lValue /= intgCONST4;

		/* If the calculation is found to be incorrect we stop setting the 
		TaskHasExecuted variable so the check task can see an error has 
		occurred. */
		if( lValue != intgEXPECTED_ANSWER ) /*lint !e774 volatile used to prevent this being optimised out. */
    268a:	4f10      	ldr	r7, [pc, #64]	; (26cc <vCompeteingIntMathTask+0x44>)
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vCompeteingIntMathTask, pvParameters )
{
    268c:	b083      	sub	sp, #12
    268e:	1c06      	adds	r6, r0, #0
/* These variables are all effectively set to constants so they are volatile to
ensure the compiler does not just get rid of them. */
volatile long lValue;
short sError = pdFALSE;
    2690:	2400      	movs	r4, #0
	/* Keep performing a calculation and checking the result against a constant. */
	for( ;; )
	{
		/* Perform the calculation.  This will store partial value in
		registers, resulting in a good test of the context switch mechanism. */
		lValue = intgCONST1;
    2692:	257b      	movs	r5, #123	; 0x7b
    2694:	9501      	str	r5, [sp, #4]
		lValue += intgCONST2;
    2696:	9801      	ldr	r0, [sp, #4]
    2698:	490d      	ldr	r1, [pc, #52]	; (26d0 <vCompeteingIntMathTask+0x48>)
    269a:	1843      	adds	r3, r0, r1
    269c:	9301      	str	r3, [sp, #4]
			taskYIELD();
		}
		#endif

		/* Finish off the calculation. */
		lValue *= intgCONST3;
    269e:	9901      	ldr	r1, [sp, #4]
    26a0:	008a      	lsls	r2, r1, #2
    26a2:	1a88      	subs	r0, r1, r2
    26a4:	9001      	str	r0, [sp, #4]
		lValue /= intgCONST4;
    26a6:	9801      	ldr	r0, [sp, #4]
    26a8:	2107      	movs	r1, #7
    26aa:	f00b fcb7 	bl	e01c <____aeabi_idiv_from_thumb>
    26ae:	9001      	str	r0, [sp, #4]

		/* If the calculation is found to be incorrect we stop setting the 
		TaskHasExecuted variable so the check task can see an error has 
		occurred. */
		if( lValue != intgEXPECTED_ANSWER ) /*lint !e774 volatile used to prevent this being optimised out. */
    26b0:	9b01      	ldr	r3, [sp, #4]
    26b2:	42bb      	cmp	r3, r7
    26b4:	d001      	beq.n	26ba <vCompeteingIntMathTask+0x32>
		{
			sError = pdTRUE;
		}

		if( sError == pdFALSE )
    26b6:	2401      	movs	r4, #1
    26b8:	e7ec      	b.n	2694 <vCompeteingIntMathTask+0xc>
    26ba:	2c00      	cmp	r4, #0
    26bc:	d1fb      	bne.n	26b6 <vCompeteingIntMathTask+0x2e>
		{
			/* We have not encountered any errors, so set the flag that show
			we are still executing.  This will be periodically cleared by
			the check task. */
			portENTER_CRITICAL();
    26be:	f00b fc83 	bl	dfc8 <__vPortEnterCritical_from_thumb>
				*pxTaskHasExecuted = pdTRUE;
    26c2:	2201      	movs	r2, #1
    26c4:	6032      	str	r2, [r6, #0]
			portEXIT_CRITICAL();
    26c6:	f00b fd2b 	bl	e120 <__vPortExitCritical_from_thumb>
    26ca:	e7e3      	b.n	2694 <vCompeteingIntMathTask+0xc>
    26cc:	fffe771b 	.word	0xfffe771b
    26d0:	00039447 	.word	0x00039447

000026d4 <vStartIntegerMathTasks>:
static volatile signed portBASE_TYPE xTaskCheck[ intgNUMBER_OF_TASKS ] = { ( signed portBASE_TYPE ) pdFALSE };

/*-----------------------------------------------------------*/

void vStartIntegerMathTasks( unsigned portBASE_TYPE uxPriority )
{
    26d4:	b500      	push	{lr}
    26d6:	b085      	sub	sp, #20
short sTask;

	for( sTask = 0; sTask < intgNUMBER_OF_TASKS; sTask++ )
	{
		xTaskCreate( vCompeteingIntMathTask, ( signed char * ) "IntMath", intgSTACK_SIZE, ( void * ) &( xTaskCheck[ sTask ] ), uxPriority, ( xTaskHandle * ) NULL );
    26d8:	2300      	movs	r3, #0
    26da:	9000      	str	r0, [sp, #0]
    26dc:	9301      	str	r3, [sp, #4]
    26de:	9302      	str	r3, [sp, #8]
    26e0:	9303      	str	r3, [sp, #12]
    26e2:	4804      	ldr	r0, [pc, #16]	; (26f4 <vStartIntegerMathTasks+0x20>)
    26e4:	4904      	ldr	r1, [pc, #16]	; (26f8 <vStartIntegerMathTasks+0x24>)
    26e6:	2268      	movs	r2, #104	; 0x68
    26e8:	4b04      	ldr	r3, [pc, #16]	; (26fc <vStartIntegerMathTasks+0x28>)
    26ea:	f001 f8ad 	bl	3848 <xTaskGenericCreate>
	}
}
    26ee:	b005      	add	sp, #20
    26f0:	bc01      	pop	{r0}
    26f2:	4700      	bx	r0
    26f4:	00002689 	.word	0x00002689
    26f8:	0000ec70 	.word	0x0000ec70
    26fc:	400009f8 	.word	0x400009f8

00002700 <xAreIntegerMathsTaskStillRunning>:

	/* Check the maths tasks are still running by ensuring their check variables 
	are still being set to true. */
	for( sTask = 0; sTask < intgNUMBER_OF_TASKS; sTask++ )
	{
		if( xTaskCheck[ sTask ] == pdFALSE )
    2700:	4b03      	ldr	r3, [pc, #12]	; (2710 <xAreIntegerMathsTaskStillRunning+0x10>)
    2702:	6818      	ldr	r0, [r3, #0]
			xReturn = pdFALSE;
		}

		/* Reset the check variable so we can tell if it has been set by
		the next time around. */
		xTaskCheck[ sTask ] = pdFALSE;
    2704:	2200      	movs	r2, #0
    2706:	601a      	str	r2, [r3, #0]
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreIntegerMathsTaskStillRunning( void )
{
portBASE_TYPE xReturn = pdTRUE;
    2708:	1e43      	subs	r3, r0, #1
    270a:	4198      	sbcs	r0, r3
		the next time around. */
		xTaskCheck[ sTask ] = pdFALSE;
	}

	return xReturn;
}
    270c:	4770      	bx	lr
    270e:	46c0      	nop			; (mov r8, r8)
    2710:	400009f8 	.word	0x400009f8

00002714 <prvMediumPriorityMutexTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvMediumPriorityMutexTask( void *pvParameters )
{
    2714:	b510      	push	{r4, lr}
    2716:	4c04      	ldr	r4, [pc, #16]	; (2728 <prvMediumPriorityMutexTask+0x14>)

	for( ;; )
	{
		/* The medium priority task starts by suspending itself.  The low
		priority task will unsuspend this task when required. */
		vTaskSuspend( NULL );
    2718:	2000      	movs	r0, #0
    271a:	f001 fdb7 	bl	428c <vTaskSuspend>

		/* When this task unsuspends all it does is increment the guarded
		variable, this is so the low priority task knows that it has
		executed. */
		ulGuardedVariable++;
    271e:	6823      	ldr	r3, [r4, #0]
    2720:	3301      	adds	r3, #1
    2722:	6023      	str	r3, [r4, #0]
    2724:	e7f8      	b.n	2718 <prvMediumPriorityMutexTask+0x4>
    2726:	46c0      	nop			; (mov r8, r8)
    2728:	40000a0c 	.word	0x40000a0c

0000272c <prvHighPriorityMutexTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvHighPriorityMutexTask( void *pvParameters )
{
    272c:	b570      	push	{r4, r5, r6, lr}
    272e:	4e0d      	ldr	r6, [pc, #52]	; (2764 <prvHighPriorityMutexTask+0x38>)
    2730:	1c04      	adds	r4, r0, #0
		/* When this task unsuspends all it does is attempt to obtain
		the mutex.  It should find the mutex is not available so a
		block time is specified. */
		if( xSemaphoreTake( xMutex, portMAX_DELAY ) != pdPASS )
		{
			xErrorDetected = pdTRUE;
    2732:	2501      	movs	r5, #1

	for( ;; )
	{
		/* The high priority task starts by suspending itself.  The low
		priority task will unsuspend this task when required. */
		vTaskSuspend( NULL );
    2734:	2000      	movs	r0, #0
    2736:	f001 fda9 	bl	428c <vTaskSuspend>

		/* When this task unsuspends all it does is attempt to obtain
		the mutex.  It should find the mutex is not available so a
		block time is specified. */
		if( xSemaphoreTake( xMutex, portMAX_DELAY ) != pdPASS )
    273a:	2100      	movs	r1, #0
    273c:	2201      	movs	r2, #1
    273e:	1c20      	adds	r0, r4, #0
    2740:	4252      	negs	r2, r2
    2742:	1c0b      	adds	r3, r1, #0
    2744:	f000 ff26 	bl	3594 <xQueueGenericReceive>
    2748:	2801      	cmp	r0, #1
    274a:	d000      	beq.n	274e <prvHighPriorityMutexTask+0x22>
		{
			xErrorDetected = pdTRUE;
    274c:	6035      	str	r5, [r6, #0]
		}

		/* When we eventually obtain the mutex we just give it back then
		return to suspend ready for the next test. */
		if( xSemaphoreGive( xMutex ) != pdPASS )
    274e:	2100      	movs	r1, #0
    2750:	1c20      	adds	r0, r4, #0
    2752:	1c0a      	adds	r2, r1, #0
    2754:	1c0b      	adds	r3, r1, #0
    2756:	f000 fe4d 	bl	33f4 <xQueueGenericSend>
    275a:	2801      	cmp	r0, #1
    275c:	d0ea      	beq.n	2734 <prvHighPriorityMutexTask+0x8>
		{
			xErrorDetected = pdTRUE;
    275e:	6035      	str	r5, [r6, #0]
    2760:	e7e8      	b.n	2734 <prvHighPriorityMutexTask+0x8>
    2762:	46c0      	nop			; (mov r8, r8)
    2764:	40000a14 	.word	0x40000a14

00002768 <prvLowPriorityMutexTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvLowPriorityMutexTask( void *pvParameters )
{
    2768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    276a:	465f      	mov	r7, fp
    276c:	4656      	mov	r6, sl
    276e:	464d      	mov	r5, r9
    2770:	4644      	mov	r4, r8
    2772:	b4f0      	push	{r4, r5, r6, r7}
    2774:	4a29      	ldr	r2, [pc, #164]	; (281c <prvLowPriorityMutexTask+0xb4>)
    2776:	4b2a      	ldr	r3, [pc, #168]	; (2820 <prvLowPriorityMutexTask+0xb8>)
    2778:	4690      	mov	r8, r2
    277a:	4d2a      	ldr	r5, [pc, #168]	; (2824 <prvLowPriorityMutexTask+0xbc>)
	#endif

	for( ;; )
	{
		/* Take the mutex.  It should be available now. */
		if( xSemaphoreTake( xMutex, genqNO_BLOCK ) != pdPASS )
    277c:	2200      	movs	r2, #0
    277e:	4e2a      	ldr	r6, [pc, #168]	; (2828 <prvLowPriorityMutexTask+0xc0>)
    2780:	4f2a      	ldr	r7, [pc, #168]	; (282c <prvLowPriorityMutexTask+0xc4>)
	}
}
/*-----------------------------------------------------------*/

static void prvLowPriorityMutexTask( void *pvParameters )
{
    2782:	4682      	mov	sl, r0
    2784:	4699      	mov	r9, r3
	#endif

	for( ;; )
	{
		/* Take the mutex.  It should be available now. */
		if( xSemaphoreTake( xMutex, genqNO_BLOCK ) != pdPASS )
    2786:	4693      	mov	fp, r2
		{
			xErrorDetected = pdTRUE;
    2788:	2401      	movs	r4, #1
	#endif

	for( ;; )
	{
		/* Take the mutex.  It should be available now. */
		if( xSemaphoreTake( xMutex, genqNO_BLOCK ) != pdPASS )
    278a:	2100      	movs	r1, #0
    278c:	4650      	mov	r0, sl
    278e:	1c0a      	adds	r2, r1, #0
    2790:	1c0b      	adds	r3, r1, #0
    2792:	f000 feff 	bl	3594 <xQueueGenericReceive>
    2796:	2801      	cmp	r0, #1
    2798:	d000      	beq.n	279c <prvLowPriorityMutexTask+0x34>
		{
			xErrorDetected = pdTRUE;
    279a:	602c      	str	r4, [r5, #0]
		}

		/* Set our guarded variable to a known start value. */
		ulGuardedVariable = 0;
    279c:	465b      	mov	r3, fp
    279e:	6033      	str	r3, [r6, #0]

		/* Our priority should be as per that assigned when the task was
		created. */
		if( uxTaskPriorityGet( NULL ) != genqMUTEX_LOW_PRIORITY )
    27a0:	2000      	movs	r0, #0
    27a2:	f001 f97f 	bl	3aa4 <uxTaskPriorityGet>
    27a6:	2800      	cmp	r0, #0
    27a8:	d000      	beq.n	27ac <prvLowPriorityMutexTask+0x44>
		{
			xErrorDetected = pdTRUE;
    27aa:	602c      	str	r4, [r5, #0]
		}

		/* Now unsuspend the high priority task.  This will attempt to take the
		mutex, and block when it finds it cannot obtain it. */
		vTaskResume( xHighPriorityMutexTask );
    27ac:	6838      	ldr	r0, [r7, #0]
    27ae:	f001 f9ed 	bl	3b8c <vTaskResume>

		/* We should now have inherited the prioritoy of the high priority task,
		as by now it will have attempted to get the mutex. */
		if( uxTaskPriorityGet( NULL ) != genqMUTEX_HIGH_PRIORITY )
    27b2:	2000      	movs	r0, #0
    27b4:	f001 f976 	bl	3aa4 <uxTaskPriorityGet>
    27b8:	2803      	cmp	r0, #3
    27ba:	d000      	beq.n	27be <prvLowPriorityMutexTask+0x56>
		{
			xErrorDetected = pdTRUE;
    27bc:	602c      	str	r4, [r5, #0]
		}

		/* We can attempt to set our priority to the test priority - between the
		idle priority and the medium/high test priorities, but our actual
		prioroity should remain at the high priority. */
		vTaskPrioritySet( NULL, genqMUTEX_TEST_PRIORITY );
    27be:	2000      	movs	r0, #0
    27c0:	2101      	movs	r1, #1
    27c2:	f001 f981 	bl	3ac8 <vTaskPrioritySet>
		if( uxTaskPriorityGet( NULL ) != genqMUTEX_HIGH_PRIORITY )
    27c6:	2000      	movs	r0, #0
    27c8:	f001 f96c 	bl	3aa4 <uxTaskPriorityGet>
    27cc:	2803      	cmp	r0, #3
    27ce:	d000      	beq.n	27d2 <prvLowPriorityMutexTask+0x6a>
		{
			xErrorDetected = pdTRUE;
    27d0:	602c      	str	r4, [r5, #0]
		}

		/* Now unsuspend the medium priority task.  This should not run as our
		inherited priority is above that of the medium priority task. */
		vTaskResume( xMediumPriorityMutexTask );
    27d2:	4642      	mov	r2, r8
    27d4:	6810      	ldr	r0, [r2, #0]
    27d6:	f001 f9d9 	bl	3b8c <vTaskResume>

		/* If the did run then it will have incremented our guarded variable. */
		if( ulGuardedVariable != 0 )
    27da:	6830      	ldr	r0, [r6, #0]
    27dc:	2800      	cmp	r0, #0
    27de:	d000      	beq.n	27e2 <prvLowPriorityMutexTask+0x7a>
		{
			xErrorDetected = pdTRUE;
    27e0:	602c      	str	r4, [r5, #0]
		/* When we give back the semaphore our priority should be disinherited
		back to the priority to which we attempted to set ourselves.  This means
		that when the high priority task next blocks, the medium priority task
		should execute and increment the guarded variable.   When we next run
		both the high and medium priority tasks will have been suspended again. */
		if( xSemaphoreGive( xMutex ) != pdPASS )
    27e2:	2100      	movs	r1, #0
    27e4:	4650      	mov	r0, sl
    27e6:	1c0a      	adds	r2, r1, #0
    27e8:	1c0b      	adds	r3, r1, #0
    27ea:	f000 fe03 	bl	33f4 <xQueueGenericSend>
    27ee:	2801      	cmp	r0, #1
    27f0:	d000      	beq.n	27f4 <prvLowPriorityMutexTask+0x8c>
		{
			xErrorDetected = pdTRUE;
    27f2:	602c      	str	r4, [r5, #0]
		}

		/* Check that the guarded variable did indeed increment... */
		if( ulGuardedVariable != 1 )
    27f4:	6831      	ldr	r1, [r6, #0]
    27f6:	2901      	cmp	r1, #1
    27f8:	d000      	beq.n	27fc <prvLowPriorityMutexTask+0x94>
		{
			xErrorDetected = pdTRUE;
    27fa:	602c      	str	r4, [r5, #0]
		}

		/* ... and that our priority has been disinherited to
		genqMUTEX_TEST_PRIORITY. */
		if( uxTaskPriorityGet( NULL ) != genqMUTEX_TEST_PRIORITY )
    27fc:	2000      	movs	r0, #0
    27fe:	f001 f951 	bl	3aa4 <uxTaskPriorityGet>
    2802:	2801      	cmp	r0, #1
    2804:	d000      	beq.n	2808 <prvLowPriorityMutexTask+0xa0>
		{
			xErrorDetected = pdTRUE;
    2806:	602c      	str	r4, [r5, #0]
		}

		/* Set our priority back to our original priority ready for the next
		loop around this test. */
		vTaskPrioritySet( NULL, genqMUTEX_LOW_PRIORITY );
    2808:	2000      	movs	r0, #0
    280a:	1c01      	adds	r1, r0, #0
    280c:	f001 f95c 	bl	3ac8 <vTaskPrioritySet>

		/* Just to show we are still running. */
		ulLoopCounter2++;
    2810:	464a      	mov	r2, r9
    2812:	6813      	ldr	r3, [r2, #0]
    2814:	3301      	adds	r3, #1
    2816:	6013      	str	r3, [r2, #0]

		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif		
	}
    2818:	e7b7      	b.n	278a <prvLowPriorityMutexTask+0x22>
    281a:	46c0      	nop			; (mov r8, r8)
    281c:	40000a10 	.word	0x40000a10
    2820:	400009fc 	.word	0x400009fc
    2824:	40000a14 	.word	0x40000a14
    2828:	40000a0c 	.word	0x40000a0c
    282c:	40000a00 	.word	0x40000a00

00002830 <prvSendFrontAndBackTest>:
	xTaskCreate( prvHighPriorityMutexTask, ( signed portCHAR * )"MuHigh", configMINIMAL_STACK_SIZE, ( void * ) xMutex, genqMUTEX_HIGH_PRIORITY, &xHighPriorityMutexTask );
}
/*-----------------------------------------------------------*/

static void prvSendFrontAndBackTest( void *pvParameters )
{
    2830:	b5f0      	push	{r4, r5, r6, r7, lr}
    2832:	464f      	mov	r7, r9
    2834:	4646      	mov	r6, r8
    2836:	b4c0      	push	{r6, r7}
	{
		/* The queue is empty, so sending an item to the back of the queue
		should have the same efect as sending it to the front of the queue.

		First send to the front and check everything is as expected. */
		xQueueSendToFront( xQueue, ( void * ) &ulLoopCounter, genqNO_BLOCK );
    2838:	2300      	movs	r3, #0
    283a:	4698      	mov	r8, r3
    283c:	4f87      	ldr	r7, [pc, #540]	; (2a5c <prvSendFrontAndBackTest+0x22c>)
		#endif



		/* Place 2, 3, 4 into the queue, adding items to the back of the queue. */
		for( ulData = 2; ulData < 5; ulData++ )
    283e:	3302      	adds	r3, #2
    2840:	4e87      	ldr	r6, [pc, #540]	; (2a60 <prvSendFrontAndBackTest+0x230>)
	xTaskCreate( prvHighPriorityMutexTask, ( signed portCHAR * )"MuHigh", configMINIMAL_STACK_SIZE, ( void * ) xMutex, genqMUTEX_HIGH_PRIORITY, &xHighPriorityMutexTask );
}
/*-----------------------------------------------------------*/

static void prvSendFrontAndBackTest( void *pvParameters )
{
    2842:	b083      	sub	sp, #12
    2844:	1c04      	adds	r4, r0, #0
	{
		/* The queue is empty, so sending an item to the back of the queue
		should have the same efect as sending it to the front of the queue.

		First send to the front and check everything is as expected. */
		xQueueSendToFront( xQueue, ( void * ) &ulLoopCounter, genqNO_BLOCK );
    2846:	2501      	movs	r5, #1
		#endif



		/* Place 2, 3, 4 into the queue, adding items to the back of the queue. */
		for( ulData = 2; ulData < 5; ulData++ )
    2848:	4699      	mov	r9, r3
	{
		/* The queue is empty, so sending an item to the back of the queue
		should have the same efect as sending it to the front of the queue.

		First send to the front and check everything is as expected. */
		xQueueSendToFront( xQueue, ( void * ) &ulLoopCounter, genqNO_BLOCK );
    284a:	1c20      	adds	r0, r4, #0
    284c:	1c39      	adds	r1, r7, #0
    284e:	2200      	movs	r2, #0
    2850:	2301      	movs	r3, #1
    2852:	f000 fdcf 	bl	33f4 <xQueueGenericSend>

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    2856:	1c20      	adds	r0, r4, #0
    2858:	f000 ff80 	bl	375c <uxQueueMessagesWaiting>
    285c:	2801      	cmp	r0, #1
    285e:	d000      	beq.n	2862 <prvSendFrontAndBackTest+0x32>
		{
			xErrorDetected = pdTRUE;
    2860:	6035      	str	r5, [r6, #0]
		}

		if( xQueueReceive( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != pdPASS )
    2862:	2200      	movs	r2, #0
    2864:	1c20      	adds	r0, r4, #0
    2866:	a901      	add	r1, sp, #4
    2868:	1c13      	adds	r3, r2, #0
    286a:	f000 fe93 	bl	3594 <xQueueGenericReceive>
    286e:	2801      	cmp	r0, #1
    2870:	d000      	beq.n	2874 <prvSendFrontAndBackTest+0x44>
		{
			xErrorDetected = pdTRUE;
    2872:	6035      	str	r5, [r6, #0]
		}

		/* The data we sent to the queue should equal the data we just received
		from the queue. */
		if( ulLoopCounter != ulData )
    2874:	683a      	ldr	r2, [r7, #0]
    2876:	9b01      	ldr	r3, [sp, #4]
    2878:	429a      	cmp	r2, r3
    287a:	d000      	beq.n	287e <prvSendFrontAndBackTest+0x4e>
		{
			xErrorDetected = pdTRUE;
    287c:	6035      	str	r5, [r6, #0]
		}

		/* Then do the same, sending the data to the back, checking everything
		is as expected. */
		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    287e:	1c20      	adds	r0, r4, #0
    2880:	f000 ff6c 	bl	375c <uxQueueMessagesWaiting>
    2884:	2800      	cmp	r0, #0
    2886:	d000      	beq.n	288a <prvSendFrontAndBackTest+0x5a>
		{
			xErrorDetected = pdTRUE;
    2888:	6035      	str	r5, [r6, #0]
		}

		xQueueSendToBack( xQueue, ( void * ) &ulLoopCounter, genqNO_BLOCK );
    288a:	2200      	movs	r2, #0
    288c:	1c20      	adds	r0, r4, #0
    288e:	1c39      	adds	r1, r7, #0
    2890:	1c13      	adds	r3, r2, #0
    2892:	f000 fdaf 	bl	33f4 <xQueueGenericSend>

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    2896:	1c20      	adds	r0, r4, #0
    2898:	f000 ff60 	bl	375c <uxQueueMessagesWaiting>
    289c:	2801      	cmp	r0, #1
    289e:	d000      	beq.n	28a2 <prvSendFrontAndBackTest+0x72>
		{
			xErrorDetected = pdTRUE;
    28a0:	6035      	str	r5, [r6, #0]
		}

		if( xQueueReceive( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != pdPASS )
    28a2:	2200      	movs	r2, #0
    28a4:	1c20      	adds	r0, r4, #0
    28a6:	a901      	add	r1, sp, #4
    28a8:	1c13      	adds	r3, r2, #0
    28aa:	f000 fe73 	bl	3594 <xQueueGenericReceive>
    28ae:	2801      	cmp	r0, #1
    28b0:	d000      	beq.n	28b4 <prvSendFrontAndBackTest+0x84>
		{
			xErrorDetected = pdTRUE;
    28b2:	6035      	str	r5, [r6, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    28b4:	1c20      	adds	r0, r4, #0
    28b6:	f000 ff51 	bl	375c <uxQueueMessagesWaiting>
    28ba:	2800      	cmp	r0, #0
    28bc:	d000      	beq.n	28c0 <prvSendFrontAndBackTest+0x90>
		{
			xErrorDetected = pdTRUE;
    28be:	6035      	str	r5, [r6, #0]
		}

		/* The data we sent to the queue should equal the data we just received
		from the queue. */
		if( ulLoopCounter != ulData )
    28c0:	6838      	ldr	r0, [r7, #0]
    28c2:	9b01      	ldr	r3, [sp, #4]
    28c4:	4298      	cmp	r0, r3
    28c6:	d000      	beq.n	28ca <prvSendFrontAndBackTest+0x9a>
		{
			xErrorDetected = pdTRUE;
    28c8:	6035      	str	r5, [r6, #0]
		#endif



		/* Place 2, 3, 4 into the queue, adding items to the back of the queue. */
		for( ulData = 2; ulData < 5; ulData++ )
    28ca:	464b      	mov	r3, r9
    28cc:	9301      	str	r3, [sp, #4]
		{
			xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK );
    28ce:	2200      	movs	r2, #0
    28d0:	a901      	add	r1, sp, #4
    28d2:	1c20      	adds	r0, r4, #0
    28d4:	1c13      	adds	r3, r2, #0
    28d6:	f000 fd8d 	bl	33f4 <xQueueGenericSend>
		#endif



		/* Place 2, 3, 4 into the queue, adding items to the back of the queue. */
		for( ulData = 2; ulData < 5; ulData++ )
    28da:	9901      	ldr	r1, [sp, #4]
    28dc:	3101      	adds	r1, #1
    28de:	9101      	str	r1, [sp, #4]
    28e0:	2904      	cmp	r1, #4
    28e2:	d9f4      	bls.n	28ce <prvSendFrontAndBackTest+0x9e>
			xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK );
		}

		/* Now the order in the queue should be 2, 3, 4, with 2 being the first
		thing to be read out.  Now add 1 then 0 to the front of the queue. */
		if( uxQueueMessagesWaiting( xQueue ) != 3 )
    28e4:	1c20      	adds	r0, r4, #0
    28e6:	f000 ff39 	bl	375c <uxQueueMessagesWaiting>
    28ea:	2803      	cmp	r0, #3
    28ec:	d000      	beq.n	28f0 <prvSendFrontAndBackTest+0xc0>
		{
			xErrorDetected = pdTRUE;
    28ee:	6035      	str	r5, [r6, #0]
		}
		ulData = 1;
		xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK );
    28f0:	a901      	add	r1, sp, #4
    28f2:	2200      	movs	r2, #0
    28f4:	1c2b      	adds	r3, r5, #0
    28f6:	1c20      	adds	r0, r4, #0
		thing to be read out.  Now add 1 then 0 to the front of the queue. */
		if( uxQueueMessagesWaiting( xQueue ) != 3 )
		{
			xErrorDetected = pdTRUE;
		}
		ulData = 1;
    28f8:	9501      	str	r5, [sp, #4]
		xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK );
    28fa:	f000 fd7b 	bl	33f4 <xQueueGenericSend>
		ulData = 0;
    28fe:	4643      	mov	r3, r8
    2900:	9301      	str	r3, [sp, #4]
		xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK );
    2902:	1c20      	adds	r0, r4, #0
    2904:	a901      	add	r1, sp, #4
    2906:	4642      	mov	r2, r8
    2908:	1c2b      	adds	r3, r5, #0
    290a:	f000 fd73 	bl	33f4 <xQueueGenericSend>

		/* Now the queue should be full, and when we read the data out we
		should receive 0, 1, 2, 3, 4. */
		if( uxQueueMessagesWaiting( xQueue ) != 5 )
    290e:	1c20      	adds	r0, r4, #0
    2910:	f000 ff24 	bl	375c <uxQueueMessagesWaiting>
    2914:	2805      	cmp	r0, #5
    2916:	d000      	beq.n	291a <prvSendFrontAndBackTest+0xea>
		{
			xErrorDetected = pdTRUE;
    2918:	6035      	str	r5, [r6, #0]
		}

		if( xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
    291a:	1c20      	adds	r0, r4, #0
    291c:	a901      	add	r1, sp, #4
    291e:	2200      	movs	r2, #0
    2920:	2301      	movs	r3, #1
    2922:	f000 fd67 	bl	33f4 <xQueueGenericSend>
    2926:	2800      	cmp	r0, #0
    2928:	d000      	beq.n	292c <prvSendFrontAndBackTest+0xfc>
		{
			xErrorDetected = pdTRUE;
    292a:	6035      	str	r5, [r6, #0]
		}

		if( xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
    292c:	2200      	movs	r2, #0
    292e:	1c20      	adds	r0, r4, #0
    2930:	a901      	add	r1, sp, #4
    2932:	1c13      	adds	r3, r2, #0
    2934:	f000 fd5e 	bl	33f4 <xQueueGenericSend>
    2938:	2800      	cmp	r0, #0
    293a:	d100      	bne.n	293e <prvSendFrontAndBackTest+0x10e>
    293c:	e08c      	b.n	2a58 <prvSendFrontAndBackTest+0x228>
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 0; ulData < genqQUEUE_LENGTH; ulData++ )
    293e:	4643      	mov	r3, r8
			xErrorDetected = pdTRUE;
		}

		if( xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
		{
			xErrorDetected = pdTRUE;
    2940:	6035      	str	r5, [r6, #0]
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 0; ulData < genqQUEUE_LENGTH; ulData++ )
    2942:	9301      	str	r3, [sp, #4]
		{
			/* Try peeking the data first. */
			if( xQueuePeek( xQueue, &ulData2, genqNO_BLOCK ) != pdPASS )
    2944:	1c20      	adds	r0, r4, #0
    2946:	4669      	mov	r1, sp
    2948:	2200      	movs	r2, #0
    294a:	2301      	movs	r3, #1
    294c:	f000 fe22 	bl	3594 <xQueueGenericReceive>
    2950:	2801      	cmp	r0, #1
    2952:	d000      	beq.n	2956 <prvSendFrontAndBackTest+0x126>
			{
				xErrorDetected = pdTRUE;
    2954:	6035      	str	r5, [r6, #0]
			}

			if( ulData != ulData2 )
    2956:	9b00      	ldr	r3, [sp, #0]
    2958:	9a01      	ldr	r2, [sp, #4]
    295a:	429a      	cmp	r2, r3
    295c:	d000      	beq.n	2960 <prvSendFrontAndBackTest+0x130>
			{
				xErrorDetected = pdTRUE;
    295e:	6035      	str	r5, [r6, #0]
			}
			

			/* Now try receiving the data for real.  The value should be the
			same.  Clobber the value first so we know we really received it. */
			ulData2 = ~ulData2;
    2960:	43d8      	mvns	r0, r3
			if( xQueueReceive( xQueue, &ulData2, genqNO_BLOCK ) != pdPASS )
    2962:	2200      	movs	r2, #0
			}
			

			/* Now try receiving the data for real.  The value should be the
			same.  Clobber the value first so we know we really received it. */
			ulData2 = ~ulData2;
    2964:	9000      	str	r0, [sp, #0]
			if( xQueueReceive( xQueue, &ulData2, genqNO_BLOCK ) != pdPASS )
    2966:	4669      	mov	r1, sp
    2968:	1c20      	adds	r0, r4, #0
    296a:	1c13      	adds	r3, r2, #0
    296c:	f000 fe12 	bl	3594 <xQueueGenericReceive>
    2970:	2801      	cmp	r0, #1
    2972:	d000      	beq.n	2976 <prvSendFrontAndBackTest+0x146>
			{
				xErrorDetected = pdTRUE;
    2974:	6035      	str	r5, [r6, #0]
			}

			if( ulData != ulData2 )
    2976:	9b01      	ldr	r3, [sp, #4]
    2978:	9a00      	ldr	r2, [sp, #0]
    297a:	4293      	cmp	r3, r2
    297c:	d000      	beq.n	2980 <prvSendFrontAndBackTest+0x150>
			{
				xErrorDetected = pdTRUE;
    297e:	6035      	str	r5, [r6, #0]
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 0; ulData < genqQUEUE_LENGTH; ulData++ )
    2980:	3301      	adds	r3, #1
    2982:	9301      	str	r3, [sp, #4]
    2984:	2b04      	cmp	r3, #4
    2986:	d9dd      	bls.n	2944 <prvSendFrontAndBackTest+0x114>
				xErrorDetected = pdTRUE;
			}
		}

		/* The queue should now be empty again. */
		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    2988:	1c20      	adds	r0, r4, #0
    298a:	f000 fee7 	bl	375c <uxQueueMessagesWaiting>
    298e:	2800      	cmp	r0, #0
    2990:	d000      	beq.n	2994 <prvSendFrontAndBackTest+0x164>
		{
			xErrorDetected = pdTRUE;
    2992:	6035      	str	r5, [r6, #0]
			taskYIELD();
		#endif


		/* Our queue is empty once more, add 10, 11 to the back. */
		ulData = 10;
    2994:	210a      	movs	r1, #10
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
    2996:	2200      	movs	r2, #0
			taskYIELD();
		#endif


		/* Our queue is empty once more, add 10, 11 to the back. */
		ulData = 10;
    2998:	9101      	str	r1, [sp, #4]
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
    299a:	1c20      	adds	r0, r4, #0
    299c:	a901      	add	r1, sp, #4
    299e:	1c13      	adds	r3, r2, #0
    29a0:	f000 fd28 	bl	33f4 <xQueueGenericSend>
    29a4:	2801      	cmp	r0, #1
    29a6:	d000      	beq.n	29aa <prvSendFrontAndBackTest+0x17a>
		{
			xErrorDetected = pdTRUE;
    29a8:	6035      	str	r5, [r6, #0]
		}
		ulData = 11;
    29aa:	230b      	movs	r3, #11
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
    29ac:	2200      	movs	r2, #0
		ulData = 10;
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
		{
			xErrorDetected = pdTRUE;
		}
		ulData = 11;
    29ae:	9301      	str	r3, [sp, #4]
		if( xQueueSend( xQueue, &ulData, genqNO_BLOCK ) != pdPASS )
    29b0:	1c20      	adds	r0, r4, #0
    29b2:	a901      	add	r1, sp, #4
    29b4:	1c13      	adds	r3, r2, #0
    29b6:	f000 fd1d 	bl	33f4 <xQueueGenericSend>
    29ba:	2801      	cmp	r0, #1
    29bc:	d000      	beq.n	29c0 <prvSendFrontAndBackTest+0x190>
		{
			xErrorDetected = pdTRUE;
    29be:	6035      	str	r5, [r6, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 2 )
    29c0:	1c20      	adds	r0, r4, #0
    29c2:	f000 fecb 	bl	375c <uxQueueMessagesWaiting>
    29c6:	2802      	cmp	r0, #2
    29c8:	d000      	beq.n	29cc <prvSendFrontAndBackTest+0x19c>
		{
			xErrorDetected = pdTRUE;
    29ca:	6035      	str	r5, [r6, #0]
		}

		/* Now we should have 10, 11 in the queue.  Add 7, 8, 9 to the
		front. */
		for( ulData = 9; ulData >= 7; ulData-- )
    29cc:	2009      	movs	r0, #9
    29ce:	9001      	str	r0, [sp, #4]
		{
			if( xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != pdPASS )
    29d0:	1c20      	adds	r0, r4, #0
    29d2:	a901      	add	r1, sp, #4
    29d4:	2200      	movs	r2, #0
    29d6:	2301      	movs	r3, #1
    29d8:	f000 fd0c 	bl	33f4 <xQueueGenericSend>
    29dc:	2801      	cmp	r0, #1
    29de:	d000      	beq.n	29e2 <prvSendFrontAndBackTest+0x1b2>
			{
				xErrorDetected = pdTRUE;
    29e0:	6035      	str	r5, [r6, #0]
			xErrorDetected = pdTRUE;
		}

		/* Now we should have 10, 11 in the queue.  Add 7, 8, 9 to the
		front. */
		for( ulData = 9; ulData >= 7; ulData-- )
    29e2:	9a01      	ldr	r2, [sp, #4]
    29e4:	3a01      	subs	r2, #1
    29e6:	9201      	str	r2, [sp, #4]
    29e8:	2a06      	cmp	r2, #6
    29ea:	d8f1      	bhi.n	29d0 <prvSendFrontAndBackTest+0x1a0>
			}
		}

		/* Now check that the queue is full, and that receiving data provides
		the expected sequence of 7, 8, 9, 10, 11. */
		if( uxQueueMessagesWaiting( xQueue ) != 5 )
    29ec:	1c20      	adds	r0, r4, #0
    29ee:	f000 feb5 	bl	375c <uxQueueMessagesWaiting>
    29f2:	2805      	cmp	r0, #5
    29f4:	d000      	beq.n	29f8 <prvSendFrontAndBackTest+0x1c8>
		{
			xErrorDetected = pdTRUE;
    29f6:	6035      	str	r5, [r6, #0]
		}

		if( xQueueSendToFront( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
    29f8:	1c20      	adds	r0, r4, #0
    29fa:	a901      	add	r1, sp, #4
    29fc:	2200      	movs	r2, #0
    29fe:	2301      	movs	r3, #1
    2a00:	f000 fcf8 	bl	33f4 <xQueueGenericSend>
    2a04:	2800      	cmp	r0, #0
    2a06:	d000      	beq.n	2a0a <prvSendFrontAndBackTest+0x1da>
		{
			xErrorDetected = pdTRUE;
    2a08:	6035      	str	r5, [r6, #0]
		}

		if( xQueueSendToBack( xQueue, ( void * ) &ulData, genqNO_BLOCK ) != errQUEUE_FULL )
    2a0a:	2200      	movs	r2, #0
    2a0c:	1c20      	adds	r0, r4, #0
    2a0e:	a901      	add	r1, sp, #4
    2a10:	1c13      	adds	r3, r2, #0
    2a12:	f000 fcef 	bl	33f4 <xQueueGenericSend>
    2a16:	2800      	cmp	r0, #0
    2a18:	d000      	beq.n	2a1c <prvSendFrontAndBackTest+0x1ec>
		{
			xErrorDetected = pdTRUE;
    2a1a:	6035      	str	r5, [r6, #0]
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 7; ulData < ( 7 + genqQUEUE_LENGTH ); ulData++ )
    2a1c:	2107      	movs	r1, #7
    2a1e:	9101      	str	r1, [sp, #4]
		{
			if( xQueueReceive( xQueue, &ulData2, genqNO_BLOCK ) != pdPASS )
    2a20:	2200      	movs	r2, #0
    2a22:	1c20      	adds	r0, r4, #0
    2a24:	4669      	mov	r1, sp
    2a26:	1c13      	adds	r3, r2, #0
    2a28:	f000 fdb4 	bl	3594 <xQueueGenericReceive>
    2a2c:	2801      	cmp	r0, #1
    2a2e:	d000      	beq.n	2a32 <prvSendFrontAndBackTest+0x202>
			{
				xErrorDetected = pdTRUE;
    2a30:	6035      	str	r5, [r6, #0]
			}

			if( ulData != ulData2 )
    2a32:	9b01      	ldr	r3, [sp, #4]
    2a34:	9a00      	ldr	r2, [sp, #0]
    2a36:	4293      	cmp	r3, r2
    2a38:	d000      	beq.n	2a3c <prvSendFrontAndBackTest+0x20c>
			{
				xErrorDetected = pdTRUE;
    2a3a:	6035      	str	r5, [r6, #0]
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 7; ulData < ( 7 + genqQUEUE_LENGTH ); ulData++ )
    2a3c:	3301      	adds	r3, #1
    2a3e:	9301      	str	r3, [sp, #4]
    2a40:	2b0b      	cmp	r3, #11
    2a42:	d9ed      	bls.n	2a20 <prvSendFrontAndBackTest+0x1f0>
			{
				xErrorDetected = pdTRUE;
			}
		}

		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    2a44:	1c20      	adds	r0, r4, #0
    2a46:	f000 fe89 	bl	375c <uxQueueMessagesWaiting>
    2a4a:	2800      	cmp	r0, #0
    2a4c:	d000      	beq.n	2a50 <prvSendFrontAndBackTest+0x220>
		{
			xErrorDetected = pdTRUE;
    2a4e:	6035      	str	r5, [r6, #0]
		}

		ulLoopCounter++;
    2a50:	683b      	ldr	r3, [r7, #0]
    2a52:	3301      	adds	r3, #1
    2a54:	603b      	str	r3, [r7, #0]
	}
    2a56:	e6f8      	b.n	284a <prvSendFrontAndBackTest+0x1a>
		#if configUSE_PREEMPTION == 0
			taskYIELD();
		#endif

		/* Check the data we read out is in the expected order. */
		for( ulData = 0; ulData < genqQUEUE_LENGTH; ulData++ )
    2a58:	9001      	str	r0, [sp, #4]
    2a5a:	e773      	b.n	2944 <prvSendFrontAndBackTest+0x114>
    2a5c:	40000a18 	.word	0x40000a18
    2a60:	40000a14 	.word	0x40000a14

00002a64 <vStartGenericQueueTasks>:
static xTaskHandle xHighPriorityMutexTask, xMediumPriorityMutexTask;

/*-----------------------------------------------------------*/

void vStartGenericQueueTasks( unsigned portBASE_TYPE uxPriority )
{
    2a64:	b530      	push	{r4, r5, lr}
    2a66:	b085      	sub	sp, #20
    2a68:	1c05      	adds	r5, r0, #0
xQueueHandle xQueue;
xSemaphoreHandle xMutex;

	/* Create the queue that we are going to use for the
	prvSendFrontAndBackTest demo. */
	xQueue = xQueueCreate( genqQUEUE_LENGTH, sizeof( unsigned portLONG ) );
    2a6a:	2104      	movs	r1, #4
    2a6c:	2005      	movs	r0, #5
    2a6e:	f000 fc85 	bl	337c <xQueueCreate>
	vQueueAddToRegistry( xQueue, ( signed portCHAR * ) "Gen_Queue_Test" );

	/* Create the demo task and pass it the queue just created.  We are
	passing the queue handle by value so it does not matter that it is
	declared on the stack here. */
	xTaskCreate( prvSendFrontAndBackTest, ( signed portCHAR * )"GenQ", configMINIMAL_STACK_SIZE, ( void * ) xQueue, uxPriority, NULL );
    2a72:	2400      	movs	r4, #0
xQueueHandle xQueue;
xSemaphoreHandle xMutex;

	/* Create the queue that we are going to use for the
	prvSendFrontAndBackTest demo. */
	xQueue = xQueueCreate( genqQUEUE_LENGTH, sizeof( unsigned portLONG ) );
    2a74:	1c03      	adds	r3, r0, #0
	vQueueAddToRegistry( xQueue, ( signed portCHAR * ) "Gen_Queue_Test" );

	/* Create the demo task and pass it the queue just created.  We are
	passing the queue handle by value so it does not matter that it is
	declared on the stack here. */
	xTaskCreate( prvSendFrontAndBackTest, ( signed portCHAR * )"GenQ", configMINIMAL_STACK_SIZE, ( void * ) xQueue, uxPriority, NULL );
    2a76:	4919      	ldr	r1, [pc, #100]	; (2adc <vStartGenericQueueTasks+0x78>)
    2a78:	2268      	movs	r2, #104	; 0x68
    2a7a:	4819      	ldr	r0, [pc, #100]	; (2ae0 <vStartGenericQueueTasks+0x7c>)
    2a7c:	9500      	str	r5, [sp, #0]
    2a7e:	9401      	str	r4, [sp, #4]
    2a80:	9402      	str	r4, [sp, #8]
    2a82:	9403      	str	r4, [sp, #12]
    2a84:	f000 fee0 	bl	3848 <xTaskGenericCreate>

	/* Create the mutex used by the prvMutexTest task. */
	xMutex = xSemaphoreCreateMutex();
    2a88:	f000 fd3c 	bl	3504 <xQueueCreateMutex>
    2a8c:	1c05      	adds	r5, r0, #0
	vQueueAddToRegistry( ( xQueueHandle ) xMutex, ( signed portCHAR * ) "Gen_Queue_Mutex" );

	/* Create the mutex demo tasks and pass it the mutex just created.  We are
	passing the mutex handle by value so it does not matter that it is declared
	on the stack here. */
	xTaskCreate( prvLowPriorityMutexTask, ( signed portCHAR * )"MuLow", configMINIMAL_STACK_SIZE, ( void * ) xMutex, genqMUTEX_LOW_PRIORITY, NULL );
    2a8e:	1c2b      	adds	r3, r5, #0
    2a90:	4914      	ldr	r1, [pc, #80]	; (2ae4 <vStartGenericQueueTasks+0x80>)
    2a92:	2268      	movs	r2, #104	; 0x68
    2a94:	4814      	ldr	r0, [pc, #80]	; (2ae8 <vStartGenericQueueTasks+0x84>)
    2a96:	9400      	str	r4, [sp, #0]
    2a98:	9401      	str	r4, [sp, #4]
    2a9a:	9402      	str	r4, [sp, #8]
    2a9c:	9403      	str	r4, [sp, #12]
    2a9e:	f000 fed3 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( prvMediumPriorityMutexTask, ( signed portCHAR * )"MuMed", configMINIMAL_STACK_SIZE, NULL, genqMUTEX_MEDIUM_PRIORITY, &xMediumPriorityMutexTask );
    2aa2:	4912      	ldr	r1, [pc, #72]	; (2aec <vStartGenericQueueTasks+0x88>)
    2aa4:	2202      	movs	r2, #2
    2aa6:	9200      	str	r2, [sp, #0]
    2aa8:	9101      	str	r1, [sp, #4]
    2aaa:	1c23      	adds	r3, r4, #0
    2aac:	4910      	ldr	r1, [pc, #64]	; (2af0 <vStartGenericQueueTasks+0x8c>)
    2aae:	2268      	movs	r2, #104	; 0x68
    2ab0:	4810      	ldr	r0, [pc, #64]	; (2af4 <vStartGenericQueueTasks+0x90>)
    2ab2:	9402      	str	r4, [sp, #8]
    2ab4:	9403      	str	r4, [sp, #12]
    2ab6:	f000 fec7 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( prvHighPriorityMutexTask, ( signed portCHAR * )"MuHigh", configMINIMAL_STACK_SIZE, ( void * ) xMutex, genqMUTEX_HIGH_PRIORITY, &xHighPriorityMutexTask );
    2aba:	4b0f      	ldr	r3, [pc, #60]	; (2af8 <vStartGenericQueueTasks+0x94>)
    2abc:	2003      	movs	r0, #3
    2abe:	9000      	str	r0, [sp, #0]
    2ac0:	9301      	str	r3, [sp, #4]
    2ac2:	490e      	ldr	r1, [pc, #56]	; (2afc <vStartGenericQueueTasks+0x98>)
    2ac4:	1c2b      	adds	r3, r5, #0
    2ac6:	2268      	movs	r2, #104	; 0x68
    2ac8:	480d      	ldr	r0, [pc, #52]	; (2b00 <vStartGenericQueueTasks+0x9c>)
    2aca:	9402      	str	r4, [sp, #8]
    2acc:	9403      	str	r4, [sp, #12]
    2ace:	f000 febb 	bl	3848 <xTaskGenericCreate>
}
    2ad2:	b005      	add	sp, #20
    2ad4:	bc30      	pop	{r4, r5}
    2ad6:	bc01      	pop	{r0}
    2ad8:	4700      	bx	r0
    2ada:	46c0      	nop			; (mov r8, r8)
    2adc:	0000ec78 	.word	0x0000ec78
    2ae0:	00002831 	.word	0x00002831
    2ae4:	0000ec80 	.word	0x0000ec80
    2ae8:	00002769 	.word	0x00002769
    2aec:	40000a10 	.word	0x40000a10
    2af0:	0000ec88 	.word	0x0000ec88
    2af4:	00002715 	.word	0x00002715
    2af8:	40000a00 	.word	0x40000a00
    2afc:	0000ec90 	.word	0x0000ec90
    2b00:	0000272d 	.word	0x0000272d

00002b04 <xAreGenericQueueTasksStillRunning>:
}
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreGenericQueueTasksStillRunning( void )
{
    2b04:	b570      	push	{r4, r5, r6, lr}
static unsigned portLONG ulLastLoopCounter = 0, ulLastLoopCounter2 = 0;

	/* If the demo task is still running then we expect the loopcounters to
	have incremented since this function was last called. */
	if( ulLastLoopCounter == ulLoopCounter )
    2b06:	4c0f      	ldr	r4, [pc, #60]	; (2b44 <xAreGenericQueueTasksStillRunning+0x40>)
    2b08:	490f      	ldr	r1, [pc, #60]	; (2b48 <xAreGenericQueueTasksStillRunning+0x44>)
    2b0a:	6823      	ldr	r3, [r4, #0]
    2b0c:	680a      	ldr	r2, [r1, #0]
    2b0e:	429a      	cmp	r2, r3
    2b10:	d014      	beq.n	2b3c <xAreGenericQueueTasksStillRunning+0x38>
    2b12:	480e      	ldr	r0, [pc, #56]	; (2b4c <xAreGenericQueueTasksStillRunning+0x48>)
	{
		xErrorDetected = pdTRUE;
	}

	if( ulLastLoopCounter2 == ulLoopCounter2 )
    2b14:	4a0e      	ldr	r2, [pc, #56]	; (2b50 <xAreGenericQueueTasksStillRunning+0x4c>)
    2b16:	4b0f      	ldr	r3, [pc, #60]	; (2b54 <xAreGenericQueueTasksStillRunning+0x50>)
    2b18:	6815      	ldr	r5, [r2, #0]
    2b1a:	681e      	ldr	r6, [r3, #0]
    2b1c:	42ae      	cmp	r6, r5
    2b1e:	d009      	beq.n	2b34 <xAreGenericQueueTasksStillRunning+0x30>
    2b20:	6800      	ldr	r0, [r0, #0]
    2b22:	4245      	negs	r5, r0
    2b24:	4168      	adcs	r0, r5
	{
		xErrorDetected = pdTRUE;
	}

	ulLastLoopCounter = ulLoopCounter;
    2b26:	6824      	ldr	r4, [r4, #0]
    2b28:	600c      	str	r4, [r1, #0]
	ulLastLoopCounter2 = ulLoopCounter2;	
    2b2a:	6811      	ldr	r1, [r2, #0]
    2b2c:	6019      	str	r1, [r3, #0]

	/* Errors detected in the task itself will have latched xErrorDetected
	to true. */

	return !xErrorDetected;
}
    2b2e:	bc70      	pop	{r4, r5, r6}
    2b30:	bc02      	pop	{r1}
    2b32:	4708      	bx	r1
		xErrorDetected = pdTRUE;
	}

	if( ulLastLoopCounter2 == ulLoopCounter2 )
	{
		xErrorDetected = pdTRUE;
    2b34:	2501      	movs	r5, #1
    2b36:	6005      	str	r5, [r0, #0]
    2b38:	2000      	movs	r0, #0
    2b3a:	e7f4      	b.n	2b26 <xAreGenericQueueTasksStillRunning+0x22>

	/* If the demo task is still running then we expect the loopcounters to
	have incremented since this function was last called. */
	if( ulLastLoopCounter == ulLoopCounter )
	{
		xErrorDetected = pdTRUE;
    2b3c:	4803      	ldr	r0, [pc, #12]	; (2b4c <xAreGenericQueueTasksStillRunning+0x48>)
    2b3e:	2501      	movs	r5, #1
    2b40:	6005      	str	r5, [r0, #0]
    2b42:	e7e7      	b.n	2b14 <xAreGenericQueueTasksStillRunning+0x10>
    2b44:	40000a18 	.word	0x40000a18
    2b48:	40000a08 	.word	0x40000a08
    2b4c:	40000a14 	.word	0x40000a14
    2b50:	400009fc 	.word	0x400009fc
    2b54:	40000a04 	.word	0x40000a04

00002b58 <prvHighestPriorityPeekTask>:
	xTaskCreate( prvHighestPriorityPeekTask, ( signed portCHAR * )"PeekH2", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekHIGHEST_PRIORITY, &xHighestPriorityTask );
}
/*-----------------------------------------------------------*/

static void prvHighestPriorityPeekTask( void *pvParameters )
{
    2b58:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b5a:	4d29      	ldr	r5, [pc, #164]	; (2c00 <prvHighestPriorityPeekTask+0xa8>)
		be blocked on the queue.  We unblocked because the low priority task
		wrote a value to the queue, which we should have peeked.  Peeking the
		data (rather than receiving it) will leave the data on the queue, so
		the high priority task should then have also been unblocked, but not
		yet executed. */
		if( ulValue != 0x11223344 )
    2b5c:	4f29      	ldr	r7, [pc, #164]	; (2c04 <prvHighestPriorityPeekTask+0xac>)
	xTaskCreate( prvHighestPriorityPeekTask, ( signed portCHAR * )"PeekH2", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekHIGHEST_PRIORITY, &xHighestPriorityTask );
}
/*-----------------------------------------------------------*/

static void prvHighestPriorityPeekTask( void *pvParameters )
{
    2b5e:	b083      	sub	sp, #12
    2b60:	1c06      	adds	r6, r0, #0

	for( ;; )
	{
		/* Try peeking from the queue.  The queue should be empty so we will
		block, allowing the high priority task to execute. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2b62:	2401      	movs	r4, #1
    2b64:	2201      	movs	r2, #1
    2b66:	1c30      	adds	r0, r6, #0
    2b68:	a901      	add	r1, sp, #4
    2b6a:	4252      	negs	r2, r2
    2b6c:	2301      	movs	r3, #1
    2b6e:	f000 fd11 	bl	3594 <xQueueGenericReceive>
    2b72:	2801      	cmp	r0, #1
    2b74:	d000      	beq.n	2b78 <prvHighestPriorityPeekTask+0x20>
		{
			/* We expected to have received something by the time we unblock. */
			xErrorDetected = pdTRUE;
    2b76:	602c      	str	r4, [r5, #0]
		be blocked on the queue.  We unblocked because the low priority task
		wrote a value to the queue, which we should have peeked.  Peeking the
		data (rather than receiving it) will leave the data on the queue, so
		the high priority task should then have also been unblocked, but not
		yet executed. */
		if( ulValue != 0x11223344 )
    2b78:	9b01      	ldr	r3, [sp, #4]
    2b7a:	42bb      	cmp	r3, r7
    2b7c:	d000      	beq.n	2b80 <prvHighestPriorityPeekTask+0x28>
		{
			/* We did not receive the expected value. */
			xErrorDetected = pdTRUE;
    2b7e:	602c      	str	r4, [r5, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    2b80:	1c30      	adds	r0, r6, #0
    2b82:	f000 fdeb 	bl	375c <uxQueueMessagesWaiting>
    2b86:	2801      	cmp	r0, #1
    2b88:	d000      	beq.n	2b8c <prvHighestPriorityPeekTask+0x34>
		{
			/* The message should have been left on the queue. */
			xErrorDetected = pdTRUE;
    2b8a:	602c      	str	r4, [r5, #0]
		}

		/* Now we are going to actually receive the data, so when the high
		priority task runs it will find the queue empty and return to the
		blocked state. */
		ulValue = 0;
    2b8c:	2300      	movs	r3, #0
		if( xQueueReceive( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2b8e:	1c30      	adds	r0, r6, #0
    2b90:	a901      	add	r1, sp, #4
    2b92:	1c1a      	adds	r2, r3, #0
		}

		/* Now we are going to actually receive the data, so when the high
		priority task runs it will find the queue empty and return to the
		blocked state. */
		ulValue = 0;
    2b94:	9301      	str	r3, [sp, #4]
		if( xQueueReceive( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2b96:	f000 fcfd 	bl	3594 <xQueueGenericReceive>
    2b9a:	2801      	cmp	r0, #1
    2b9c:	d000      	beq.n	2ba0 <prvHighestPriorityPeekTask+0x48>
		{
			/* We expected to receive the value. */
			xErrorDetected = pdTRUE;
    2b9e:	602c      	str	r4, [r5, #0]
		}

		if( ulValue != 0x11223344 )
    2ba0:	9801      	ldr	r0, [sp, #4]
    2ba2:	42b8      	cmp	r0, r7
    2ba4:	d000      	beq.n	2ba8 <prvHighestPriorityPeekTask+0x50>
		{
			/* We did not receive the expected value - which should have been
			the same value as was peeked. */
			xErrorDetected = pdTRUE;
    2ba6:	602c      	str	r4, [r5, #0]
		}

		/* Now we will block again as the queue is once more empty.  The low 
		priority task can then execute again. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2ba8:	2201      	movs	r2, #1
    2baa:	1c30      	adds	r0, r6, #0
    2bac:	a901      	add	r1, sp, #4
    2bae:	4252      	negs	r2, r2
    2bb0:	2301      	movs	r3, #1
    2bb2:	f000 fcef 	bl	3594 <xQueueGenericReceive>
    2bb6:	2801      	cmp	r0, #1
    2bb8:	d000      	beq.n	2bbc <prvHighestPriorityPeekTask+0x64>
		{
			/* We expected to have received something by the time we unblock. */
			xErrorDetected = pdTRUE;
    2bba:	602c      	str	r4, [r5, #0]
		}

		/* When we get here the low priority task should have again written to the
		queue. */
		if( ulValue != 0x01234567 )
    2bbc:	9901      	ldr	r1, [sp, #4]
    2bbe:	4b12      	ldr	r3, [pc, #72]	; (2c08 <prvHighestPriorityPeekTask+0xb0>)
    2bc0:	4299      	cmp	r1, r3
    2bc2:	d000      	beq.n	2bc6 <prvHighestPriorityPeekTask+0x6e>
		{
			/* We did not receive the expected value. */
			xErrorDetected = pdTRUE;
    2bc4:	602c      	str	r4, [r5, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    2bc6:	1c30      	adds	r0, r6, #0
    2bc8:	f000 fdc8 	bl	375c <uxQueueMessagesWaiting>
    2bcc:	2801      	cmp	r0, #1
    2bce:	d000      	beq.n	2bd2 <prvHighestPriorityPeekTask+0x7a>
		{
			/* The message should have been left on the queue. */
			xErrorDetected = pdTRUE;
    2bd0:	602c      	str	r4, [r5, #0]

		/* We only peeked the data, so suspending ourselves now should enable
		the high priority task to also peek the data.  The high priority task
		will have been unblocked when we peeked the data as we left the data
		in the queue. */
		vTaskSuspend( NULL );
    2bd2:	2000      	movs	r0, #0
    2bd4:	f001 fb5a 	bl	428c <vTaskSuspend>


		/* This time we are going to do the same as the above test, but the
		high priority task is going to receive the data, rather than peek it.
		This means that the medium priority task should never peek the value. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2bd8:	2201      	movs	r2, #1
    2bda:	1c30      	adds	r0, r6, #0
    2bdc:	a901      	add	r1, sp, #4
    2bde:	4252      	negs	r2, r2
    2be0:	2301      	movs	r3, #1
    2be2:	f000 fcd7 	bl	3594 <xQueueGenericReceive>
    2be6:	2801      	cmp	r0, #1
    2be8:	d000      	beq.n	2bec <prvHighestPriorityPeekTask+0x94>
		{
			xErrorDetected = pdTRUE;
    2bea:	602c      	str	r4, [r5, #0]
		}

		if( ulValue != 0xaabbaabb )
    2bec:	9801      	ldr	r0, [sp, #4]
    2bee:	4b07      	ldr	r3, [pc, #28]	; (2c0c <prvHighestPriorityPeekTask+0xb4>)
    2bf0:	4298      	cmp	r0, r3
    2bf2:	d000      	beq.n	2bf6 <prvHighestPriorityPeekTask+0x9e>
		{
			xErrorDetected = pdTRUE;
    2bf4:	602c      	str	r4, [r5, #0]
		}

		vTaskSuspend( NULL );		
    2bf6:	2000      	movs	r0, #0
    2bf8:	f001 fb48 	bl	428c <vTaskSuspend>
	}
    2bfc:	e7b2      	b.n	2b64 <prvHighestPriorityPeekTask+0xc>
    2bfe:	46c0      	nop			; (mov r8, r8)
    2c00:	40000a28 	.word	0x40000a28
    2c04:	11223344 	.word	0x11223344
    2c08:	01234567 	.word	0x01234567
    2c0c:	aabbaabb 	.word	0xaabbaabb

00002c10 <prvHighPriorityPeekTask>:
}
/*-----------------------------------------------------------*/

static void prvHighPriorityPeekTask( void *pvParameters )
{
    2c10:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c12:	4d17      	ldr	r5, [pc, #92]	; (2c70 <prvHighPriorityPeekTask+0x60>)
		}

		/* When we get here the highest priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    2c14:	4f17      	ldr	r7, [pc, #92]	; (2c74 <prvHighPriorityPeekTask+0x64>)
	}
}
/*-----------------------------------------------------------*/

static void prvHighPriorityPeekTask( void *pvParameters )
{
    2c16:	b083      	sub	sp, #12
    2c18:	1c06      	adds	r6, r0, #0
	for( ;; )
	{
		/* Try peeking from the queue.  The queue should be empty so we will
		block, allowing the medium priority task to execute.  Both the high
		and highest priority tasks will then be blocked on the queue. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2c1a:	2401      	movs	r4, #1
    2c1c:	2201      	movs	r2, #1
    2c1e:	1c30      	adds	r0, r6, #0
    2c20:	a901      	add	r1, sp, #4
    2c22:	4252      	negs	r2, r2
    2c24:	2301      	movs	r3, #1
    2c26:	f000 fcb5 	bl	3594 <xQueueGenericReceive>
    2c2a:	2801      	cmp	r0, #1
    2c2c:	d000      	beq.n	2c30 <prvHighPriorityPeekTask+0x20>
		{
			/* We expected to have received something by the time we unblock. */
			xErrorDetected = pdTRUE;
    2c2e:	602c      	str	r4, [r5, #0]
		}

		/* When we get here the highest priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    2c30:	9b01      	ldr	r3, [sp, #4]
    2c32:	42bb      	cmp	r3, r7
    2c34:	d000      	beq.n	2c38 <prvHighPriorityPeekTask+0x28>
		{
			/* We did not receive the expected value. */
			xErrorDetected = pdTRUE;
    2c36:	602c      	str	r4, [r5, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    2c38:	1c30      	adds	r0, r6, #0
    2c3a:	f000 fd8f 	bl	375c <uxQueueMessagesWaiting>
    2c3e:	2801      	cmp	r0, #1
    2c40:	d000      	beq.n	2c44 <prvHighPriorityPeekTask+0x34>
		{
			/* The message should have been left on the queue. */
			xErrorDetected = pdTRUE;
    2c42:	602c      	str	r4, [r5, #0]

		/* We only peeked the data, so suspending ourselves now should enable
		the medium priority task to also peek the data.  The medium priority task
		will have been unblocked when we peeked the data as we left the data
		in the queue. */
		vTaskSuspend( NULL );
    2c44:	2000      	movs	r0, #0
    2c46:	f001 fb21 	bl	428c <vTaskSuspend>


		/* This time we are going actually receive the value, so the medium
		priority task will never peek the data - we removed it from the queue. */
		if( xQueueReceive( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2c4a:	2201      	movs	r2, #1
    2c4c:	1c30      	adds	r0, r6, #0
    2c4e:	a901      	add	r1, sp, #4
    2c50:	4252      	negs	r2, r2
    2c52:	2300      	movs	r3, #0
    2c54:	f000 fc9e 	bl	3594 <xQueueGenericReceive>
    2c58:	2801      	cmp	r0, #1
    2c5a:	d000      	beq.n	2c5e <prvHighPriorityPeekTask+0x4e>
		{
			xErrorDetected = pdTRUE;
    2c5c:	602c      	str	r4, [r5, #0]
		}

		if( ulValue != 0xaabbaabb )
    2c5e:	9801      	ldr	r0, [sp, #4]
    2c60:	4b05      	ldr	r3, [pc, #20]	; (2c78 <prvHighPriorityPeekTask+0x68>)
    2c62:	4298      	cmp	r0, r3
    2c64:	d000      	beq.n	2c68 <prvHighPriorityPeekTask+0x58>
		{
			xErrorDetected = pdTRUE;
    2c66:	602c      	str	r4, [r5, #0]
		}

		vTaskSuspend( NULL );				
    2c68:	2000      	movs	r0, #0
    2c6a:	f001 fb0f 	bl	428c <vTaskSuspend>
	}
    2c6e:	e7d5      	b.n	2c1c <prvHighPriorityPeekTask+0xc>
    2c70:	40000a28 	.word	0x40000a28
    2c74:	01234567 	.word	0x01234567
    2c78:	aabbaabb 	.word	0xaabbaabb

00002c7c <prvMediumPriorityPeekTask>:
}
/*-----------------------------------------------------------*/

static void prvMediumPriorityPeekTask( void *pvParameters )
{
    2c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2c7e:	4647      	mov	r7, r8
    2c80:	b480      	push	{r7}
		}

		/* When we get here the high priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    2c82:	4b11      	ldr	r3, [pc, #68]	; (2cc8 <prvMediumPriorityPeekTask+0x4c>)
    2c84:	4d11      	ldr	r5, [pc, #68]	; (2ccc <prvMediumPriorityPeekTask+0x50>)
    2c86:	4e12      	ldr	r6, [pc, #72]	; (2cd0 <prvMediumPriorityPeekTask+0x54>)
	}
}
/*-----------------------------------------------------------*/

static void prvMediumPriorityPeekTask( void *pvParameters )
{
    2c88:	b082      	sub	sp, #8
    2c8a:	1c07      	adds	r7, r0, #0
	for( ;; )
	{
		/* Try peeking from the queue.  The queue should be empty so we will
		block, allowing the low priority task to execute.  The highest, high
		and medium priority tasks will then all be blocked on the queue. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2c8c:	2401      	movs	r4, #1
		}

		/* When we get here the high priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    2c8e:	4698      	mov	r8, r3
	for( ;; )
	{
		/* Try peeking from the queue.  The queue should be empty so we will
		block, allowing the low priority task to execute.  The highest, high
		and medium priority tasks will then all be blocked on the queue. */
		if( xQueuePeek( xQueue, &ulValue, portMAX_DELAY ) != pdPASS )
    2c90:	2201      	movs	r2, #1
    2c92:	1c38      	adds	r0, r7, #0
    2c94:	a901      	add	r1, sp, #4
    2c96:	4252      	negs	r2, r2
    2c98:	2301      	movs	r3, #1
    2c9a:	f000 fc7b 	bl	3594 <xQueueGenericReceive>
    2c9e:	2801      	cmp	r0, #1
    2ca0:	d000      	beq.n	2ca4 <prvMediumPriorityPeekTask+0x28>
		{
			/* We expected to have received something by the time we unblock. */
			xErrorDetected = pdTRUE;
    2ca2:	602c      	str	r4, [r5, #0]
		}

		/* When we get here the high priority task should have peeked the data
		(unblocking this task) then suspended (allowing this task to also peek
		the data). */
		if( ulValue != 0x01234567 )
    2ca4:	9801      	ldr	r0, [sp, #4]
    2ca6:	4540      	cmp	r0, r8
    2ca8:	d000      	beq.n	2cac <prvMediumPriorityPeekTask+0x30>
		{
			/* We did not receive the expected value. */
			xErrorDetected = pdTRUE;
    2caa:	602c      	str	r4, [r5, #0]
		}

		if( uxQueueMessagesWaiting( xQueue ) != 1 )
    2cac:	1c38      	adds	r0, r7, #0
    2cae:	f000 fd55 	bl	375c <uxQueueMessagesWaiting>
    2cb2:	2801      	cmp	r0, #1
    2cb4:	d000      	beq.n	2cb8 <prvMediumPriorityPeekTask+0x3c>
		{
			/* The message should have been left on the queue. */
			xErrorDetected = pdTRUE;
    2cb6:	602c      	str	r4, [r5, #0]
		}

		/* Just so we know the test is still running. */
		ulLoopCounter++;
    2cb8:	6831      	ldr	r1, [r6, #0]
    2cba:	3101      	adds	r1, #1
    2cbc:	6031      	str	r1, [r6, #0]

		/* Now we can suspend ourselves so the low priority task can execute
		again. */
		vTaskSuspend( NULL );
    2cbe:	2000      	movs	r0, #0
    2cc0:	f001 fae4 	bl	428c <vTaskSuspend>
	}
    2cc4:	e7e4      	b.n	2c90 <prvMediumPriorityPeekTask+0x14>
    2cc6:	46c0      	nop			; (mov r8, r8)
    2cc8:	01234567 	.word	0x01234567
    2ccc:	40000a28 	.word	0x40000a28
    2cd0:	40000a2c 	.word	0x40000a2c

00002cd4 <prvLowPriorityPeekTask>:
}
/*-----------------------------------------------------------*/

static void prvLowPriorityPeekTask( void *pvParameters )
{
    2cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
    2cd6:	465f      	mov	r7, fp
    2cd8:	4656      	mov	r6, sl
    2cda:	464d      	mov	r5, r9
    2cdc:	4644      	mov	r4, r8
    2cde:	b4f0      	push	{r4, r5, r6, r7}
    2ce0:	4b31      	ldr	r3, [pc, #196]	; (2da8 <prvLowPriorityPeekTask+0xd4>)
    2ce2:	4698      	mov	r8, r3

	for( ;; )
	{
		/* Write some data to the queue.  This should unblock the highest 
		priority task that is waiting to peek data from the queue. */
		ulValue = 0x11223344;
    2ce4:	4b31      	ldr	r3, [pc, #196]	; (2dac <prvLowPriorityPeekTask+0xd8>)
    2ce6:	469b      	mov	fp, r3
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2ce8:	2300      	movs	r3, #0
    2cea:	469a      	mov	sl, r3
    2cec:	4c30      	ldr	r4, [pc, #192]	; (2db0 <prvLowPriorityPeekTask+0xdc>)
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    2cee:	3301      	adds	r3, #1
    2cf0:	4e30      	ldr	r6, [pc, #192]	; (2db4 <prvLowPriorityPeekTask+0xe0>)
    2cf2:	4d31      	ldr	r5, [pc, #196]	; (2db8 <prvLowPriorityPeekTask+0xe4>)
	}
}
/*-----------------------------------------------------------*/

static void prvLowPriorityPeekTask( void *pvParameters )
{
    2cf4:	b083      	sub	sp, #12
    2cf6:	1c07      	adds	r7, r0, #0
		ulValue = 0x11223344;
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    2cf8:	4699      	mov	r9, r3

	for( ;; )
	{
		/* Write some data to the queue.  This should unblock the highest 
		priority task that is waiting to peek data from the queue. */
		ulValue = 0x11223344;
    2cfa:	465b      	mov	r3, fp
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2cfc:	2200      	movs	r2, #0

	for( ;; )
	{
		/* Write some data to the queue.  This should unblock the highest 
		priority task that is waiting to peek data from the queue. */
		ulValue = 0x11223344;
    2cfe:	9301      	str	r3, [sp, #4]
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2d00:	1c38      	adds	r0, r7, #0
    2d02:	a901      	add	r1, sp, #4
    2d04:	1c13      	adds	r3, r2, #0
    2d06:	f000 fb75 	bl	33f4 <xQueueGenericSend>
    2d0a:	2801      	cmp	r0, #1
    2d0c:	d001      	beq.n	2d12 <prvLowPriorityPeekTask+0x3e>
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    2d0e:	464b      	mov	r3, r9
    2d10:	6023      	str	r3, [r4, #0]
		}

		/* By the time we get here the data should have been removed from
		the queue. */
		if( uxQueueMessagesWaiting( xQueue ) != 0 )
    2d12:	1c38      	adds	r0, r7, #0
    2d14:	f000 fd22 	bl	375c <uxQueueMessagesWaiting>
    2d18:	2800      	cmp	r0, #0
    2d1a:	d001      	beq.n	2d20 <prvLowPriorityPeekTask+0x4c>
		{
			xErrorDetected = pdTRUE;
    2d1c:	464b      	mov	r3, r9
    2d1e:	6023      	str	r3, [r4, #0]
		}

		/* Write another value to the queue, again waking the highest priority
		task that is blocked on the queue. */
		ulValue = 0x01234567;
    2d20:	4826      	ldr	r0, [pc, #152]	; (2dbc <prvLowPriorityPeekTask+0xe8>)
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2d22:	2200      	movs	r2, #0
			xErrorDetected = pdTRUE;
		}

		/* Write another value to the queue, again waking the highest priority
		task that is blocked on the queue. */
		ulValue = 0x01234567;
    2d24:	9001      	str	r0, [sp, #4]
		if( xQueueSendToBack( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2d26:	a901      	add	r1, sp, #4
    2d28:	1c38      	adds	r0, r7, #0
    2d2a:	1c13      	adds	r3, r2, #0
    2d2c:	f000 fb62 	bl	33f4 <xQueueGenericSend>
    2d30:	2801      	cmp	r0, #1
    2d32:	d001      	beq.n	2d38 <prvLowPriorityPeekTask+0x64>
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    2d34:	464b      	mov	r3, r9
    2d36:	6023      	str	r3, [r4, #0]
		}

		/* All the other tasks should now have successfully peeked the data.
		The data is still in the queue so we should be able to receive it. */
		ulValue = 0;
    2d38:	4653      	mov	r3, sl
		if( xQueueReceive( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2d3a:	1c38      	adds	r0, r7, #0
    2d3c:	a901      	add	r1, sp, #4
    2d3e:	4652      	mov	r2, sl
			xErrorDetected = pdTRUE;
		}

		/* All the other tasks should now have successfully peeked the data.
		The data is still in the queue so we should be able to receive it. */
		ulValue = 0;
    2d40:	9301      	str	r3, [sp, #4]
		if( xQueueReceive( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2d42:	f000 fc27 	bl	3594 <xQueueGenericReceive>
    2d46:	2801      	cmp	r0, #1
    2d48:	d001      	beq.n	2d4e <prvLowPriorityPeekTask+0x7a>
		{
			/* We expected to receive the data. */
			xErrorDetected = pdTRUE;
    2d4a:	464b      	mov	r3, r9
    2d4c:	6023      	str	r3, [r4, #0]
			/* We did not receive the expected value. */
		}
		
		/* Lets just delay a while as this is an intensive test as we don't
		want to starve other tests of processing time. */
		vTaskDelay( qpeekSHORT_DELAY );
    2d4e:	200a      	movs	r0, #10
    2d50:	f001 f9c4 	bl	40dc <vTaskDelay>
		/* Unsuspend the other tasks so we can repeat the test - this time
		however not all the other tasks will peek the data as the high
		priority task is actually going to remove it from the queue.  Send
		to front is used just to be different.  As the queue is empty it
		makes no difference to the result. */
		vTaskResume( xMediumPriorityTask );
    2d54:	4643      	mov	r3, r8
    2d56:	6818      	ldr	r0, [r3, #0]
    2d58:	f000 ff18 	bl	3b8c <vTaskResume>
		vTaskResume( xHighPriorityTask );
    2d5c:	6830      	ldr	r0, [r6, #0]
    2d5e:	f000 ff15 	bl	3b8c <vTaskResume>
		vTaskResume( xHighestPriorityTask );
    2d62:	6828      	ldr	r0, [r5, #0]
    2d64:	f000 ff12 	bl	3b8c <vTaskResume>

		ulValue = 0xaabbaabb;
    2d68:	4915      	ldr	r1, [pc, #84]	; (2dc0 <prvLowPriorityPeekTask+0xec>)
		if( xQueueSendToFront( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2d6a:	1c38      	adds	r0, r7, #0
		makes no difference to the result. */
		vTaskResume( xMediumPriorityTask );
		vTaskResume( xHighPriorityTask );
		vTaskResume( xHighestPriorityTask );

		ulValue = 0xaabbaabb;
    2d6c:	9101      	str	r1, [sp, #4]
		if( xQueueSendToFront( xQueue, &ulValue, qpeekNO_BLOCK ) != pdPASS )
    2d6e:	2200      	movs	r2, #0
    2d70:	a901      	add	r1, sp, #4
    2d72:	2301      	movs	r3, #1
    2d74:	f000 fb3e 	bl	33f4 <xQueueGenericSend>
    2d78:	2801      	cmp	r0, #1
    2d7a:	d001      	beq.n	2d80 <prvLowPriorityPeekTask+0xac>
		{
			/* We were expecting the queue to be empty so we should not of
			had a problem writing to the queue. */
			xErrorDetected = pdTRUE;
    2d7c:	464b      	mov	r3, r9
    2d7e:	6023      	str	r3, [r4, #0]
		}

		/* This time we should find that the queue is empty.  The high priority
		task actually removed the data rather than just peeking it. */
		if( xQueuePeek( xQueue, &ulValue, qpeekNO_BLOCK ) != errQUEUE_EMPTY )
    2d80:	1c38      	adds	r0, r7, #0
    2d82:	a901      	add	r1, sp, #4
    2d84:	2200      	movs	r2, #0
    2d86:	2301      	movs	r3, #1
    2d88:	f000 fc04 	bl	3594 <xQueueGenericReceive>
    2d8c:	2800      	cmp	r0, #0
    2d8e:	d001      	beq.n	2d94 <prvLowPriorityPeekTask+0xc0>
		{
			/* We expected to receive the data. */
			xErrorDetected = pdTRUE;
    2d90:	464b      	mov	r3, r9
    2d92:	6023      	str	r3, [r4, #0]
		}

		/* Unsuspend the highest and high priority tasks so we can go back
		and repeat the whole thing.  The medium priority task should not be
		suspended as it was not able to peek the data in this last case. */
		vTaskResume( xHighPriorityTask );
    2d94:	6830      	ldr	r0, [r6, #0]
    2d96:	f000 fef9 	bl	3b8c <vTaskResume>
		vTaskResume( xHighestPriorityTask );		
    2d9a:	6828      	ldr	r0, [r5, #0]
    2d9c:	f000 fef6 	bl	3b8c <vTaskResume>

		/* Lets just delay a while as this is an intensive test as we don't
		want to starve other tests of processing time. */
		vTaskDelay( qpeekSHORT_DELAY );
    2da0:	200a      	movs	r0, #10
    2da2:	f001 f99b 	bl	40dc <vTaskDelay>
	}
    2da6:	e7a8      	b.n	2cfa <prvLowPriorityPeekTask+0x26>
    2da8:	40000a30 	.word	0x40000a30
    2dac:	11223344 	.word	0x11223344
    2db0:	40000a28 	.word	0x40000a28
    2db4:	40000a24 	.word	0x40000a24
    2db8:	40000a20 	.word	0x40000a20
    2dbc:	01234567 	.word	0x01234567
    2dc0:	aabbaabb 	.word	0xaabbaabb

00002dc4 <vStartQueuePeekTasks>:
/* Handles to the test tasks. */
xTaskHandle xMediumPriorityTask, xHighPriorityTask, xHighestPriorityTask;
/*-----------------------------------------------------------*/

void vStartQueuePeekTasks( void )
{
    2dc4:	b530      	push	{r4, r5, lr}
    2dc6:	b085      	sub	sp, #20
xQueueHandle xQueue;

	/* Create the queue that we are going to use for the test/demo. */
	xQueue = xQueueCreate( qpeekQUEUE_LENGTH, sizeof( unsigned portLONG ) );
    2dc8:	2104      	movs	r1, #4
    2dca:	2005      	movs	r0, #5
    2dcc:	f000 fad6 	bl	337c <xQueueCreate>
    2dd0:	1c05      	adds	r5, r0, #0
	vQueueAddToRegistry( xQueue, ( signed portCHAR * ) "QPeek_Test_Queue" );

	/* Create the demo tasks and pass it the queue just created.  We are
	passing the queue handle by value so it does not matter that it is declared
	on the stack here. */
	xTaskCreate( prvLowPriorityPeekTask, ( signed portCHAR * )"PeekL", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekLOW_PRIORITY, NULL );
    2dd2:	2400      	movs	r4, #0
    2dd4:	1c2b      	adds	r3, r5, #0
    2dd6:	4918      	ldr	r1, [pc, #96]	; (2e38 <vStartQueuePeekTasks+0x74>)
    2dd8:	2268      	movs	r2, #104	; 0x68
    2dda:	4818      	ldr	r0, [pc, #96]	; (2e3c <vStartQueuePeekTasks+0x78>)
    2ddc:	9400      	str	r4, [sp, #0]
    2dde:	9401      	str	r4, [sp, #4]
    2de0:	9402      	str	r4, [sp, #8]
    2de2:	9403      	str	r4, [sp, #12]
    2de4:	f000 fd30 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( prvMediumPriorityPeekTask, ( signed portCHAR * )"PeekM", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekMEDIUM_PRIORITY, &xMediumPriorityTask );
    2de8:	4b15      	ldr	r3, [pc, #84]	; (2e40 <vStartQueuePeekTasks+0x7c>)
    2dea:	2001      	movs	r0, #1
    2dec:	9000      	str	r0, [sp, #0]
    2dee:	9301      	str	r3, [sp, #4]
    2df0:	4914      	ldr	r1, [pc, #80]	; (2e44 <vStartQueuePeekTasks+0x80>)
    2df2:	1c2b      	adds	r3, r5, #0
    2df4:	2268      	movs	r2, #104	; 0x68
    2df6:	4814      	ldr	r0, [pc, #80]	; (2e48 <vStartQueuePeekTasks+0x84>)
    2df8:	9402      	str	r4, [sp, #8]
    2dfa:	9403      	str	r4, [sp, #12]
    2dfc:	f000 fd24 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( prvHighPriorityPeekTask, ( signed portCHAR * )"PeekH1", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekHIGH_PRIORITY, &xHighPriorityTask );
    2e00:	4912      	ldr	r1, [pc, #72]	; (2e4c <vStartQueuePeekTasks+0x88>)
    2e02:	2202      	movs	r2, #2
    2e04:	1c2b      	adds	r3, r5, #0
    2e06:	9200      	str	r2, [sp, #0]
    2e08:	9101      	str	r1, [sp, #4]
    2e0a:	2268      	movs	r2, #104	; 0x68
    2e0c:	4910      	ldr	r1, [pc, #64]	; (2e50 <vStartQueuePeekTasks+0x8c>)
    2e0e:	4811      	ldr	r0, [pc, #68]	; (2e54 <vStartQueuePeekTasks+0x90>)
    2e10:	9402      	str	r4, [sp, #8]
    2e12:	9403      	str	r4, [sp, #12]
    2e14:	f000 fd18 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( prvHighestPriorityPeekTask, ( signed portCHAR * )"PeekH2", configMINIMAL_STACK_SIZE, ( void * ) xQueue, qpeekHIGHEST_PRIORITY, &xHighestPriorityTask );
    2e18:	4b0f      	ldr	r3, [pc, #60]	; (2e58 <vStartQueuePeekTasks+0x94>)
    2e1a:	2003      	movs	r0, #3
    2e1c:	9000      	str	r0, [sp, #0]
    2e1e:	9301      	str	r3, [sp, #4]
    2e20:	490e      	ldr	r1, [pc, #56]	; (2e5c <vStartQueuePeekTasks+0x98>)
    2e22:	1c2b      	adds	r3, r5, #0
    2e24:	2268      	movs	r2, #104	; 0x68
    2e26:	480e      	ldr	r0, [pc, #56]	; (2e60 <vStartQueuePeekTasks+0x9c>)
    2e28:	9402      	str	r4, [sp, #8]
    2e2a:	9403      	str	r4, [sp, #12]
    2e2c:	f000 fd0c 	bl	3848 <xTaskGenericCreate>
}
    2e30:	b005      	add	sp, #20
    2e32:	bc30      	pop	{r4, r5}
    2e34:	bc01      	pop	{r0}
    2e36:	4700      	bx	r0
    2e38:	0000ec98 	.word	0x0000ec98
    2e3c:	00002cd5 	.word	0x00002cd5
    2e40:	40000a30 	.word	0x40000a30
    2e44:	0000eca0 	.word	0x0000eca0
    2e48:	00002c7d 	.word	0x00002c7d
    2e4c:	40000a24 	.word	0x40000a24
    2e50:	0000eca8 	.word	0x0000eca8
    2e54:	00002c11 	.word	0x00002c11
    2e58:	40000a20 	.word	0x40000a20
    2e5c:	0000ecb0 	.word	0x0000ecb0
    2e60:	00002b59 	.word	0x00002b59

00002e64 <xAreQueuePeekTasksStillRunning>:
}
/*-----------------------------------------------------------*/

/* This is called to check that all the created tasks are still running. */
portBASE_TYPE xAreQueuePeekTasksStillRunning( void )
{
    2e64:	b500      	push	{lr}
static unsigned portLONG ulLastLoopCounter = 0;

	/* If the demo task is still running then we expect the loopcounter to
	have incremented since this function was last called. */
	if( ulLastLoopCounter == ulLoopCounter )
    2e66:	4a09      	ldr	r2, [pc, #36]	; (2e8c <xAreQueuePeekTasksStillRunning+0x28>)
    2e68:	4b09      	ldr	r3, [pc, #36]	; (2e90 <xAreQueuePeekTasksStillRunning+0x2c>)
    2e6a:	6811      	ldr	r1, [r2, #0]
    2e6c:	6818      	ldr	r0, [r3, #0]
    2e6e:	4288      	cmp	r0, r1
    2e70:	d007      	beq.n	2e82 <xAreQueuePeekTasksStillRunning+0x1e>
    2e72:	4908      	ldr	r1, [pc, #32]	; (2e94 <xAreQueuePeekTasksStillRunning+0x30>)
	{
		xErrorDetected = pdTRUE;
	}

	ulLastLoopCounter = ulLoopCounter;
    2e74:	6812      	ldr	r2, [r2, #0]

	/* Errors detected in the task itself will have latched xErrorDetected
	to true. */

	return !xErrorDetected;
    2e76:	6808      	ldr	r0, [r1, #0]
	if( ulLastLoopCounter == ulLoopCounter )
	{
		xErrorDetected = pdTRUE;
	}

	ulLastLoopCounter = ulLoopCounter;
    2e78:	601a      	str	r2, [r3, #0]

	/* Errors detected in the task itself will have latched xErrorDetected
	to true. */

	return !xErrorDetected;
    2e7a:	4243      	negs	r3, r0
    2e7c:	4158      	adcs	r0, r3
}
    2e7e:	bc02      	pop	{r1}
    2e80:	4708      	bx	r1

	/* If the demo task is still running then we expect the loopcounter to
	have incremented since this function was last called. */
	if( ulLastLoopCounter == ulLoopCounter )
	{
		xErrorDetected = pdTRUE;
    2e82:	4904      	ldr	r1, [pc, #16]	; (2e94 <xAreQueuePeekTasksStillRunning+0x30>)
    2e84:	2001      	movs	r0, #1
    2e86:	6008      	str	r0, [r1, #0]
    2e88:	e7f4      	b.n	2e74 <xAreQueuePeekTasksStillRunning+0x10>
    2e8a:	46c0      	nop			; (mov r8, r8)
    2e8c:	40000a2c 	.word	0x40000a2c
    2e90:	40000a1c 	.word	0x40000a1c
    2e94:	40000a28 	.word	0x40000a28

00002e98 <vQueueReceiveWhenSuspendedTask>:
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vQueueReceiveWhenSuspendedTask, pvParameters )
{
    2e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2e9a:	464f      	mov	r7, r9
    2e9c:	4646      	mov	r6, r8
    2e9e:	b4c0      	push	{r6, r7}
    2ea0:	4a13      	ldr	r2, [pc, #76]	; (2ef0 <vQueueReceiveWhenSuspendedTask+0x58>)
				{
					xGotValue = xQueueReceive( xSuspendedTestQueue, ( void * ) &ulReceivedValue, priNO_BLOCK );
				}
				if( xTaskResumeAll() )
				{
					xSuspendedQueueReceiveError = pdTRUE;
    2ea2:	2301      	movs	r3, #1
    2ea4:	4e13      	ldr	r6, [pc, #76]	; (2ef4 <vQueueReceiveWhenSuspendedTask+0x5c>)
    2ea6:	4d14      	ldr	r5, [pc, #80]	; (2ef8 <vQueueReceiveWhenSuspendedTask+0x60>)
    2ea8:	4f14      	ldr	r7, [pc, #80]	; (2efc <vQueueReceiveWhenSuspendedTask+0x64>)
    2eaa:	4691      	mov	r9, r2
    2eac:	4698      	mov	r8, r3
			/* Suspending the scheduler here is fairly pointless and 
			undesirable for a normal application.  It is done here purely
			to test the scheduler.  The inner xTaskResumeAll() should
			never return pdTRUE as the scheduler is still locked by the
			outer call. */
			vTaskSuspendAll();
    2eae:	f000 ff1d 	bl	3cec <vTaskSuspendAll>
			{
				vTaskSuspendAll();
    2eb2:	f000 ff1b 	bl	3cec <vTaskSuspendAll>
				{
					xGotValue = xQueueReceive( xSuspendedTestQueue, ( void * ) &ulReceivedValue, priNO_BLOCK );
    2eb6:	2200      	movs	r2, #0
    2eb8:	6830      	ldr	r0, [r6, #0]
    2eba:	1c29      	adds	r1, r5, #0
    2ebc:	1c13      	adds	r3, r2, #0
    2ebe:	f000 fb69 	bl	3594 <xQueueGenericReceive>
    2ec2:	1c04      	adds	r4, r0, #0
				}
				if( xTaskResumeAll() )
    2ec4:	f000 ffd0 	bl	3e68 <xTaskResumeAll>
    2ec8:	2800      	cmp	r0, #0
    2eca:	d001      	beq.n	2ed0 <vQueueReceiveWhenSuspendedTask+0x38>
				{
					xSuspendedQueueReceiveError = pdTRUE;
    2ecc:	4642      	mov	r2, r8
    2ece:	603a      	str	r2, [r7, #0]
				}
			}
			xTaskResumeAll();
    2ed0:	f000 ffca 	bl	3e68 <xTaskResumeAll>
			{
				taskYIELD();
			}
			#endif

		} while( xGotValue == pdFALSE );
    2ed4:	2c00      	cmp	r4, #0
    2ed6:	d0ea      	beq.n	2eae <vQueueReceiveWhenSuspendedTask+0x16>

		if( ulReceivedValue != ulExpectedValue )
    2ed8:	464a      	mov	r2, r9
    2eda:	6813      	ldr	r3, [r2, #0]
    2edc:	6828      	ldr	r0, [r5, #0]
    2ede:	4298      	cmp	r0, r3
    2ee0:	d001      	beq.n	2ee6 <vQueueReceiveWhenSuspendedTask+0x4e>
		{
			xSuspendedQueueReceiveError = pdTRUE;
    2ee2:	4642      	mov	r2, r8
    2ee4:	603a      	str	r2, [r7, #0]
		}

		++ulExpectedValue;
    2ee6:	3301      	adds	r3, #1
    2ee8:	464a      	mov	r2, r9
    2eea:	6013      	str	r3, [r2, #0]
    2eec:	e7df      	b.n	2eae <vQueueReceiveWhenSuspendedTask+0x16>
    2eee:	46c0      	nop			; (mov r8, r8)
    2ef0:	40000a54 	.word	0x40000a54
    2ef4:	40000a34 	.word	0x40000a34
    2ef8:	40000a58 	.word	0x40000a58
    2efc:	40000a48 	.word	0x40000a48

00002f00 <vQueueSendWhenSuspendedTask>:
	}
}
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( vQueueSendWhenSuspendedTask, pvParameters )
{
    2f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2f02:	4d0c      	ldr	r5, [pc, #48]	; (2f34 <vQueueSendWhenSuspendedTask+0x34>)
    2f04:	4c0c      	ldr	r4, [pc, #48]	; (2f38 <vQueueSendWhenSuspendedTask+0x38>)
    2f06:	4e0d      	ldr	r6, [pc, #52]	; (2f3c <vQueueSendWhenSuspendedTask+0x3c>)
		vTaskSuspendAll();
		{
			/* We must not block while the scheduler is suspended! */
			if( xQueueSend( xSuspendedTestQueue, ( void * ) &ulValueToSend, priNO_BLOCK ) != pdTRUE )
			{
				xSuspendedQueueSendError = pdTRUE;
    2f08:	2701      	movs	r7, #1
	/* Just to stop warning messages. */
	( void ) pvParameters;

	for( ;; )
	{
		vTaskSuspendAll();
    2f0a:	f000 feef 	bl	3cec <vTaskSuspendAll>
		{
			/* We must not block while the scheduler is suspended! */
			if( xQueueSend( xSuspendedTestQueue, ( void * ) &ulValueToSend, priNO_BLOCK ) != pdTRUE )
    2f0e:	2200      	movs	r2, #0
    2f10:	6828      	ldr	r0, [r5, #0]
    2f12:	1c21      	adds	r1, r4, #0
    2f14:	1c13      	adds	r3, r2, #0
    2f16:	f000 fa6d 	bl	33f4 <xQueueGenericSend>
    2f1a:	2801      	cmp	r0, #1
    2f1c:	d000      	beq.n	2f20 <vQueueSendWhenSuspendedTask+0x20>
			{
				xSuspendedQueueSendError = pdTRUE;
    2f1e:	6037      	str	r7, [r6, #0]
			}
		}
		xTaskResumeAll();
    2f20:	f000 ffa2 	bl	3e68 <xTaskResumeAll>

		vTaskDelay( priSLEEP_TIME );
    2f24:	2080      	movs	r0, #128	; 0x80
    2f26:	f001 f8d9 	bl	40dc <vTaskDelay>

		++ulValueToSend;
    2f2a:	6823      	ldr	r3, [r4, #0]
    2f2c:	3301      	adds	r3, #1
    2f2e:	6023      	str	r3, [r4, #0]
	}
    2f30:	e7eb      	b.n	2f0a <vQueueSendWhenSuspendedTask+0xa>
    2f32:	46c0      	nop			; (mov r8, r8)
    2f34:	40000a34 	.word	0x40000a34
    2f38:	40000a4c 	.word	0x40000a4c
    2f3c:	40000a40 	.word	0x40000a40

00002f40 <vLimitedIncrementTask>:
/*
 * Just loops around incrementing the shared variable until the limit has been
 * reached.  Once the limit has been reached it suspends itself. 
 */
static portTASK_FUNCTION( vLimitedIncrementTask, pvParameters )
{
    2f40:	b510      	push	{r4, lr}
    2f42:	1c04      	adds	r4, r0, #0
	the task. */
	pulCounter = ( unsigned long * ) pvParameters;

	/* This will run before the control task, so the first thing it does is
	suspend - the control task will resume it when ready. */
	vTaskSuspend( NULL );
    2f44:	2000      	movs	r0, #0
    2f46:	f001 f9a1 	bl	428c <vTaskSuspend>
    2f4a:	6823      	ldr	r3, [r4, #0]
    2f4c:	2201      	movs	r2, #1
    2f4e:	401a      	ands	r2, r3

	for( ;; )
	{
		/* Just count up to a value then suspend. */
		( *pulCounter )++;	
    2f50:	3301      	adds	r3, #1
		
		if( *pulCounter >= priMAX_COUNT )
    2f52:	2bfe      	cmp	r3, #254	; 0xfe
    2f54:	d807      	bhi.n	2f66 <vLimitedIncrementTask+0x26>
    2f56:	2a00      	cmp	r2, #0
    2f58:	d002      	beq.n	2f60 <vLimitedIncrementTask+0x20>
	vTaskSuspend( NULL );

	for( ;; )
	{
		/* Just count up to a value then suspend. */
		( *pulCounter )++;	
    2f5a:	3301      	adds	r3, #1
		
		if( *pulCounter >= priMAX_COUNT )
    2f5c:	2bfe      	cmp	r3, #254	; 0xfe
    2f5e:	d802      	bhi.n	2f66 <vLimitedIncrementTask+0x26>
	vTaskSuspend( NULL );

	for( ;; )
	{
		/* Just count up to a value then suspend. */
		( *pulCounter )++;	
    2f60:	3302      	adds	r3, #2
		
		if( *pulCounter >= priMAX_COUNT )
    2f62:	2bfe      	cmp	r3, #254	; 0xfe
    2f64:	d9fc      	bls.n	2f60 <vLimitedIncrementTask+0x20>
    2f66:	6023      	str	r3, [r4, #0]
		{
			vTaskSuspend( NULL );
    2f68:	2000      	movs	r0, #0
    2f6a:	f001 f98f 	bl	428c <vTaskSuspend>
    2f6e:	e7ec      	b.n	2f4a <vLimitedIncrementTask+0xa>

00002f70 <vCounterControlTask>:

/*
 * Controller task as described above.
 */
static portTASK_FUNCTION( vCounterControlTask, pvParameters )
{
    2f70:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f72:	4657      	mov	r7, sl
    2f74:	464e      	mov	r6, r9
    2f76:	4645      	mov	r5, r8
    2f78:	b4e0      	push	{r5, r6, r7}
    2f7a:	4b48      	ldr	r3, [pc, #288]	; (309c <vCounterControlTask+0x12c>)
unsigned long ulLastCounter;
short sLoops;
short sError = pdFALSE;
    2f7c:	2200      	movs	r2, #0
    2f7e:	4690      	mov	r8, r2
    2f80:	4c47      	ldr	r4, [pc, #284]	; (30a0 <vCounterControlTask+0x130>)
    2f82:	4d48      	ldr	r5, [pc, #288]	; (30a4 <vCounterControlTask+0x134>)
    2f84:	4e48      	ldr	r6, [pc, #288]	; (30a8 <vCounterControlTask+0x138>)
    2f86:	469a      	mov	sl, r3
	( void ) pvParameters;

	for( ;; )
	{
		/* Start with the counter at zero. */
		ulCounter = ( unsigned long ) 0;
    2f88:	4691      	mov	r9, r2
    2f8a:	e055      	b.n	3038 <vCounterControlTask+0xc8>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2f8c:	f000 ff6c 	bl	3e68 <xTaskResumeAll>
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2f90:	6828      	ldr	r0, [r5, #0]
    2f92:	f001 f97b 	bl	428c <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2f96:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2f98:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    2f9a:	f000 fdf7 	bl	3b8c <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    2f9e:	2080      	movs	r0, #128	; 0x80
    2fa0:	f001 f89c 	bl	40dc <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    2fa4:	f000 fea2 	bl	3cec <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    2fa8:	6823      	ldr	r3, [r4, #0]
    2faa:	429f      	cmp	r7, r3
    2fac:	d06c      	beq.n	3088 <vCounterControlTask+0x118>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2fae:	f000 ff5b 	bl	3e68 <xTaskResumeAll>
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2fb2:	6828      	ldr	r0, [r5, #0]
    2fb4:	f001 f96a 	bl	428c <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2fb8:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2fba:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    2fbc:	f000 fde6 	bl	3b8c <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    2fc0:	2080      	movs	r0, #128	; 0x80
    2fc2:	f001 f88b 	bl	40dc <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    2fc6:	f000 fe91 	bl	3cec <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    2fca:	6823      	ldr	r3, [r4, #0]
    2fcc:	429f      	cmp	r7, r3
    2fce:	d058      	beq.n	3082 <vCounterControlTask+0x112>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2fd0:	f000 ff4a 	bl	3e68 <xTaskResumeAll>
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2fd4:	6828      	ldr	r0, [r5, #0]
    2fd6:	f001 f959 	bl	428c <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2fda:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2fdc:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    2fde:	f000 fdd5 	bl	3b8c <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    2fe2:	2080      	movs	r0, #128	; 0x80
    2fe4:	f001 f87a 	bl	40dc <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    2fe8:	f000 fe80 	bl	3cec <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    2fec:	6823      	ldr	r3, [r4, #0]
    2fee:	429f      	cmp	r7, r3
    2ff0:	d04d      	beq.n	308e <vCounterControlTask+0x11e>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    2ff2:	f000 ff39 	bl	3e68 <xTaskResumeAll>
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    2ff6:	6828      	ldr	r0, [r5, #0]
    2ff8:	f001 f948 	bl	428c <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    2ffc:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    2ffe:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    3000:	f000 fdc4 	bl	3b8c <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    3004:	2080      	movs	r0, #128	; 0x80
    3006:	f001 f869 	bl	40dc <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    300a:	f000 fe6f 	bl	3cec <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    300e:	6823      	ldr	r3, [r4, #0]
    3010:	429f      	cmp	r7, r3
    3012:	d033      	beq.n	307c <vCounterControlTask+0x10c>
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
				}
			}
			xTaskResumeAll();
    3014:	f000 ff28 	bl	3e68 <xTaskResumeAll>


		/* Second section: */

		/* Suspend the continuous counter task so it stops accessing the shared variable. */
		vTaskSuspend( xContinousIncrementHandle );
    3018:	6828      	ldr	r0, [r5, #0]
    301a:	f001 f937 	bl	428c <vTaskSuspend>

		/* Reset the variable. */
		ulCounter = ( unsigned long ) 0;
    301e:	464a      	mov	r2, r9
    3020:	6022      	str	r2, [r4, #0]

		/* Resume the limited count task which has a higher priority than us.
		We should therefore not return from this call until the limited count
		task has suspended itself with a known value in the counter variable. */
		vTaskResume( xLimitedIncrementHandle );
    3022:	6830      	ldr	r0, [r6, #0]
    3024:	f000 fdb2 	bl	3b8c <vTaskResume>

		/* Does the counter variable have the expected value? */
		if( ulCounter != priMAX_COUNT )
    3028:	6823      	ldr	r3, [r4, #0]
    302a:	2bff      	cmp	r3, #255	; 0xff
    302c:	d018      	beq.n	3060 <vCounterControlTask+0xf0>
		{
			sError = pdTRUE;
    302e:	2301      	movs	r3, #1
    3030:	4698      	mov	r8, r3
				usCheckVariable++;
			portEXIT_CRITICAL();
		}

		/* Resume the continuous count task and do it all again. */
		vTaskResume( xContinousIncrementHandle );
    3032:	6828      	ldr	r0, [r5, #0]
    3034:	f000 fdaa 	bl	3b8c <vTaskResume>
	( void ) pvParameters;

	for( ;; )
	{
		/* Start with the counter at zero. */
		ulCounter = ( unsigned long ) 0;
    3038:	464a      	mov	r2, r9
    303a:	6022      	str	r2, [r4, #0]
		/* Check the continuous count task is running. */
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
    303c:	6828      	ldr	r0, [r5, #0]
    303e:	f001 f925 	bl	428c <vTaskSuspend>
				ulLastCounter = ulCounter;
			vTaskResume( xContinousIncrementHandle );
    3042:	6828      	ldr	r0, [r5, #0]
		for( sLoops = 0; sLoops < priLOOPS; sLoops++ )
		{
			/* Suspend the continuous count task so we can take a mirror of the
			shared variable without risk of corruption. */
			vTaskSuspend( xContinousIncrementHandle );
				ulLastCounter = ulCounter;
    3044:	6827      	ldr	r7, [r4, #0]
			vTaskResume( xContinousIncrementHandle );
    3046:	f000 fda1 	bl	3b8c <vTaskResume>
			
			/* Now delay to ensure the other task has processor time. */
			vTaskDelay( priSLEEP_TIME );
    304a:	2080      	movs	r0, #128	; 0x80
    304c:	f001 f846 	bl	40dc <vTaskDelay>

			/* Check the shared variable again.  This time to ensure mutual 
			exclusion the whole scheduler will be locked.  This is just for
			demo purposes! */
			vTaskSuspendAll();
    3050:	f000 fe4c 	bl	3cec <vTaskSuspendAll>
			{
				if( ulLastCounter == ulCounter )
    3054:	6823      	ldr	r3, [r4, #0]
    3056:	429f      	cmp	r7, r3
    3058:	d198      	bne.n	2f8c <vCounterControlTask+0x1c>
				{
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
    305a:	2301      	movs	r3, #1
    305c:	4698      	mov	r8, r3
    305e:	e795      	b.n	2f8c <vCounterControlTask+0x1c>
		if( ulCounter != priMAX_COUNT )
		{
			sError = pdTRUE;
		}

		if( sError == pdFALSE )
    3060:	3bff      	subs	r3, #255	; 0xff
    3062:	4598      	cmp	r8, r3
    3064:	d116      	bne.n	3094 <vCounterControlTask+0x124>
		{
			/* If no errors have occurred then increment the check variable. */
			portENTER_CRITICAL();
    3066:	f00a ffaf 	bl	dfc8 <__vPortEnterCritical_from_thumb>
				usCheckVariable++;
    306a:	4652      	mov	r2, sl
    306c:	8817      	ldrh	r7, [r2, #0]
    306e:	3701      	adds	r7, #1
    3070:	0439      	lsls	r1, r7, #16
    3072:	0c08      	lsrs	r0, r1, #16
    3074:	8010      	strh	r0, [r2, #0]
			portEXIT_CRITICAL();
    3076:	f00b f853 	bl	e120 <__vPortExitCritical_from_thumb>
    307a:	e7da      	b.n	3032 <vCounterControlTask+0xc2>
			{
				if( ulLastCounter == ulCounter )
				{
					/* The shared variable has not changed.  There is a problem
					with the continuous count task so flag an error. */
					sError = pdTRUE;
    307c:	2301      	movs	r3, #1
    307e:	4698      	mov	r8, r3
    3080:	e7c8      	b.n	3014 <vCounterControlTask+0xa4>
    3082:	2301      	movs	r3, #1
    3084:	4698      	mov	r8, r3
    3086:	e7a3      	b.n	2fd0 <vCounterControlTask+0x60>
    3088:	2201      	movs	r2, #1
    308a:	4690      	mov	r8, r2
    308c:	e78f      	b.n	2fae <vCounterControlTask+0x3e>
    308e:	2201      	movs	r2, #1
    3090:	4690      	mov	r8, r2
    3092:	e7ae      	b.n	2ff2 <vCounterControlTask+0x82>
		if( ulCounter != priMAX_COUNT )
		{
			sError = pdTRUE;
		}

		if( sError == pdFALSE )
    3094:	2201      	movs	r2, #1
    3096:	4690      	mov	r8, r2
    3098:	e7cb      	b.n	3032 <vCounterControlTask+0xc2>
    309a:	46c0      	nop			; (mov r8, r8)
    309c:	40000a38 	.word	0x40000a38
    30a0:	40000a44 	.word	0x40000a44
    30a4:	40000a50 	.word	0x40000a50
    30a8:	40000a3c 	.word	0x40000a3c

000030ac <vContinuousIncrementTask>:
/*
 * Just keep counting the shared variable up.  The control task will suspend
 * this task when it wants.
 */
static portTASK_FUNCTION( vContinuousIncrementTask, pvParameters )
{
    30ac:	b570      	push	{r4, r5, r6, lr}
    30ae:	1c04      	adds	r4, r0, #0
	the task. */
	pulCounter = ( unsigned long * ) pvParameters;

	/* Query our priority so we can raise it when exclusive access to the 
	shared variable is required. */
	uxOurPriority = uxTaskPriorityGet( NULL );
    30b0:	2000      	movs	r0, #0
    30b2:	f000 fcf7 	bl	3aa4 <uxTaskPriorityGet>
    30b6:	1c05      	adds	r5, r0, #0
    30b8:	1c46      	adds	r6, r0, #1

	for( ;; )
	{
		/* Raise our priority above the controller task to ensure a context
		switch does not occur while we are accessing this variable. */
		vTaskPrioritySet( NULL, uxOurPriority + 1 );
    30ba:	1c31      	adds	r1, r6, #0
    30bc:	2000      	movs	r0, #0
    30be:	f000 fd03 	bl	3ac8 <vTaskPrioritySet>
			( *pulCounter )++;		
    30c2:	6823      	ldr	r3, [r4, #0]
    30c4:	3301      	adds	r3, #1
    30c6:	6023      	str	r3, [r4, #0]
		vTaskPrioritySet( NULL, uxOurPriority );
    30c8:	2000      	movs	r0, #0
    30ca:	1c29      	adds	r1, r5, #0
    30cc:	f000 fcfc 	bl	3ac8 <vTaskPrioritySet>
    30d0:	e7f3      	b.n	30ba <vContinuousIncrementTask+0xe>
    30d2:	46c0      	nop			; (mov r8, r8)

000030d4 <vStartDynamicPriorityTasks>:
/*
 * Start the three tasks as described at the top of the file.
 * Note that the limited count task is given a higher priority.
 */
void vStartDynamicPriorityTasks( void )
{
    30d4:	b530      	push	{r4, r5, lr}
    30d6:	b085      	sub	sp, #20
	xSuspendedTestQueue = xQueueCreate( priSUSPENDED_QUEUE_LENGTH, sizeof( unsigned long ) );
    30d8:	2104      	movs	r1, #4
    30da:	2001      	movs	r0, #1
    30dc:	f000 f94e 	bl	337c <xQueueCreate>
	is not being used.  The call to vQueueAddToRegistry() will be removed
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is 
	defined to be less than 1. */
	vQueueAddToRegistry( xSuspendedTestQueue, ( signed char * ) "Suspended_Test_Queue" );

	xTaskCreate( vContinuousIncrementTask, ( signed char * ) "CNT_INC", priSTACK_SIZE, ( void * ) &ulCounter, tskIDLE_PRIORITY, &xContinousIncrementHandle );
    30e0:	4d1e      	ldr	r5, [pc, #120]	; (315c <vStartDynamicPriorityTasks+0x88>)
 * Start the three tasks as described at the top of the file.
 * Note that the limited count task is given a higher priority.
 */
void vStartDynamicPriorityTasks( void )
{
	xSuspendedTestQueue = xQueueCreate( priSUSPENDED_QUEUE_LENGTH, sizeof( unsigned long ) );
    30e2:	4a1f      	ldr	r2, [pc, #124]	; (3160 <vStartDynamicPriorityTasks+0x8c>)
	is not being used.  The call to vQueueAddToRegistry() will be removed
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is 
	defined to be less than 1. */
	vQueueAddToRegistry( xSuspendedTestQueue, ( signed char * ) "Suspended_Test_Queue" );

	xTaskCreate( vContinuousIncrementTask, ( signed char * ) "CNT_INC", priSTACK_SIZE, ( void * ) &ulCounter, tskIDLE_PRIORITY, &xContinousIncrementHandle );
    30e4:	491f      	ldr	r1, [pc, #124]	; (3164 <vStartDynamicPriorityTasks+0x90>)
    30e6:	2400      	movs	r4, #0
 * Start the three tasks as described at the top of the file.
 * Note that the limited count task is given a higher priority.
 */
void vStartDynamicPriorityTasks( void )
{
	xSuspendedTestQueue = xQueueCreate( priSUSPENDED_QUEUE_LENGTH, sizeof( unsigned long ) );
    30e8:	6010      	str	r0, [r2, #0]
	is not being used.  The call to vQueueAddToRegistry() will be removed
	by the pre-processor if configQUEUE_REGISTRY_SIZE is not defined or is 
	defined to be less than 1. */
	vQueueAddToRegistry( xSuspendedTestQueue, ( signed char * ) "Suspended_Test_Queue" );

	xTaskCreate( vContinuousIncrementTask, ( signed char * ) "CNT_INC", priSTACK_SIZE, ( void * ) &ulCounter, tskIDLE_PRIORITY, &xContinousIncrementHandle );
    30ea:	1c2b      	adds	r3, r5, #0
    30ec:	9101      	str	r1, [sp, #4]
    30ee:	2268      	movs	r2, #104	; 0x68
    30f0:	491d      	ldr	r1, [pc, #116]	; (3168 <vStartDynamicPriorityTasks+0x94>)
    30f2:	481e      	ldr	r0, [pc, #120]	; (316c <vStartDynamicPriorityTasks+0x98>)
    30f4:	9400      	str	r4, [sp, #0]
    30f6:	9402      	str	r4, [sp, #8]
    30f8:	9403      	str	r4, [sp, #12]
    30fa:	f000 fba5 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( vLimitedIncrementTask, ( signed char * ) "LIM_INC", priSTACK_SIZE, ( void * ) &ulCounter, tskIDLE_PRIORITY + 1, &xLimitedIncrementHandle );
    30fe:	4b1c      	ldr	r3, [pc, #112]	; (3170 <vStartDynamicPriorityTasks+0x9c>)
    3100:	2001      	movs	r0, #1
    3102:	9000      	str	r0, [sp, #0]
    3104:	9301      	str	r3, [sp, #4]
    3106:	491b      	ldr	r1, [pc, #108]	; (3174 <vStartDynamicPriorityTasks+0xa0>)
    3108:	1c2b      	adds	r3, r5, #0
    310a:	2268      	movs	r2, #104	; 0x68
    310c:	481a      	ldr	r0, [pc, #104]	; (3178 <vStartDynamicPriorityTasks+0xa4>)
    310e:	9402      	str	r4, [sp, #8]
    3110:	9403      	str	r4, [sp, #12]
    3112:	f000 fb99 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( vCounterControlTask, ( signed char * ) "C_CTRL", priSTACK_SIZE, NULL, tskIDLE_PRIORITY, NULL );
    3116:	1c23      	adds	r3, r4, #0
    3118:	4918      	ldr	r1, [pc, #96]	; (317c <vStartDynamicPriorityTasks+0xa8>)
    311a:	2268      	movs	r2, #104	; 0x68
    311c:	4818      	ldr	r0, [pc, #96]	; (3180 <vStartDynamicPriorityTasks+0xac>)
    311e:	9400      	str	r4, [sp, #0]
    3120:	9401      	str	r4, [sp, #4]
    3122:	9402      	str	r4, [sp, #8]
    3124:	9403      	str	r4, [sp, #12]
    3126:	f000 fb8f 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( vQueueSendWhenSuspendedTask, ( signed char * ) "SUSP_TX", priSTACK_SIZE, NULL, tskIDLE_PRIORITY, NULL );
    312a:	1c23      	adds	r3, r4, #0
    312c:	4915      	ldr	r1, [pc, #84]	; (3184 <vStartDynamicPriorityTasks+0xb0>)
    312e:	2268      	movs	r2, #104	; 0x68
    3130:	4815      	ldr	r0, [pc, #84]	; (3188 <vStartDynamicPriorityTasks+0xb4>)
    3132:	9400      	str	r4, [sp, #0]
    3134:	9401      	str	r4, [sp, #4]
    3136:	9402      	str	r4, [sp, #8]
    3138:	9403      	str	r4, [sp, #12]
    313a:	f000 fb85 	bl	3848 <xTaskGenericCreate>
	xTaskCreate( vQueueReceiveWhenSuspendedTask, ( signed char * ) "SUSP_RX", priSTACK_SIZE, NULL, tskIDLE_PRIORITY, NULL );
    313e:	4913      	ldr	r1, [pc, #76]	; (318c <vStartDynamicPriorityTasks+0xb8>)
    3140:	2268      	movs	r2, #104	; 0x68
    3142:	1c23      	adds	r3, r4, #0
    3144:	4812      	ldr	r0, [pc, #72]	; (3190 <vStartDynamicPriorityTasks+0xbc>)
    3146:	9400      	str	r4, [sp, #0]
    3148:	9401      	str	r4, [sp, #4]
    314a:	9402      	str	r4, [sp, #8]
    314c:	9403      	str	r4, [sp, #12]
    314e:	f000 fb7b 	bl	3848 <xTaskGenericCreate>
}
    3152:	b005      	add	sp, #20
    3154:	bc30      	pop	{r4, r5}
    3156:	bc01      	pop	{r0}
    3158:	4700      	bx	r0
    315a:	46c0      	nop			; (mov r8, r8)
    315c:	40000a44 	.word	0x40000a44
    3160:	40000a34 	.word	0x40000a34
    3164:	40000a50 	.word	0x40000a50
    3168:	0000ecb8 	.word	0x0000ecb8
    316c:	000030ad 	.word	0x000030ad
    3170:	40000a3c 	.word	0x40000a3c
    3174:	0000ecc0 	.word	0x0000ecc0
    3178:	00002f41 	.word	0x00002f41
    317c:	0000ecc8 	.word	0x0000ecc8
    3180:	00002f71 	.word	0x00002f71
    3184:	0000ecd0 	.word	0x0000ecd0
    3188:	00002f01 	.word	0x00002f01
    318c:	0000ecd8 	.word	0x0000ecd8
    3190:	00002e99 	.word	0x00002e99

00003194 <xAreDynamicPriorityTasksStillRunning>:
}
/*-----------------------------------------------------------*/

/* Called to check that all the created tasks are still running without error. */
portBASE_TYPE xAreDynamicPriorityTasksStillRunning( void )
{
    3194:	b530      	push	{r4, r5, lr}
portBASE_TYPE xReturn = pdTRUE;

	/* Check the tasks are still running by ensuring the check variable
	is still incrementing. */

	if( usCheckVariable == usLastTaskCheck )
    3196:	4a0c      	ldr	r2, [pc, #48]	; (31c8 <xAreDynamicPriorityTasksStillRunning+0x34>)
	{
		/* The check has not incremented so an error exists. */
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueSendError == pdTRUE )
    3198:	490c      	ldr	r1, [pc, #48]	; (31cc <xAreDynamicPriorityTasksStillRunning+0x38>)
portBASE_TYPE xReturn = pdTRUE;

	/* Check the tasks are still running by ensuring the check variable
	is still incrementing. */

	if( usCheckVariable == usLastTaskCheck )
    319a:	8813      	ldrh	r3, [r2, #0]
	{
		/* The check has not incremented so an error exists. */
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueSendError == pdTRUE )
    319c:	6808      	ldr	r0, [r1, #0]
portBASE_TYPE xReturn = pdTRUE;

	/* Check the tasks are still running by ensuring the check variable
	is still incrementing. */

	if( usCheckVariable == usLastTaskCheck )
    319e:	1c1d      	adds	r5, r3, #0
    31a0:	4b0b      	ldr	r3, [pc, #44]	; (31d0 <xAreDynamicPriorityTasksStillRunning+0x3c>)
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueSendError == pdTRUE )
	{
		xReturn = pdFALSE;
    31a2:	2100      	movs	r1, #0
portBASE_TYPE xReturn = pdTRUE;

	/* Check the tasks are still running by ensuring the check variable
	is still incrementing. */

	if( usCheckVariable == usLastTaskCheck )
    31a4:	881c      	ldrh	r4, [r3, #0]
	{
		/* The check has not incremented so an error exists. */
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueSendError == pdTRUE )
    31a6:	2801      	cmp	r0, #1
    31a8:	d002      	beq.n	31b0 <xAreDynamicPriorityTasksStillRunning+0x1c>
portBASE_TYPE xAreDynamicPriorityTasksStillRunning( void )
{
/* Keep a history of the check variables so we know if it has been incremented 
since the last call. */
static unsigned short usLastTaskCheck = ( unsigned short ) 0;
portBASE_TYPE xReturn = pdTRUE;
    31aa:	1b29      	subs	r1, r5, r4
    31ac:	1e4c      	subs	r4, r1, #1
    31ae:	41a1      	sbcs	r1, r4
	if( xSuspendedQueueSendError == pdTRUE )
	{
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueReceiveError == pdTRUE )
    31b0:	4c08      	ldr	r4, [pc, #32]	; (31d4 <xAreDynamicPriorityTasksStillRunning+0x40>)
    31b2:	6825      	ldr	r5, [r4, #0]
	{
		xReturn = pdFALSE;
    31b4:	3d01      	subs	r5, #1
    31b6:	1e6c      	subs	r4, r5, #1
    31b8:	41a5      	sbcs	r5, r4
	}

	usLastTaskCheck = usCheckVariable;
    31ba:	8812      	ldrh	r2, [r2, #0]
		xReturn = pdFALSE;
	}

	if( xSuspendedQueueReceiveError == pdTRUE )
	{
		xReturn = pdFALSE;
    31bc:	4268      	negs	r0, r5
    31be:	4008      	ands	r0, r1
	}

	usLastTaskCheck = usCheckVariable;
    31c0:	801a      	strh	r2, [r3, #0]
	return xReturn;
}
    31c2:	bc30      	pop	{r4, r5}
    31c4:	bc02      	pop	{r1}
    31c6:	4708      	bx	r1
    31c8:	40000a38 	.word	0x40000a38
    31cc:	40000a40 	.word	0x40000a40
    31d0:	40000a3a 	.word	0x40000a3a
    31d4:	40000a48 	.word	0x40000a48

000031d8 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    31d8:	1c01      	adds	r1, r0, #0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    31da:	2301      	movs	r3, #1
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    31dc:	3108      	adds	r1, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    31de:	425a      	negs	r2, r3
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );

	pxList->uxNumberOfItems = 0;
    31e0:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    31e2:	6082      	str	r2, [r0, #8]
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
    31e4:	6041      	str	r1, [r0, #4]
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
    31e6:	60c1      	str	r1, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
    31e8:	6101      	str	r1, [r0, #16]

	pxList->uxNumberOfItems = 0;
    31ea:	6003      	str	r3, [r0, #0]
}
    31ec:	4770      	bx	lr
    31ee:	46c0      	nop			; (mov r8, r8)

000031f0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    31f0:	2300      	movs	r3, #0
    31f2:	6103      	str	r3, [r0, #16]
}
    31f4:	4770      	bx	lr
    31f6:	46c0      	nop			; (mov r8, r8)

000031f8 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
    31f8:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
    31fa:	685a      	ldr	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
    31fc:	608b      	str	r3, [r1, #8]
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;

	pxNewListItem->pxNext = pxIndex->pxNext;
    31fe:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    3200:	685a      	ldr	r2, [r3, #4]
    3202:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
    3204:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
    3206:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    3208:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
    320a:	6803      	ldr	r3, [r0, #0]
    320c:	3301      	adds	r3, #1
    320e:	6003      	str	r3, [r0, #0]
}
    3210:	4770      	bx	lr
    3212:	46c0      	nop			; (mov r8, r8)

00003214 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
    3214:	b510      	push	{r4, lr}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
    3216:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as 
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the 
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    3218:	1c63      	adds	r3, r4, #1
    321a:	d016      	beq.n	324a <vListInsert+0x36>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips. 
		**********************************************************************/
		
		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
    321c:	1c03      	adds	r3, r0, #0
    321e:	3308      	adds	r3, #8
    3220:	685a      	ldr	r2, [r3, #4]
    3222:	6812      	ldr	r2, [r2, #0]
    3224:	4294      	cmp	r4, r2
    3226:	d304      	bcc.n	3232 <vListInsert+0x1e>
    3228:	685b      	ldr	r3, [r3, #4]
    322a:	685a      	ldr	r2, [r3, #4]
    322c:	6812      	ldr	r2, [r2, #0]
    322e:	4294      	cmp	r4, r2
    3230:	d2fa      	bcs.n	3228 <vListInsert+0x14>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    3232:	685c      	ldr	r4, [r3, #4]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    3234:	6108      	str	r0, [r1, #16]
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
    3236:	60a1      	str	r1, [r4, #8]
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    3238:	604c      	str	r4, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
	pxNewListItem->pxPrevious = pxIterator;
    323a:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
    323c:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
    323e:	6803      	ldr	r3, [r0, #0]
    3240:	3301      	adds	r3, #1
    3242:	6003      	str	r3, [r0, #0]
}
    3244:	bc10      	pop	{r4}
    3246:	bc01      	pop	{r0}
    3248:	4700      	bx	r0
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the 
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    324a:	6903      	ldr	r3, [r0, #16]
    324c:	e7f1      	b.n	3232 <vListInsert+0x1e>
    324e:	46c0      	nop			; (mov r8, r8)

00003250 <vListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListRemove( xListItem *pxItemToRemove )
{
    3250:	b500      	push	{lr}
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    3252:	6843      	ldr	r3, [r0, #4]
    3254:	6882      	ldr	r2, [r0, #8]
    3256:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    3258:	6882      	ldr	r2, [r0, #8]
    325a:	6053      	str	r3, [r2, #4]
	
	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
    325c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    325e:	6859      	ldr	r1, [r3, #4]
    3260:	4281      	cmp	r1, r0
    3262:	d006      	beq.n	3272 <vListRemove+0x22>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
	}

	pxItemToRemove->pvContainer = NULL;
    3264:	2100      	movs	r1, #0
    3266:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
    3268:	6818      	ldr	r0, [r3, #0]
    326a:	3801      	subs	r0, #1
    326c:	6018      	str	r0, [r3, #0]
}
    326e:	bc01      	pop	{r0}
    3270:	4700      	bx	r0
	pxList = ( xList * ) pxItemToRemove->pvContainer;

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    3272:	605a      	str	r2, [r3, #4]
    3274:	e7f6      	b.n	3264 <vListRemove+0x14>
    3276:	46c0      	nop			; (mov r8, r8)

00003278 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
    3278:	b538      	push	{r3, r4, r5, lr}
    327a:	1c04      	adds	r4, r0, #0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    327c:	f00a fea4 	bl	dfc8 <__vPortEnterCritical_from_thumb>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    3280:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    3282:	2b00      	cmp	r3, #0
    3284:	dd19      	ble.n	32ba <prvUnlockQueue+0x42>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    3286:	6a60      	ldr	r0, [r4, #36]	; 0x24
    3288:	1c25      	adds	r5, r4, #0
    328a:	3524      	adds	r5, #36	; 0x24
    328c:	2800      	cmp	r0, #0
    328e:	d108      	bne.n	32a2 <prvUnlockQueue+0x2a>
    3290:	e013      	b.n	32ba <prvUnlockQueue+0x42>
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
				}

				--( pxQueue->xTxLock );
    3292:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    3294:	3a01      	subs	r2, #1
    3296:	64a2      	str	r2, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    3298:	2a00      	cmp	r2, #0
    329a:	dd0e      	ble.n	32ba <prvUnlockQueue+0x42>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    329c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    329e:	2900      	cmp	r1, #0
    32a0:	d00b      	beq.n	32ba <prvUnlockQueue+0x42>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    32a2:	1c28      	adds	r0, r5, #0
    32a4:	f001 f862 	bl	436c <xTaskRemoveFromEventList>
    32a8:	2800      	cmp	r0, #0
    32aa:	d0f2      	beq.n	3292 <prvUnlockQueue+0x1a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
    32ac:	f001 f8da 	bl	4464 <vTaskMissedYield>
				}

				--( pxQueue->xTxLock );
    32b0:	6ca2      	ldr	r2, [r4, #72]	; 0x48
    32b2:	3a01      	subs	r2, #1
    32b4:	64a2      	str	r2, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    32b6:	2a00      	cmp	r2, #0
    32b8:	dcf0      	bgt.n	329c <prvUnlockQueue+0x24>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
    32ba:	2001      	movs	r0, #1
    32bc:	4243      	negs	r3, r0
    32be:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
    32c0:	f00a ff2e 	bl	e120 <__vPortExitCritical_from_thumb>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    32c4:	f00a fe80 	bl	dfc8 <__vPortEnterCritical_from_thumb>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    32c8:	6c65      	ldr	r5, [r4, #68]	; 0x44
    32ca:	2d00      	cmp	r5, #0
    32cc:	dd19      	ble.n	3302 <prvUnlockQueue+0x8a>
		{
			if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) )
    32ce:	6921      	ldr	r1, [r4, #16]
    32d0:	1c25      	adds	r5, r4, #0
    32d2:	3510      	adds	r5, #16
    32d4:	2900      	cmp	r1, #0
    32d6:	d108      	bne.n	32ea <prvUnlockQueue+0x72>
    32d8:	e013      	b.n	3302 <prvUnlockQueue+0x8a>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					vTaskMissedYield();
				}

				--( pxQueue->xRxLock );
    32da:	6c63      	ldr	r3, [r4, #68]	; 0x44
    32dc:	3b01      	subs	r3, #1
    32de:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    32e0:	2b00      	cmp	r3, #0
    32e2:	dd0e      	ble.n	3302 <prvUnlockQueue+0x8a>
		{
			if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) )
    32e4:	6922      	ldr	r2, [r4, #16]
    32e6:	2a00      	cmp	r2, #0
    32e8:	d00b      	beq.n	3302 <prvUnlockQueue+0x8a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    32ea:	1c28      	adds	r0, r5, #0
    32ec:	f001 f83e 	bl	436c <xTaskRemoveFromEventList>
    32f0:	2800      	cmp	r0, #0
    32f2:	d0f2      	beq.n	32da <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
    32f4:	f001 f8b6 	bl	4464 <vTaskMissedYield>
				}

				--( pxQueue->xRxLock );
    32f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
    32fa:	3b01      	subs	r3, #1
    32fc:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    32fe:	2b00      	cmp	r3, #0
    3300:	dcf0      	bgt.n	32e4 <prvUnlockQueue+0x6c>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    3302:	2001      	movs	r0, #1
    3304:	4245      	negs	r5, r0
    3306:	6465      	str	r5, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
    3308:	f00a ff0a 	bl	e120 <__vPortExitCritical_from_thumb>
}
    330c:	bc38      	pop	{r3, r4, r5}
    330e:	bc01      	pop	{r0}
    3310:	4700      	bx	r0
    3312:	46c0      	nop			; (mov r8, r8)

00003314 <prvCopyDataToQueue>:
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
    3314:	b538      	push	{r3, r4, r5, lr}
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
    3316:	6c03      	ldr	r3, [r0, #64]	; 0x40
	vPortFree( pxQueue );
}
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
    3318:	1c04      	adds	r4, r0, #0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
    331a:	2b00      	cmp	r3, #0
    331c:	d108      	bne.n	3330 <prvCopyDataToQueue+0x1c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    331e:	6805      	ldr	r5, [r0, #0]
    3320:	2d00      	cmp	r5, #0
    3322:	d025      	beq.n	3370 <prvCopyDataToQueue+0x5c>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
		}
	}

	++( pxQueue->uxMessagesWaiting );
    3324:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3326:	3301      	adds	r3, #1
    3328:	63a3      	str	r3, [r4, #56]	; 0x38
}
    332a:	bc38      	pop	{r3, r4, r5}
    332c:	bc01      	pop	{r0}
    332e:	4700      	bx	r0
				pxQueue->pxMutexHolder = NULL;
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
    3330:	2a00      	cmp	r2, #0
    3332:	d10d      	bne.n	3350 <prvCopyDataToQueue+0x3c>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
    3334:	1c1a      	adds	r2, r3, #0
    3336:	6880      	ldr	r0, [r0, #8]
    3338:	f002 f93c 	bl	55b4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    333c:	68a1      	ldr	r1, [r4, #8]
    333e:	6c20      	ldr	r0, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
    3340:	6862      	ldr	r2, [r4, #4]
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    3342:	180b      	adds	r3, r1, r0
    3344:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
    3346:	4293      	cmp	r3, r2
    3348:	d3ec      	bcc.n	3324 <prvCopyDataToQueue+0x10>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    334a:	6825      	ldr	r5, [r4, #0]
    334c:	60a5      	str	r5, [r4, #8]
    334e:	e7e9      	b.n	3324 <prvCopyDataToQueue+0x10>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
    3350:	1c1a      	adds	r2, r3, #0
    3352:	68c0      	ldr	r0, [r0, #12]
    3354:	f002 f92e 	bl	55b4 <memcpy>
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
    3358:	6c22      	ldr	r2, [r4, #64]	; 0x40
    335a:	68e0      	ldr	r0, [r4, #12]
    335c:	4252      	negs	r2, r2
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
    335e:	6821      	ldr	r1, [r4, #0]
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
    3360:	1883      	adds	r3, r0, r2
    3362:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
    3364:	428b      	cmp	r3, r1
    3366:	d2dd      	bcs.n	3324 <prvCopyDataToQueue+0x10>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    3368:	6861      	ldr	r1, [r4, #4]
    336a:	188d      	adds	r5, r1, r2
    336c:	60e5      	str	r5, [r4, #12]
    336e:	e7d9      	b.n	3324 <prvCopyDataToQueue+0x10>
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    3370:	6840      	ldr	r0, [r0, #4]
    3372:	f001 f8b9 	bl	44e8 <vTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
    3376:	6065      	str	r5, [r4, #4]
    3378:	e7d4      	b.n	3324 <prvCopyDataToQueue+0x10>
    337a:	46c0      	nop			; (mov r8, r8)

0000337c <xQueueCreate>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

xQueueHandle xQueueCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize )
{
    337c:	b5f0      	push	{r4, r5, r6, r7, lr}
    337e:	4647      	mov	r7, r8
    3380:	b480      	push	{r7}
    3382:	1c04      	adds	r4, r0, #0
    3384:	1c0e      	adds	r6, r1, #0
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
    3386:	1e05      	subs	r5, r0, #0
    3388:	d105      	bne.n	3396 <xQueueCreate+0x1a>
	}

	/* Will only reach here if we could not allocate enough memory or no memory
	was required. */
	return NULL;
}
    338a:	1c28      	adds	r0, r5, #0
    338c:	bc04      	pop	{r2}
    338e:	4690      	mov	r8, r2
    3390:	bcf0      	pop	{r4, r5, r6, r7}
    3392:	bc02      	pop	{r1}
    3394:	4708      	bx	r1
size_t xQueueSizeInBytes;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
    3396:	204c      	movs	r0, #76	; 0x4c
    3398:	f001 f954 	bl	4644 <pvPortMalloc>
		if( pxNewQueue != NULL )
    339c:	1e05      	subs	r5, r0, #0
    339e:	d0f4      	beq.n	338a <xQueueCreate+0xe>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
    33a0:	1c23      	adds	r3, r4, #0
    33a2:	4373      	muls	r3, r6
    33a4:	4698      	mov	r8, r3
    33a6:	2301      	movs	r3, #1
    33a8:	1c18      	adds	r0, r3, #0
    33aa:	4440      	add	r0, r8

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
    33ac:	f001 f94a 	bl	4644 <pvPortMalloc>
    33b0:	1c07      	adds	r7, r0, #0
    33b2:	6028      	str	r0, [r5, #0]
			if( pxNewQueue->pcHead != NULL )
    33b4:	2800      	cmp	r0, #0
    33b6:	d017      	beq.n	33e8 <xQueueCreate+0x6c>
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
				pxNewQueue->uxMessagesWaiting = 0;
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
    33b8:	1e62      	subs	r2, r4, #1
    33ba:	4372      	muls	r2, r6
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
    33bc:	4440      	add	r0, r8
				pxNewQueue->uxMessagesWaiting = 0;
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
				pxNewQueue->uxLength = uxQueueLength;
				pxNewQueue->uxItemSize = uxItemSize;
				pxNewQueue->xRxLock = queueUNLOCKED;
    33be:	2101      	movs	r1, #1
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
    33c0:	6068      	str	r0, [r5, #4]
				pxNewQueue->uxMessagesWaiting = 0;
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
				pxNewQueue->uxLength = uxQueueLength;
				pxNewQueue->uxItemSize = uxItemSize;
				pxNewQueue->xRxLock = queueUNLOCKED;
    33c2:	4248      	negs	r0, r1
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
				pxNewQueue->uxMessagesWaiting = 0;
    33c4:	2300      	movs	r3, #0
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
    33c6:	60af      	str	r7, [r5, #8]
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
				pxNewQueue->uxLength = uxQueueLength;
				pxNewQueue->uxItemSize = uxItemSize;
				pxNewQueue->xRxLock = queueUNLOCKED;
    33c8:	6468      	str	r0, [r5, #68]	; 0x44
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
				pxNewQueue->uxMessagesWaiting = 0;
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
    33ca:	18bf      	adds	r7, r7, r2
				pxNewQueue->uxLength = uxQueueLength;
				pxNewQueue->uxItemSize = uxItemSize;
				pxNewQueue->xRxLock = queueUNLOCKED;
				pxNewQueue->xTxLock = queueUNLOCKED;
    33cc:	64a8      	str	r0, [r5, #72]	; 0x48

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    33ce:	1c28      	adds	r0, r5, #0
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->pcTail = pxNewQueue->pcHead + ( uxQueueLength * uxItemSize );
				pxNewQueue->uxMessagesWaiting = 0;
    33d0:	63ab      	str	r3, [r5, #56]	; 0x38
				pxNewQueue->pcWriteTo = pxNewQueue->pcHead;
				pxNewQueue->pcReadFrom = pxNewQueue->pcHead + ( ( uxQueueLength - 1 ) * uxItemSize );
    33d2:	60ef      	str	r7, [r5, #12]
				pxNewQueue->uxLength = uxQueueLength;
    33d4:	63ec      	str	r4, [r5, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
    33d6:	642e      	str	r6, [r5, #64]	; 0x40
				pxNewQueue->xRxLock = queueUNLOCKED;
				pxNewQueue->xTxLock = queueUNLOCKED;

				/* Likewise ensure the event queues start with the correct state. */
				vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    33d8:	3010      	adds	r0, #16
    33da:	f7ff fefd 	bl	31d8 <vListInitialise>
				vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    33de:	1c28      	adds	r0, r5, #0
    33e0:	3024      	adds	r0, #36	; 0x24
    33e2:	f7ff fef9 	bl	31d8 <vListInitialise>

				traceQUEUE_CREATE( pxNewQueue );
				return  pxNewQueue;
    33e6:	e7d0      	b.n	338a <xQueueCreate+0xe>
			}
			else
			{
				traceQUEUE_CREATE_FAILED();
				vPortFree( pxNewQueue );
    33e8:	1c28      	adds	r0, r5, #0
    33ea:	f001 f939 	bl	4660 <vPortFree>
		}
	}

	/* Will only reach here if we could not allocate enough memory or no memory
	was required. */
	return NULL;
    33ee:	1c3d      	adds	r5, r7, #0
    33f0:	e7cb      	b.n	338a <xQueueCreate+0xe>
    33f2:	46c0      	nop			; (mov r8, r8)

000033f4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    33f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    33f6:	4657      	mov	r7, sl
    33f8:	464e      	mov	r6, r9
    33fa:	4645      	mov	r5, r8
    33fc:	b4e0      	push	{r5, r6, r7}
    33fe:	1c04      	adds	r4, r0, #0
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    3400:	2010      	movs	r0, #16

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    3402:	b084      	sub	sp, #16
    3404:	469a      	mov	sl, r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    3406:	1903      	adds	r3, r0, r4

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    3408:	9201      	str	r2, [sp, #4]
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    340a:	4698      	mov	r8, r3

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
    340c:	4689      	mov	r9, r1
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    340e:	f00a fddb 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    3412:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    3414:	6be3      	ldr	r3, [r4, #60]	; 0x3c
#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
    3416:	2500      	movs	r5, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
    3418:	1c2f      	adds	r7, r5, #0
	{
		taskENTER_CRITICAL();
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    341a:	429a      	cmp	r2, r3
    341c:	d32c      	bcc.n	3478 <xQueueGenericSend+0x84>
				function. */
				return pdPASS;
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
    341e:	9e01      	ldr	r6, [sp, #4]
    3420:	2e00      	cmp	r6, #0
    3422:	d062      	beq.n	34ea <xQueueGenericSend+0xf6>
					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
				}
				else if( xEntryTimeSet == pdFALSE )
    3424:	2d00      	cmp	r5, #0
    3426:	d03a      	beq.n	349e <xQueueGenericSend+0xaa>
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
    3428:	f00a fe7a 	bl	e120 <__vPortExitCritical_from_thumb>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    342c:	f000 fc5e 	bl	3cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    3430:	f00a fdca 	bl	dfc8 <__vPortEnterCritical_from_thumb>
    3434:	6c65      	ldr	r5, [r4, #68]	; 0x44
    3436:	1c6b      	adds	r3, r5, #1
    3438:	d035      	beq.n	34a6 <xQueueGenericSend+0xb2>
    343a:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    343c:	1c73      	adds	r3, r6, #1
    343e:	d036      	beq.n	34ae <xQueueGenericSend+0xba>
    3440:	f00a fe6e 	bl	e120 <__vPortExitCritical_from_thumb>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    3444:	a802      	add	r0, sp, #8
    3446:	a901      	add	r1, sp, #4
    3448:	f000 ffd8 	bl	43fc <xTaskCheckForTimeOut>
    344c:	2800      	cmp	r0, #0
    344e:	d137      	bne.n	34c0 <xQueueGenericSend+0xcc>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
    3450:	f00a fdba 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
    3454:	6ba6      	ldr	r6, [r4, #56]	; 0x38
    3456:	6be5      	ldr	r5, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
    3458:	f00a fe62 	bl	e120 <__vPortExitCritical_from_thumb>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
    345c:	42ae      	cmp	r6, r5
    345e:	d036      	beq.n	34ce <xQueueGenericSend+0xda>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    3460:	1c20      	adds	r0, r4, #0
    3462:	f7ff ff09 	bl	3278 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    3466:	f000 fcff 	bl	3e68 <xTaskResumeAll>
			( void ) xTaskResumeAll();

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    346a:	2501      	movs	r5, #1
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    346c:	f00a fdac 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    3470:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    3472:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    3474:	429a      	cmp	r2, r3
    3476:	d2d2      	bcs.n	341e <xQueueGenericSend+0x2a>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    3478:	4649      	mov	r1, r9
    347a:	1c20      	adds	r0, r4, #0
    347c:	4652      	mov	r2, sl
    347e:	f7ff ff49 	bl	3314 <prvCopyDataToQueue>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    3482:	6a61      	ldr	r1, [r4, #36]	; 0x24
    3484:	2900      	cmp	r1, #0
    3486:	d134      	bne.n	34f2 <xQueueGenericSend+0xfe>
						takes care of that. */
						portYIELD_WITHIN_API();
					}
				}

				taskEXIT_CRITICAL();
    3488:	f00a fe4a 	bl	e120 <__vPortExitCritical_from_thumb>

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
    348c:	2001      	movs	r0, #1
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
}
    348e:	b004      	add	sp, #16
    3490:	bc1c      	pop	{r2, r3, r4}
    3492:	4690      	mov	r8, r2
    3494:	4699      	mov	r9, r3
    3496:	46a2      	mov	sl, r4
    3498:	bcf0      	pop	{r4, r5, r6, r7}
    349a:	bc02      	pop	{r1}
    349c:	4708      	bx	r1
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    349e:	a802      	add	r0, sp, #8
    34a0:	f000 ffa0 	bl	43e4 <vTaskSetTimeOutState>
    34a4:	e7c0      	b.n	3428 <xQueueGenericSend+0x34>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
    34a6:	6ca6      	ldr	r6, [r4, #72]	; 0x48
    34a8:	6467      	str	r7, [r4, #68]	; 0x44
    34aa:	1c73      	adds	r3, r6, #1
    34ac:	d1c8      	bne.n	3440 <xQueueGenericSend+0x4c>
    34ae:	64a7      	str	r7, [r4, #72]	; 0x48
    34b0:	f00a fe36 	bl	e120 <__vPortExitCritical_from_thumb>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    34b4:	a802      	add	r0, sp, #8
    34b6:	a901      	add	r1, sp, #4
    34b8:	f000 ffa0 	bl	43fc <xTaskCheckForTimeOut>
    34bc:	2800      	cmp	r0, #0
    34be:	d0c7      	beq.n	3450 <xQueueGenericSend+0x5c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    34c0:	1c20      	adds	r0, r4, #0
    34c2:	f7ff fed9 	bl	3278 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    34c6:	f000 fccf 	bl	3e68 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    34ca:	2000      	movs	r0, #0
    34cc:	e7df      	b.n	348e <xQueueGenericSend+0x9a>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) )
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    34ce:	4640      	mov	r0, r8
    34d0:	9901      	ldr	r1, [sp, #4]
    34d2:	f000 ff15 	bl	4300 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    34d6:	1c20      	adds	r0, r4, #0
    34d8:	f7ff fece 	bl	3278 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( !xTaskResumeAll() )
    34dc:	f000 fcc4 	bl	3e68 <xTaskResumeAll>
    34e0:	2800      	cmp	r0, #0
    34e2:	d1c2      	bne.n	346a <xQueueGenericSend+0x76>
				{
					portYIELD_WITHIN_API();
    34e4:	df00      	svc	0
			( void ) xTaskResumeAll();

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    34e6:	2501      	movs	r5, #1
    34e8:	e7c0      	b.n	346c <xQueueGenericSend+0x78>
			{
				if( xTicksToWait == ( portTickType ) 0 )
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    34ea:	f00a fe19 	bl	e120 <__vPortExitCritical_from_thumb>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    34ee:	1c30      	adds	r0, r6, #0
    34f0:	e7cd      	b.n	348e <xQueueGenericSend+0x9a>

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    34f2:	1c20      	adds	r0, r4, #0
    34f4:	3024      	adds	r0, #36	; 0x24
    34f6:	f000 ff39 	bl	436c <xTaskRemoveFromEventList>
    34fa:	2801      	cmp	r0, #1
    34fc:	d1c4      	bne.n	3488 <xQueueGenericSend+0x94>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
    34fe:	df00      	svc	0
    3500:	e7c2      	b.n	3488 <xQueueGenericSend+0x94>
    3502:	46c0      	nop			; (mov r8, r8)

00003504 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( void )
	{
    3504:	b538      	push	{r3, r4, r5, lr}
	xQUEUE *pxNewQueue;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
    3506:	204c      	movs	r0, #76	; 0x4c
    3508:	f001 f89c 	bl	4644 <pvPortMalloc>
		if( pxNewQueue != NULL )
    350c:	1e04      	subs	r4, r0, #0
    350e:	d018      	beq.n	3542 <xQueueCreateMutex+0x3e>

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = 0;
			pxNewQueue->uxLength = 1;
    3510:	2101      	movs	r1, #1
		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
		if( pxNewQueue != NULL )
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    3512:	2500      	movs	r5, #0
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = 0;
			pxNewQueue->uxLength = 1;
			pxNewQueue->uxItemSize = 0;
			pxNewQueue->xRxLock = queueUNLOCKED;
    3514:	424b      	negs	r3, r1

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = 0;
			pxNewQueue->uxLength = 1;
    3516:	63e1      	str	r1, [r4, #60]	; 0x3c
			pxNewQueue->uxItemSize = 0;
			pxNewQueue->xRxLock = queueUNLOCKED;
    3518:	6463      	str	r3, [r4, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
    351a:	64a3      	str	r3, [r4, #72]	; 0x48

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    351c:	3010      	adds	r0, #16
		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
		if( pxNewQueue != NULL )
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    351e:	6065      	str	r5, [r4, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    3520:	6025      	str	r5, [r4, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    3522:	60a5      	str	r5, [r4, #8]
			pxNewQueue->pcReadFrom = NULL;
    3524:	60e5      	str	r5, [r4, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = 0;
    3526:	63a5      	str	r5, [r4, #56]	; 0x38
			pxNewQueue->uxLength = 1;
			pxNewQueue->uxItemSize = 0;
    3528:	6425      	str	r5, [r4, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
			pxNewQueue->xTxLock = queueUNLOCKED;

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    352a:	f7ff fe55 	bl	31d8 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    352e:	1c20      	adds	r0, r4, #0
    3530:	3024      	adds	r0, #36	; 0x24
    3532:	f7ff fe51 	bl	31d8 <vListInitialise>

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, 0, queueSEND_TO_BACK );
    3536:	1c20      	adds	r0, r4, #0
    3538:	1c29      	adds	r1, r5, #0
    353a:	1c2a      	adds	r2, r5, #0
    353c:	1c2b      	adds	r3, r5, #0
    353e:	f7ff ff59 	bl	33f4 <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		return pxNewQueue;
	}
    3542:	1c20      	adds	r0, r4, #0
    3544:	bc38      	pop	{r3, r4, r5}
    3546:	bc02      	pop	{r1}
    3548:	4708      	bx	r1
    354a:	46c0      	nop			; (mov r8, r8)

0000354c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
    354c:	b570      	push	{r4, r5, r6, lr}
    354e:	1c04      	adds	r4, r0, #0
    3550:	1c16      	adds	r6, r2, #0
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    3552:	6b80      	ldr	r0, [r0, #56]	; 0x38
    3554:	6be2      	ldr	r2, [r4, #60]	; 0x3c
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    3556:	2500      	movs	r5, #0
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    3558:	4290      	cmp	r0, r2
    355a:	d303      	bcc.n	3564 <xQueueGenericSendFromISR+0x18>
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
    355c:	1c28      	adds	r0, r5, #0
    355e:	bc70      	pop	{r4, r5, r6}
    3560:	bc02      	pop	{r1}
    3562:	4708      	bx	r1
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    3564:	1c1a      	adds	r2, r3, #0
    3566:	1c20      	adds	r0, r4, #0
    3568:	f7ff fed4 	bl	3314 <prvCopyDataToQueue>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    356c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
    356e:	1c5a      	adds	r2, r3, #1
    3570:	d003      	beq.n	357a <xQueueGenericSendFromISR+0x2e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    3572:	3301      	adds	r3, #1
    3574:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
    3576:	2501      	movs	r5, #1
    3578:	e7f0      	b.n	355c <xQueueGenericSendFromISR+0x10>

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
			{
				if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    357a:	6a63      	ldr	r3, [r4, #36]	; 0x24
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
    357c:	3501      	adds	r5, #1

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
			{
				if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    357e:	2b00      	cmp	r3, #0
    3580:	d0ec      	beq.n	355c <xQueueGenericSendFromISR+0x10>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    3582:	1c20      	adds	r0, r4, #0
    3584:	3024      	adds	r0, #36	; 0x24
    3586:	f000 fef1 	bl	436c <xTaskRemoveFromEventList>
    358a:	2800      	cmp	r0, #0
    358c:	d0e6      	beq.n	355c <xQueueGenericSendFromISR+0x10>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						*pxHigherPriorityTaskWoken = pdTRUE;
    358e:	6035      	str	r5, [r6, #0]
    3590:	e7e4      	b.n	355c <xQueueGenericSendFromISR+0x10>
    3592:	46c0      	nop			; (mov r8, r8)

00003594 <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
    3594:	b5f0      	push	{r4, r5, r6, r7, lr}
    3596:	4657      	mov	r7, sl
    3598:	464e      	mov	r6, r9
    359a:	4645      	mov	r5, r8
    359c:	b4e0      	push	{r5, r6, r7}
    359e:	b084      	sub	sp, #16
    35a0:	1c04      	adds	r4, r0, #0
    35a2:	4699      	mov	r9, r3
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    35a4:	1c07      	adds	r7, r0, #0
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
    35a6:	468a      	mov	sl, r1
    35a8:	9201      	str	r2, [sp, #4]
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    35aa:	f00a fd0d 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    35ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
    35b0:	2500      	movs	r5, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
    35b2:	46a8      	mov	r8, r5
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    35b4:	3724      	adds	r7, #36	; 0x24
	{
		taskENTER_CRITICAL();
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    35b6:	2b00      	cmp	r3, #0
    35b8:	d134      	bne.n	3624 <xQueueGenericReceive+0x90>
				taskEXIT_CRITICAL();
				return pdPASS;
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
    35ba:	9e01      	ldr	r6, [sp, #4]
    35bc:	2e00      	cmp	r6, #0
    35be:	d07b      	beq.n	36b8 <xQueueGenericReceive+0x124>
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
				}
				else if( xEntryTimeSet == pdFALSE )
    35c0:	2d00      	cmp	r5, #0
    35c2:	d050      	beq.n	3666 <xQueueGenericReceive+0xd2>
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
    35c4:	f00a fdac 	bl	e120 <__vPortExitCritical_from_thumb>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    35c8:	f000 fb90 	bl	3cec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    35cc:	f00a fcfc 	bl	dfc8 <__vPortEnterCritical_from_thumb>
    35d0:	6c63      	ldr	r3, [r4, #68]	; 0x44
    35d2:	3301      	adds	r3, #1
    35d4:	d052      	beq.n	367c <xQueueGenericReceive+0xe8>
    35d6:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    35d8:	1c43      	adds	r3, r0, #1
    35da:	d054      	beq.n	3686 <xQueueGenericReceive+0xf2>
    35dc:	f00a fda0 	bl	e120 <__vPortExitCritical_from_thumb>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    35e0:	a802      	add	r0, sp, #8
    35e2:	a901      	add	r1, sp, #4
    35e4:	f000 ff0a 	bl	43fc <xTaskCheckForTimeOut>
    35e8:	2800      	cmp	r0, #0
    35ea:	d156      	bne.n	369a <xQueueGenericReceive+0x106>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
    35ec:	f00a fcec 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
    35f0:	6ba5      	ldr	r5, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
    35f2:	f00a fd95 	bl	e120 <__vPortExitCritical_from_thumb>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) )
    35f6:	2d00      	cmp	r5, #0
    35f8:	d139      	bne.n	366e <xQueueGenericReceive+0xda>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    35fa:	6821      	ldr	r1, [r4, #0]
    35fc:	2900      	cmp	r1, #0
    35fe:	d053      	beq.n	36a8 <xQueueGenericReceive+0x114>
						portEXIT_CRITICAL();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    3600:	1c38      	adds	r0, r7, #0
    3602:	9901      	ldr	r1, [sp, #4]
    3604:	f000 fe7c 	bl	4300 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    3608:	1c20      	adds	r0, r4, #0
    360a:	f7ff fe35 	bl	3278 <prvUnlockQueue>
				if( !xTaskResumeAll() )
    360e:	f000 fc2b 	bl	3e68 <xTaskResumeAll>
    3612:	2800      	cmp	r0, #0
    3614:	d100      	bne.n	3618 <xQueueGenericReceive+0x84>
				{
					portYIELD_WITHIN_API();
    3616:	df00      	svc	0
		else
		{
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    3618:	2501      	movs	r5, #1
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    361a:	f00a fcd5 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    361e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    3620:	2b00      	cmp	r3, #0
    3622:	d0ca      	beq.n	35ba <xQueueGenericReceive+0x26>
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    3624:	6823      	ldr	r3, [r4, #0]
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
    3626:	68e5      	ldr	r5, [r4, #12]
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    3628:	2b00      	cmp	r3, #0
    362a:	d008      	beq.n	363e <xQueueGenericReceive+0xaa>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    362c:	6c22      	ldr	r2, [r4, #64]	; 0x40
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    362e:	6860      	ldr	r0, [r4, #4]

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    3630:	18a9      	adds	r1, r5, r2
    3632:	60e1      	str	r1, [r4, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    3634:	4281      	cmp	r1, r0
    3636:	d252      	bcs.n	36de <xQueueGenericReceive+0x14a>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
    3638:	4650      	mov	r0, sl
    363a:	f001 ffbb 	bl	55b4 <memcpy>
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;

				prvCopyDataFromQueue( pxQueue, pvBuffer );

				if( xJustPeeking == pdFALSE )
    363e:	2100      	movs	r1, #0
    3640:	4589      	cmp	r9, r1
    3642:	d144      	bne.n	36ce <xQueueGenericReceive+0x13a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
    3644:	6ba5      	ldr	r5, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    3646:	6822      	ldr	r2, [r4, #0]
				if( xJustPeeking == pdFALSE )
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
    3648:	3d01      	subs	r5, #1
    364a:	63a5      	str	r5, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    364c:	2a00      	cmp	r2, #0
    364e:	d051      	beq.n	36f4 <xQueueGenericReceive+0x160>
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    3650:	6926      	ldr	r6, [r4, #16]
    3652:	2e00      	cmp	r6, #0
    3654:	d03f      	beq.n	36d6 <xQueueGenericReceive+0x142>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    3656:	1c20      	adds	r0, r4, #0
    3658:	3010      	adds	r0, #16
    365a:	f000 fe87 	bl	436c <xTaskRemoveFromEventList>
    365e:	2801      	cmp	r0, #1
    3660:	d139      	bne.n	36d6 <xQueueGenericReceive+0x142>
						{
							portYIELD_WITHIN_API();
    3662:	df00      	svc	0
    3664:	e037      	b.n	36d6 <xQueueGenericReceive+0x142>
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    3666:	a802      	add	r0, sp, #8
    3668:	f000 febc 	bl	43e4 <vTaskSetTimeOutState>
    366c:	e7aa      	b.n	35c4 <xQueueGenericReceive+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    366e:	1c20      	adds	r0, r4, #0
    3670:	f7ff fe02 	bl	3278 <prvUnlockQueue>
		else
		{
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    3674:	2501      	movs	r5, #1
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
				( void ) xTaskResumeAll();
    3676:	f000 fbf7 	bl	3e68 <xTaskResumeAll>
    367a:	e7ce      	b.n	361a <xQueueGenericReceive+0x86>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
    367c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
    367e:	4643      	mov	r3, r8
    3680:	6463      	str	r3, [r4, #68]	; 0x44
    3682:	1c43      	adds	r3, r0, #1
    3684:	d1aa      	bne.n	35dc <xQueueGenericReceive+0x48>
    3686:	4643      	mov	r3, r8
    3688:	64a3      	str	r3, [r4, #72]	; 0x48
    368a:	f00a fd49 	bl	e120 <__vPortExitCritical_from_thumb>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    368e:	a802      	add	r0, sp, #8
    3690:	a901      	add	r1, sp, #4
    3692:	f000 feb3 	bl	43fc <xTaskCheckForTimeOut>
    3696:	2800      	cmp	r0, #0
    3698:	d0a8      	beq.n	35ec <xQueueGenericReceive+0x58>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    369a:	1c20      	adds	r0, r4, #0
    369c:	f7ff fdec 	bl	3278 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    36a0:	f000 fbe2 	bl	3e68 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    36a4:	2000      	movs	r0, #0
    36a6:	e00a      	b.n	36be <xQueueGenericReceive+0x12a>

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
					{
						portENTER_CRITICAL();
    36a8:	f00a fc8e 	bl	dfc8 <__vPortEnterCritical_from_thumb>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    36ac:	6860      	ldr	r0, [r4, #4]
    36ae:	f000 fee5 	bl	447c <vTaskPriorityInherit>
						}
						portEXIT_CRITICAL();
    36b2:	f00a fd35 	bl	e120 <__vPortExitCritical_from_thumb>
    36b6:	e7a3      	b.n	3600 <xQueueGenericReceive+0x6c>
			{
				if( xTicksToWait == ( portTickType ) 0 )
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    36b8:	f00a fd32 	bl	e120 <__vPortExitCritical_from_thumb>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    36bc:	1c30      	adds	r0, r6, #0
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
    36be:	b004      	add	sp, #16
    36c0:	bc1c      	pop	{r2, r3, r4}
    36c2:	4690      	mov	r8, r2
    36c4:	4699      	mov	r9, r3
    36c6:	46a2      	mov	sl, r4
    36c8:	bcf0      	pop	{r4, r5, r6, r7}
    36ca:	bc02      	pop	{r1}
    36cc:	4708      	bx	r1
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    36ce:	6a67      	ldr	r7, [r4, #36]	; 0x24
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
    36d0:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
    36d2:	2f00      	cmp	r7, #0
    36d4:	d106      	bne.n	36e4 <xQueueGenericReceive+0x150>
						}
					}

				}

				taskEXIT_CRITICAL();
    36d6:	f00a fd23 	bl	e120 <__vPortExitCritical_from_thumb>
				return pdPASS;
    36da:	2001      	movs	r0, #1
    36dc:	e7ef      	b.n	36be <xQueueGenericReceive+0x12a>
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
    36de:	60e3      	str	r3, [r4, #12]
    36e0:	1c19      	adds	r1, r3, #0
    36e2:	e7a9      	b.n	3638 <xQueueGenericReceive+0xa4>
					any other tasks waiting for the data. */
					if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) )
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    36e4:	1c20      	adds	r0, r4, #0
    36e6:	3024      	adds	r0, #36	; 0x24
    36e8:	f000 fe40 	bl	436c <xTaskRemoveFromEventList>
    36ec:	2800      	cmp	r0, #0
    36ee:	d0f2      	beq.n	36d6 <xQueueGenericReceive+0x142>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
    36f0:	df00      	svc	0
    36f2:	e7f0      	b.n	36d6 <xQueueGenericReceive+0x142>
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
    36f4:	f000 febc 	bl	4470 <xTaskGetCurrentTaskHandle>
    36f8:	6060      	str	r0, [r4, #4]
    36fa:	e7a9      	b.n	3650 <xQueueGenericReceive+0xbc>

000036fc <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueReceiveFromISR( xQueueHandle pxQueue, void * const pvBuffer, signed portBASE_TYPE *pxTaskWoken )
{
    36fc:	b570      	push	{r4, r5, r6, lr}
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* We cannot block from an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    36fe:	6b85      	ldr	r5, [r0, #56]	; 0x38
	}
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueReceiveFromISR( xQueueHandle pxQueue, void * const pvBuffer, signed portBASE_TYPE *pxTaskWoken )
{
    3700:	1c04      	adds	r4, r0, #0
    3702:	1c16      	adds	r6, r2, #0
unsigned portBASE_TYPE uxSavedInterruptStatus;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* We cannot block from an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
    3704:	2d00      	cmp	r5, #0
    3706:	d016      	beq.n	3736 <xQueueReceiveFromISR+0x3a>
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
    3708:	6800      	ldr	r0, [r0, #0]
    370a:	2800      	cmp	r0, #0
    370c:	d00a      	beq.n	3724 <xQueueReceiveFromISR+0x28>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    370e:	68e3      	ldr	r3, [r4, #12]
    3710:	6c22      	ldr	r2, [r4, #64]	; 0x40
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    3712:	6865      	ldr	r5, [r4, #4]

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
    3714:	189b      	adds	r3, r3, r2
    3716:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
    3718:	42ab      	cmp	r3, r5
    371a:	d210      	bcs.n	373e <xQueueReceiveFromISR+0x42>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
    371c:	1c08      	adds	r0, r1, #0
    371e:	1c19      	adds	r1, r3, #0
    3720:	f001 ff48 	bl	55b4 <memcpy>
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
			--( pxQueue->uxMessagesWaiting );
    3724:	6ba0      	ldr	r0, [r4, #56]	; 0x38

			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    3726:	6c63      	ldr	r3, [r4, #68]	; 0x44
		if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
			--( pxQueue->uxMessagesWaiting );
    3728:	3801      	subs	r0, #1
    372a:	63a0      	str	r0, [r4, #56]	; 0x38

			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    372c:	1c5a      	adds	r2, r3, #1
    372e:	d009      	beq.n	3744 <xQueueReceiveFromISR+0x48>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    3730:	3301      	adds	r3, #1
    3732:	6463      	str	r3, [r4, #68]	; 0x44
			}

			xReturn = pdPASS;
    3734:	2501      	movs	r5, #1
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
}
    3736:	1c28      	adds	r0, r5, #0
    3738:	bc70      	pop	{r4, r5, r6}
    373a:	bc02      	pop	{r1}
    373c:	4708      	bx	r1
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
    373e:	60e0      	str	r0, [r4, #12]
    3740:	1c03      	adds	r3, r0, #0
    3742:	e7eb      	b.n	371c <xQueueReceiveFromISR+0x20>
			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
			{
				if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) )
    3744:	6921      	ldr	r1, [r4, #16]
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
			}

			xReturn = pdPASS;
    3746:	2501      	movs	r5, #1
			/* If the queue is locked we will not modify the event list.  Instead
			we update the lock count so the task that unlocks the queue will know
			that an ISR has removed data while the queue was locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
			{
				if( !listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) )
    3748:	2900      	cmp	r1, #0
    374a:	d0f4      	beq.n	3736 <xQueueReceiveFromISR+0x3a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    374c:	1c20      	adds	r0, r4, #0
    374e:	3010      	adds	r0, #16
    3750:	f000 fe0c 	bl	436c <xTaskRemoveFromEventList>
    3754:	2800      	cmp	r0, #0
    3756:	d0ee      	beq.n	3736 <xQueueReceiveFromISR+0x3a>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						*pxTaskWoken = pdTRUE;
    3758:	6035      	str	r5, [r6, #0]
    375a:	e7ec      	b.n	3736 <xQueueReceiveFromISR+0x3a>

0000375c <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxQueueMessagesWaiting( const xQueueHandle pxQueue )
{
    375c:	b510      	push	{r4, lr}
    375e:	1c04      	adds	r4, r0, #0
unsigned portBASE_TYPE uxReturn;

	taskENTER_CRITICAL();
    3760:	f00a fc32 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		uxReturn = pxQueue->uxMessagesWaiting;
    3764:	6ba4      	ldr	r4, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
    3766:	f00a fcdb 	bl	e120 <__vPortExitCritical_from_thumb>

	return uxReturn;
}
    376a:	1c20      	adds	r0, r4, #0
    376c:	bc10      	pop	{r4}
    376e:	bc02      	pop	{r1}
    3770:	4708      	bx	r1
    3772:	46c0      	nop			; (mov r8, r8)

00003774 <uxQueueMessagesWaitingFromISR>:

unsigned portBASE_TYPE uxQueueMessagesWaitingFromISR( const xQueueHandle pxQueue )
{
unsigned portBASE_TYPE uxReturn;

	uxReturn = pxQueue->uxMessagesWaiting;
    3774:	6b80      	ldr	r0, [r0, #56]	; 0x38

	return uxReturn;
}
    3776:	4770      	bx	lr

00003778 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( xQueueHandle pxQueue )
{
    3778:	b510      	push	{r4, lr}
    377a:	1c04      	adds	r4, r0, #0
	traceQUEUE_DELETE( pxQueue );
	vQueueUnregisterQueue( pxQueue );
	vPortFree( pxQueue->pcHead );
    377c:	6800      	ldr	r0, [r0, #0]
    377e:	f000 ff6f 	bl	4660 <vPortFree>
	vPortFree( pxQueue );
    3782:	1c20      	adds	r0, r4, #0
    3784:	f000 ff6c 	bl	4660 <vPortFree>
}
    3788:	bc10      	pop	{r4}
    378a:	bc01      	pop	{r0}
    378c:	4700      	bx	r0
    378e:	46c0      	nop			; (mov r8, r8)

00003790 <xQueueIsQueueEmptyFromISR>:

signed portBASE_TYPE xQueueIsQueueEmptyFromISR( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
    3790:	6b80      	ldr	r0, [r0, #56]	; 0x38
    3792:	4243      	negs	r3, r0
    3794:	4158      	adcs	r0, r3

	return xReturn;
}
    3796:	4770      	bx	lr

00003798 <xQueueIsQueueFullFromISR>:

signed portBASE_TYPE xQueueIsQueueFullFromISR( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
    3798:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    379a:	6b82      	ldr	r2, [r0, #56]	; 0x38
    379c:	1ad0      	subs	r0, r2, r3
    379e:	4243      	negs	r3, r0
    37a0:	4158      	adcs	r0, r3

	return xReturn;
}
    37a2:	4770      	bx	lr

000037a4 <prvListTaskWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
    37a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    37a6:	465f      	mov	r7, fp
    37a8:	4656      	mov	r6, sl
    37aa:	464d      	mov	r5, r9
    37ac:	4644      	mov	r4, r8
    37ae:	b4f0      	push	{r4, r5, r6, r7}
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
    37b0:	684b      	ldr	r3, [r1, #4]
    37b2:	1c0f      	adds	r7, r1, #0
    37b4:	685b      	ldr	r3, [r3, #4]
    37b6:	3708      	adds	r7, #8
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static void prvListTaskWithinSingleList( const signed char *pcWriteBuffer, xList *pxList, signed char cStatus )
	{
    37b8:	b085      	sub	sp, #20
    37ba:	4681      	mov	r9, r0
    37bc:	1c0d      	adds	r5, r1, #0
    37be:	4690      	mov	r8, r2
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
    37c0:	604b      	str	r3, [r1, #4]
    37c2:	42bb      	cmp	r3, r7
    37c4:	d039      	beq.n	383a <prvListTaskWithinSingleList+0x96>
    37c6:	68da      	ldr	r2, [r3, #12]
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
    37c8:	685b      	ldr	r3, [r3, #4]
	{
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
    37ca:	4692      	mov	sl, r2
    37cc:	4a1c      	ldr	r2, [pc, #112]	; (3840 <prvListTaskWithinSingleList+0x9c>)
    37ce:	4e1d      	ldr	r6, [pc, #116]	; (3844 <prvListTaskWithinSingleList+0xa0>)
    37d0:	4693      	mov	fp, r2
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
    37d2:	606b      	str	r3, [r5, #4]
    37d4:	42bb      	cmp	r3, r7
    37d6:	d024      	beq.n	3822 <prvListTaskWithinSingleList+0x7e>
    37d8:	68dc      	ldr	r4, [r3, #12]
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxEndOfStack );
			}
			#else
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
    37da:	6b23      	ldr	r3, [r4, #48]	; 0x30

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
    37dc:	7818      	ldrb	r0, [r3, #0]
    37de:	2100      	movs	r1, #0
    37e0:	28a5      	cmp	r0, #165	; 0xa5
    37e2:	d107      	bne.n	37f4 <prvListTaskWithinSingleList+0x50>
		{
			pucStackByte -= portSTACK_GROWTH;
    37e4:	3301      	adds	r3, #1
			usCount++;
    37e6:	3101      	adds	r1, #1

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
    37e8:	7818      	ldrb	r0, [r3, #0]
		{
			pucStackByte -= portSTACK_GROWTH;
			usCount++;
    37ea:	040a      	lsls	r2, r1, #16
    37ec:	0c11      	lsrs	r1, r2, #16

	static unsigned short usTaskCheckFreeStackSpace( const unsigned char * pucStackByte )
	{
	register unsigned short usCount = 0;

		while( *pucStackByte == tskSTACK_FILL_BYTE )
    37ee:	28a5      	cmp	r0, #165	; 0xa5
    37f0:	d0f8      	beq.n	37e4 <prvListTaskWithinSingleList+0x40>
    37f2:	0c91      	lsrs	r1, r2, #18
			{
				usStackRemaining = usTaskCheckFreeStackSpace( ( unsigned char * ) pxNextTCB->pxStack );
			}
			#endif			
			
			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
    37f4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    37f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
    37f8:	1c22      	adds	r2, r4, #0
    37fa:	9000      	str	r0, [sp, #0]
    37fc:	9101      	str	r1, [sp, #4]
    37fe:	9302      	str	r3, [sp, #8]
    3800:	4659      	mov	r1, fp
    3802:	3234      	adds	r2, #52	; 0x34
    3804:	1c30      	adds	r0, r6, #0
    3806:	4643      	mov	r3, r8
    3808:	f002 f832 	bl	5870 <sprintf>
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );
    380c:	4648      	mov	r0, r9
    380e:	1c31      	adds	r1, r6, #0
    3810:	f002 f8a6 	bl	5960 <strcat>

		} while( pxNextTCB != pxFirstTCB );
    3814:	4554      	cmp	r4, sl
    3816:	d007      	beq.n	3828 <prvListTaskWithinSingleList+0x84>
    3818:	686b      	ldr	r3, [r5, #4]

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
		do
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList );
    381a:	685b      	ldr	r3, [r3, #4]
    381c:	606b      	str	r3, [r5, #4]
    381e:	42bb      	cmp	r3, r7
    3820:	d1da      	bne.n	37d8 <prvListTaskWithinSingleList+0x34>
    3822:	687b      	ldr	r3, [r7, #4]
    3824:	606b      	str	r3, [r5, #4]
    3826:	e7d7      	b.n	37d8 <prvListTaskWithinSingleList+0x34>
			
			sprintf( pcStatusString, ( char * ) "%s\t\t%c\t%u\t%u\t%u\r\n", pxNextTCB->pcTaskName, cStatus, ( unsigned int ) pxNextTCB->uxPriority, usStackRemaining, ( unsigned int ) pxNextTCB->uxTCBNumber );
			strcat( ( char * ) pcWriteBuffer, ( char * ) pcStatusString );

		} while( pxNextTCB != pxFirstTCB );
	}
    3828:	b005      	add	sp, #20
    382a:	bc3c      	pop	{r2, r3, r4, r5}
    382c:	4690      	mov	r8, r2
    382e:	4699      	mov	r9, r3
    3830:	46a2      	mov	sl, r4
    3832:	46ab      	mov	fp, r5
    3834:	bcf0      	pop	{r4, r5, r6, r7}
    3836:	bc01      	pop	{r0}
    3838:	4700      	bx	r0
	{
	volatile tskTCB *pxNextTCB, *pxFirstTCB;
	unsigned short usStackRemaining;

		/* Write the details of all the TCB's in pxList into the buffer. */
		listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList );
    383a:	685b      	ldr	r3, [r3, #4]
    383c:	e7c3      	b.n	37c6 <prvListTaskWithinSingleList+0x22>
    383e:	46c0      	nop			; (mov r8, r8)
    3840:	0000ece0 	.word	0x0000ece0
    3844:	40000b00 	.word	0x40000b00

00003848 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
    3848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    384a:	465f      	mov	r7, fp
    384c:	4656      	mov	r6, sl
    384e:	464d      	mov	r5, r9
    3850:	4644      	mov	r4, r8
    3852:	b4f0      	push	{r4, r5, r6, r7}
    3854:	1c16      	adds	r6, r2, #0
    3856:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3858:	4683      	mov	fp, r0
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
    385a:	2048      	movs	r0, #72	; 0x48
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
    385c:	4688      	mov	r8, r1
    385e:	469a      	mov	sl, r3
    3860:	4691      	mov	r9, r2
    3862:	9d0c      	ldr	r5, [sp, #48]	; 0x30
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
    3864:	f000 feee 	bl	4644 <pvPortMalloc>

	if( pxNewTCB != NULL )
    3868:	1e04      	subs	r4, r0, #0
    386a:	d100      	bne.n	386e <xTaskGenericCreate+0x26>
    386c:	e07b      	b.n	3966 <xTaskGenericCreate+0x11e>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    386e:	2d00      	cmp	r5, #0
    3870:	d100      	bne.n	3874 <xTaskGenericCreate+0x2c>
    3872:	e083      	b.n	397c <xTaskGenericCreate+0x134>
    3874:	6325      	str	r5, [r4, #48]	; 0x30
    3876:	00b7      	lsls	r7, r6, #2
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, tskSTACK_FILL_BYTE, usStackDepth * sizeof( portSTACK_TYPE ) );
    3878:	1c3a      	adds	r2, r7, #0
    387a:	1c28      	adds	r0, r5, #0
    387c:	21a5      	movs	r1, #165	; 0xa5
    387e:	f001 ff17 	bl	56b0 <memset>
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    3882:	1c20      	adds	r0, r4, #0
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
    3884:	6b27      	ldr	r7, [r4, #48]	; 0x30
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    3886:	4641      	mov	r1, r8
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
    3888:	3e01      	subs	r6, #1
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
    388a:	3034      	adds	r0, #52	; 0x34
    388c:	220a      	movs	r2, #10
    388e:	f002 f89b 	bl	59c8 <strncpy>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
    3892:	00b6      	lsls	r6, r6, #2
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
    3894:	2100      	movs	r1, #0
    3896:	233d      	movs	r3, #61	; 0x3d
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
    3898:	2507      	movs	r5, #7
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
    389a:	19be      	adds	r6, r7, r6
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
    389c:	54e1      	strb	r1, [r4, r3]
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( unsigned long ) pxTopOfStack ) & ( ( unsigned long ) ~portBYTE_ALIGNMENT_MASK  ) );
    389e:	43ae      	bics	r6, r5
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
    38a0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    38a2:	2d03      	cmp	r5, #3
    38a4:	d854      	bhi.n	3950 <xTaskGenericCreate+0x108>
	{
		pxTCB->uxBasePriority = uxPriority;
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    38a6:	1d27      	adds	r7, r4, #4
    38a8:	1c38      	adds	r0, r7, #0
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - 1;
	}

	pxTCB->uxPriority = uxPriority;
    38aa:	62e5      	str	r5, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    38ac:	6465      	str	r5, [r4, #68]	; 0x44
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    38ae:	f7ff fc9f 	bl	31f0 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    38b2:	1c20      	adds	r0, r4, #0
    38b4:	3018      	adds	r0, #24
    38b6:	f7ff fc9b 	bl	31f0 <vListInitialiseItem>
	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
    38ba:	2104      	movs	r1, #4
    38bc:	1b48      	subs	r0, r1, r5
    38be:	61a0      	str	r0, [r4, #24]
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    38c0:	4652      	mov	r2, sl
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    38c2:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    38c4:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    38c6:	1c30      	adds	r0, r6, #0
    38c8:	4659      	mov	r1, fp
    38ca:	f000 fe33 	bl	4534 <pxPortInitialiseStack>
		}
		#endif

		if( ( void * ) pxCreatedTask != NULL )
    38ce:	2200      	movs	r2, #0
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    38d0:	6020      	str	r0, [r4, #0]
		}
		#endif

		if( ( void * ) pxCreatedTask != NULL )
    38d2:	4591      	cmp	r9, r2
    38d4:	d001      	beq.n	38da <xTaskGenericCreate+0x92>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
    38d6:	464a      	mov	r2, r9
    38d8:	6014      	str	r4, [r2, #0]
		}
		
		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		portENTER_CRITICAL();
    38da:	f00a fb75 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			uxCurrentNumberOfTasks++;
    38de:	4b45      	ldr	r3, [pc, #276]	; (39f4 <xTaskGenericCreate+0x1ac>)
    38e0:	681d      	ldr	r5, [r3, #0]
    38e2:	3501      	adds	r5, #1
    38e4:	601d      	str	r5, [r3, #0]
			if( pxCurrentTCB == NULL )
    38e6:	4d44      	ldr	r5, [pc, #272]	; (39f8 <xTaskGenericCreate+0x1b0>)
    38e8:	682e      	ldr	r6, [r5, #0]
    38ea:	2e00      	cmp	r6, #0
    38ec:	d03e      	beq.n	396c <xTaskGenericCreate+0x124>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    38ee:	4e43      	ldr	r6, [pc, #268]	; (39fc <xTaskGenericCreate+0x1b4>)
    38f0:	6833      	ldr	r3, [r6, #0]
    38f2:	2b00      	cmp	r3, #0
    38f4:	d02e      	beq.n	3954 <xTaskGenericCreate+0x10c>
    38f6:	4b42      	ldr	r3, [pc, #264]	; (3a00 <xTaskGenericCreate+0x1b8>)
    38f8:	4698      	mov	r8, r3
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
    38fa:	4a42      	ldr	r2, [pc, #264]	; (3a04 <xTaskGenericCreate+0x1bc>)
    38fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    38fe:	6811      	ldr	r1, [r2, #0]
    3900:	428b      	cmp	r3, r1
    3902:	d900      	bls.n	3906 <xTaskGenericCreate+0xbe>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
    3904:	6013      	str	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
    3906:	4a40      	ldr	r2, [pc, #256]	; (3a08 <xTaskGenericCreate+0x1c0>)
    3908:	6810      	ldr	r0, [r2, #0]
    390a:	6420      	str	r0, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
    390c:	3001      	adds	r0, #1
    390e:	6010      	str	r0, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
    3910:	4a3e      	ldr	r2, [pc, #248]	; (3a0c <xTaskGenericCreate+0x1c4>)
    3912:	6811      	ldr	r1, [r2, #0]
    3914:	428b      	cmp	r3, r1
    3916:	d900      	bls.n	391a <xTaskGenericCreate+0xd2>
    3918:	6013      	str	r3, [r2, #0]
    391a:	0099      	lsls	r1, r3, #2
    391c:	18cb      	adds	r3, r1, r3
    391e:	0098      	lsls	r0, r3, #2
    3920:	4440      	add	r0, r8
    3922:	1c39      	adds	r1, r7, #0
    3924:	f7ff fc68 	bl	31f8 <vListInsertEnd>

			xReturn = pdPASS;
			traceTASK_CREATE( pxNewTCB );
		}
		portEXIT_CRITICAL();
    3928:	f00a fbfa 	bl	e120 <__vPortExitCritical_from_thumb>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    392c:	6834      	ldr	r4, [r6, #0]
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
    392e:	2001      	movs	r0, #1
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
    3930:	2c00      	cmp	r4, #0
    3932:	d005      	beq.n	3940 <xTaskGenericCreate+0xf8>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    3934:	682d      	ldr	r5, [r5, #0]
    3936:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    3938:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
    393a:	429f      	cmp	r7, r3
    393c:	d900      	bls.n	3940 <xTaskGenericCreate+0xf8>
			{
				portYIELD_WITHIN_API();
    393e:	df00      	svc	0
			}
		}
	}

	return xReturn;
}
    3940:	bc3c      	pop	{r2, r3, r4, r5}
    3942:	4690      	mov	r8, r2
    3944:	4699      	mov	r9, r3
    3946:	46a2      	mov	sl, r4
    3948:	46ab      	mov	fp, r5
    394a:	bcf8      	pop	{r3, r4, r5, r6, r7}
    394c:	bc02      	pop	{r1}
    394e:	4708      	bx	r1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = '\0';
    3950:	2503      	movs	r5, #3
    3952:	e7a8      	b.n	38a6 <xTaskGenericCreate+0x5e>
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    3954:	6829      	ldr	r1, [r5, #0]
    3956:	980a      	ldr	r0, [sp, #40]	; 0x28
    3958:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    395a:	4298      	cmp	r0, r3
    395c:	d3cb      	bcc.n	38f6 <xTaskGenericCreate+0xae>
    395e:	4a28      	ldr	r2, [pc, #160]	; (3a00 <xTaskGenericCreate+0x1b8>)
					{
						pxCurrentTCB = pxNewTCB;
    3960:	602c      	str	r4, [r5, #0]
    3962:	4690      	mov	r8, r2
    3964:	e7c9      	b.n	38fa <xTaskGenericCreate+0xb2>
		}
		portEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    3966:	2601      	movs	r6, #1
    3968:	4270      	negs	r0, r6
    396a:	e7e9      	b.n	3940 <xTaskGenericCreate+0xf8>
			uxCurrentNumberOfTasks++;
			if( pxCurrentTCB == NULL )
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    396c:	602c      	str	r4, [r5, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
    396e:	681b      	ldr	r3, [r3, #0]
    3970:	2b01      	cmp	r3, #1
    3972:	d012      	beq.n	399a <xTaskGenericCreate+0x152>
    3974:	4b22      	ldr	r3, [pc, #136]	; (3a00 <xTaskGenericCreate+0x1b8>)
    3976:	4e21      	ldr	r6, [pc, #132]	; (39fc <xTaskGenericCreate+0x1b4>)
    3978:	4698      	mov	r8, r3
    397a:	e7be      	b.n	38fa <xTaskGenericCreate+0xb2>
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
    397c:	00b7      	lsls	r7, r6, #2
    397e:	1c38      	adds	r0, r7, #0
    3980:	f000 fe60 	bl	4644 <pvPortMalloc>
    3984:	1c05      	adds	r5, r0, #0
    3986:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
    3988:	2800      	cmp	r0, #0
    398a:	d000      	beq.n	398e <xTaskGenericCreate+0x146>
    398c:	e774      	b.n	3878 <xTaskGenericCreate+0x30>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
    398e:	1c20      	adds	r0, r4, #0
    3990:	f000 fe66 	bl	4660 <vPortFree>
		}
		portEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    3994:	2001      	movs	r0, #1
    3996:	4240      	negs	r0, r0
    3998:	e7d2      	b.n	3940 <xTaskGenericCreate+0xf8>
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
    399a:	4a19      	ldr	r2, [pc, #100]	; (3a00 <xTaskGenericCreate+0x1b8>)
    399c:	1c10      	adds	r0, r2, #0
    399e:	4690      	mov	r8, r2
    39a0:	f7ff fc1a 	bl	31d8 <vListInitialise>
    39a4:	2114      	movs	r1, #20
    39a6:	1c08      	adds	r0, r1, #0
    39a8:	4440      	add	r0, r8
    39aa:	f7ff fc15 	bl	31d8 <vListInitialise>
    39ae:	2028      	movs	r0, #40	; 0x28
    39b0:	4440      	add	r0, r8
    39b2:	f7ff fc11 	bl	31d8 <vListInitialise>
    39b6:	233c      	movs	r3, #60	; 0x3c
    39b8:	1c18      	adds	r0, r3, #0
    39ba:	4440      	add	r0, r8
    39bc:	f7ff fc0c 	bl	31d8 <vListInitialise>
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
    39c0:	4e13      	ldr	r6, [pc, #76]	; (3a10 <xTaskGenericCreate+0x1c8>)
    39c2:	1c30      	adds	r0, r6, #0
    39c4:	f7ff fc08 	bl	31d8 <vListInitialise>
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
    39c8:	4a12      	ldr	r2, [pc, #72]	; (3a14 <xTaskGenericCreate+0x1cc>)
    39ca:	1c10      	adds	r0, r2, #0
    39cc:	4691      	mov	r9, r2
    39ce:	f7ff fc03 	bl	31d8 <vListInitialise>
	vListInitialise( ( xList * ) &xPendingReadyList );
    39d2:	4811      	ldr	r0, [pc, #68]	; (3a18 <xTaskGenericCreate+0x1d0>)
    39d4:	f7ff fc00 	bl	31d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
    39d8:	4810      	ldr	r0, [pc, #64]	; (3a1c <xTaskGenericCreate+0x1d4>)
    39da:	f7ff fbfd 	bl	31d8 <vListInitialise>
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
    39de:	4810      	ldr	r0, [pc, #64]	; (3a20 <xTaskGenericCreate+0x1d8>)
    39e0:	f7ff fbfa 	bl	31d8 <vListInitialise>
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    39e4:	490f      	ldr	r1, [pc, #60]	; (3a24 <xTaskGenericCreate+0x1dc>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    39e6:	4810      	ldr	r0, [pc, #64]	; (3a28 <xTaskGenericCreate+0x1e0>)
    39e8:	464a      	mov	r2, r9
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    39ea:	600e      	str	r6, [r1, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    39ec:	6002      	str	r2, [r0, #0]
    39ee:	4e03      	ldr	r6, [pc, #12]	; (39fc <xTaskGenericCreate+0x1b4>)
    39f0:	e783      	b.n	38fa <xTaskGenericCreate+0xb2>
    39f2:	46c0      	nop			; (mov r8, r8)
    39f4:	40000b48 	.word	0x40000b48
    39f8:	40000afc 	.word	0x40000afc
    39fc:	40000aec 	.word	0x40000aec
    3a00:	40000a68 	.word	0x40000a68
    3a04:	40000b88 	.word	0x40000b88
    3a08:	40000af4 	.word	0x40000af4
    3a0c:	40000a5c 	.word	0x40000a5c
    3a10:	40000b4c 	.word	0x40000b4c
    3a14:	40000b60 	.word	0x40000b60
    3a18:	40000ad8 	.word	0x40000ad8
    3a1c:	40000abc 	.word	0x40000abc
    3a20:	40000b34 	.word	0x40000b34
    3a24:	40000ad4 	.word	0x40000ad4
    3a28:	40000ab8 	.word	0x40000ab8

00003a2c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
    3a2c:	b570      	push	{r4, r5, r6, lr}
    3a2e:	1c04      	adds	r4, r0, #0
	tskTCB *pxTCB;

		portENTER_CRITICAL();
    3a30:	f00a faca 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
    3a34:	4b16      	ldr	r3, [pc, #88]	; (3a90 <vTaskDelete+0x64>)
    3a36:	681a      	ldr	r2, [r3, #0]
    3a38:	4294      	cmp	r4, r2
    3a3a:	d025      	beq.n	3a88 <vTaskDelete+0x5c>
			{
				pxTaskToDelete = NULL;
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
    3a3c:	1e25      	subs	r5, r4, #0
    3a3e:	d023      	beq.n	3a88 <vTaskDelete+0x5c>

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			vListRemove( &( pxTCB->xGenericListItem ) );
    3a40:	1d2e      	adds	r6, r5, #4
    3a42:	1c30      	adds	r0, r6, #0
    3a44:	f7ff fc04 	bl	3250 <vListRemove>

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer )
    3a48:	6aab      	ldr	r3, [r5, #40]	; 0x28
    3a4a:	2b00      	cmp	r3, #0
    3a4c:	d003      	beq.n	3a56 <vTaskDelete+0x2a>
			{
				vListRemove( &( pxTCB->xEventListItem ) );
    3a4e:	1c28      	adds	r0, r5, #0
    3a50:	3018      	adds	r0, #24
    3a52:	f7ff fbfd 	bl	3250 <vListRemove>
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    3a56:	1c31      	adds	r1, r6, #0
    3a58:	480e      	ldr	r0, [pc, #56]	; (3a94 <vTaskDelete+0x68>)
    3a5a:	f7ff fbcd 	bl	31f8 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    3a5e:	4b0e      	ldr	r3, [pc, #56]	; (3a98 <vTaskDelete+0x6c>)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    3a60:	4e0e      	ldr	r6, [pc, #56]	; (3a9c <vTaskDelete+0x70>)
			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    3a62:	681a      	ldr	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    3a64:	6835      	ldr	r5, [r6, #0]
			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    3a66:	3201      	adds	r2, #1

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    3a68:	3501      	adds	r5, #1
			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    3a6a:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    3a6c:	6035      	str	r5, [r6, #0]

			traceTASK_DELETE( pxTCB );
		}
		portEXIT_CRITICAL();
    3a6e:	f00a fb57 	bl	e120 <__vPortExitCritical_from_thumb>

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
    3a72:	490b      	ldr	r1, [pc, #44]	; (3aa0 <vTaskDelete+0x74>)
    3a74:	6808      	ldr	r0, [r1, #0]
    3a76:	2800      	cmp	r0, #0
    3a78:	d001      	beq.n	3a7e <vTaskDelete+0x52>
		{
			if( ( void * ) pxTaskToDelete == NULL )
    3a7a:	2c00      	cmp	r4, #0
    3a7c:	d002      	beq.n	3a84 <vTaskDelete+0x58>
			{
				portYIELD_WITHIN_API();
			}
		}
	}
    3a7e:	bc70      	pop	{r4, r5, r6}
    3a80:	bc01      	pop	{r0}
    3a82:	4700      	bx	r0
		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
		{
			if( ( void * ) pxTaskToDelete == NULL )
			{
				portYIELD_WITHIN_API();
    3a84:	df00      	svc	0
    3a86:	e7fa      	b.n	3a7e <vTaskDelete+0x52>
			{
				pxTaskToDelete = NULL;
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
    3a88:	681d      	ldr	r5, [r3, #0]
    3a8a:	2400      	movs	r4, #0
    3a8c:	e7d8      	b.n	3a40 <vTaskDelete+0x14>
    3a8e:	46c0      	nop			; (mov r8, r8)
    3a90:	40000afc 	.word	0x40000afc
    3a94:	40000abc 	.word	0x40000abc
    3a98:	40000a60 	.word	0x40000a60
    3a9c:	40000af4 	.word	0x40000af4
    3aa0:	40000aec 	.word	0x40000aec

00003aa4 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	unsigned portBASE_TYPE uxTaskPriorityGet( xTaskHandle pxTask )
	{
    3aa4:	b510      	push	{r4, lr}
    3aa6:	1c04      	adds	r4, r0, #0
	tskTCB *pxTCB;
	unsigned portBASE_TYPE uxReturn;

		portENTER_CRITICAL();
    3aa8:	f00a fa8e 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    3aac:	2c00      	cmp	r4, #0
    3aae:	d006      	beq.n	3abe <uxTaskPriorityGet+0x1a>
			uxReturn = pxTCB->uxPriority;
    3ab0:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
		}
		portEXIT_CRITICAL();
    3ab2:	f00a fb35 	bl	e120 <__vPortExitCritical_from_thumb>

		return uxReturn;
	}
    3ab6:	1c20      	adds	r0, r4, #0
    3ab8:	bc10      	pop	{r4}
    3aba:	bc02      	pop	{r1}
    3abc:	4708      	bx	r1

		portENTER_CRITICAL();
		{
			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    3abe:	4b01      	ldr	r3, [pc, #4]	; (3ac4 <uxTaskPriorityGet+0x20>)
    3ac0:	681c      	ldr	r4, [r3, #0]
    3ac2:	e7f5      	b.n	3ab0 <uxTaskPriorityGet+0xc>
    3ac4:	40000afc 	.word	0x40000afc

00003ac8 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( xTaskHandle pxTask, unsigned portBASE_TYPE uxNewPriority )
	{
    3ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3aca:	1c06      	adds	r6, r0, #0
    3acc:	1c0d      	adds	r5, r1, #0
				pxTask = NULL;
			}

			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    3ace:	2903      	cmp	r1, #3
    3ad0:	d900      	bls.n	3ad4 <vTaskPrioritySet+0xc>
    3ad2:	2503      	movs	r5, #3
		if( uxNewPriority >= configMAX_PRIORITIES )
		{
			uxNewPriority = configMAX_PRIORITIES - 1;
		}

		portENTER_CRITICAL();
    3ad4:	f00a fa78 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			if( pxTask == pxCurrentTCB )
    3ad8:	4b1f      	ldr	r3, [pc, #124]	; (3b58 <vTaskPrioritySet+0x90>)
    3ada:	681a      	ldr	r2, [r3, #0]
    3adc:	4296      	cmp	r6, r2
    3ade:	d025      	beq.n	3b2c <vTaskPrioritySet+0x64>
				pxTask = NULL;
			}

			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    3ae0:	1e34      	subs	r4, r6, #0
    3ae2:	d023      	beq.n	3b2c <vTaskPrioritySet+0x64>

			traceTASK_PRIORITY_SET( pxTask, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentPriority = pxTCB->uxBasePriority;
    3ae4:	6c63      	ldr	r3, [r4, #68]	; 0x44
			{
				uxCurrentPriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentPriority != uxNewPriority )
    3ae6:	42ab      	cmp	r3, r5
    3ae8:	d014      	beq.n	3b14 <vTaskPrioritySet+0x4c>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentPriority )
    3aea:	d318      	bcc.n	3b1e <vTaskPrioritySet+0x56>
					{
						/* The priority of another task is being raised.  If we
						were raising the priority of the currently running task
						there would be no need to switch as it must have already
						been the highest priority task. */
						xYieldRequired = pdTRUE;
    3aec:	4272      	negs	r2, r6
    3aee:	4156      	adcs	r6, r2

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
    3af0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    3af2:	4293      	cmp	r3, r2
    3af4:	d018      	beq.n	3b28 <vTaskPrioritySet+0x60>
				{
					pxTCB->uxPriority = uxNewPriority;
				}
				#endif

				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( configMAX_PRIORITIES - ( portTickType ) uxNewPriority ) );
    3af6:	2004      	movs	r0, #4

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the queue appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
    3af8:	009a      	lsls	r2, r3, #2
					{
						pxTCB->uxPriority = uxNewPriority;
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
    3afa:	6465      	str	r5, [r4, #68]	; 0x44
				{
					pxTCB->uxPriority = uxNewPriority;
				}
				#endif

				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( configMAX_PRIORITIES - ( portTickType ) uxNewPriority ) );
    3afc:	1b45      	subs	r5, r0, r5

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the queue appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
    3afe:	18d7      	adds	r7, r2, r3
				{
					pxTCB->uxPriority = uxNewPriority;
				}
				#endif

				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( configMAX_PRIORITIES - ( portTickType ) uxNewPriority ) );
    3b00:	61a5      	str	r5, [r4, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change it's priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the queue appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
    3b02:	4d16      	ldr	r5, [pc, #88]	; (3b5c <vTaskPrioritySet+0x94>)
    3b04:	00b9      	lsls	r1, r7, #2
    3b06:	6960      	ldr	r0, [r4, #20]
    3b08:	186b      	adds	r3, r5, r1
    3b0a:	4298      	cmp	r0, r3
    3b0c:	d011      	beq.n	3b32 <vTaskPrioritySet+0x6a>
					can do this even if the scheduler is suspended. */
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
				}

				if( xYieldRequired == pdTRUE )
    3b0e:	2e01      	cmp	r6, #1
    3b10:	d100      	bne.n	3b14 <vTaskPrioritySet+0x4c>
				{
					portYIELD_WITHIN_API();
    3b12:	df00      	svc	0
				}
			}
		}
		portEXIT_CRITICAL();
    3b14:	f00a fb04 	bl	e120 <__vPortExitCritical_from_thumb>
	}
    3b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3b1a:	bc01      	pop	{r0}
    3b1c:	4700      	bx	r0
					{
						/* The priority of another task is being raised.  If we
						were raising the priority of the currently running task
						there would be no need to switch as it must have already
						been the highest priority task. */
						xYieldRequired = pdTRUE;
    3b1e:	1e72      	subs	r2, r6, #1
    3b20:	4196      	sbcs	r6, r2

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
    3b22:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    3b24:	4293      	cmp	r3, r2
    3b26:	d1e6      	bne.n	3af6 <vTaskPrioritySet+0x2e>
					{
						pxTCB->uxPriority = uxNewPriority;
    3b28:	62e5      	str	r5, [r4, #44]	; 0x2c
    3b2a:	e7e4      	b.n	3af6 <vTaskPrioritySet+0x2e>
				pxTask = NULL;
			}

			/* If null is passed in here then we are changing the
			priority of the calling function. */
			pxTCB = prvGetTCBFromHandle( pxTask );
    3b2c:	681c      	ldr	r4, [r3, #0]
    3b2e:	2600      	movs	r6, #0
    3b30:	e7d8      	b.n	3ae4 <vTaskPrioritySet+0x1c>
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxCurrentPriority ] ), &( pxTCB->xGenericListItem ) ) )
				{
					/* The task is currently in its ready list - remove before adding
					it to it's new ready list.  As we are in a critical section we
					can do this even if the scheduler is suspended. */
					vListRemove( &( pxTCB->xGenericListItem ) );
    3b32:	1d27      	adds	r7, r4, #4
    3b34:	1c38      	adds	r0, r7, #0
    3b36:	f7ff fb8b 	bl	3250 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    3b3a:	4a09      	ldr	r2, [pc, #36]	; (3b60 <vTaskPrioritySet+0x98>)
    3b3c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3b3e:	6811      	ldr	r1, [r2, #0]
    3b40:	428b      	cmp	r3, r1
    3b42:	d900      	bls.n	3b46 <vTaskPrioritySet+0x7e>
    3b44:	6013      	str	r3, [r2, #0]
    3b46:	009a      	lsls	r2, r3, #2
    3b48:	18d3      	adds	r3, r2, r3
    3b4a:	009c      	lsls	r4, r3, #2
    3b4c:	1928      	adds	r0, r5, r4
    3b4e:	1c39      	adds	r1, r7, #0
    3b50:	f7ff fb52 	bl	31f8 <vListInsertEnd>
    3b54:	e7db      	b.n	3b0e <vTaskPrioritySet+0x46>
    3b56:	46c0      	nop			; (mov r8, r8)
    3b58:	40000afc 	.word	0x40000afc
    3b5c:	40000a68 	.word	0x40000a68
    3b60:	40000a5c 	.word	0x40000a5c

00003b64 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
    3b64:	b500      	push	{lr}
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3b66:	6941      	ldr	r1, [r0, #20]
    3b68:	4a06      	ldr	r2, [pc, #24]	; (3b84 <xTaskIsTaskSuspended+0x20>)
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
    3b6a:	1c03      	adds	r3, r0, #0
	portBASE_TYPE xReturn = pdFALSE;
    3b6c:	2000      	movs	r0, #0
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3b6e:	4291      	cmp	r1, r2
    3b70:	d001      	beq.n	3b76 <xTaskIsTaskSuspended+0x12>
				}
			}
		}

		return xReturn;
	}
    3b72:	bc02      	pop	{r1}
    3b74:	4708      	bx	r1
		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
    3b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3b78:	4a03      	ldr	r2, [pc, #12]	; (3b88 <xTaskIsTaskSuspended+0x24>)
    3b7a:	4293      	cmp	r3, r2
    3b7c:	d0f9      	beq.n	3b72 <xTaskIsTaskSuspended+0xe>

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
	portBASE_TYPE xReturn = pdFALSE;
    3b7e:	4258      	negs	r0, r3
    3b80:	4158      	adcs	r0, r3
    3b82:	e7f6      	b.n	3b72 <xTaskIsTaskSuspended+0xe>
    3b84:	40000b34 	.word	0x40000b34
    3b88:	40000ad8 	.word	0x40000ad8

00003b8c <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
    3b8c:	b570      	push	{r4, r5, r6, lr}
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
    3b8e:	1e04      	subs	r4, r0, #0
    3b90:	d00b      	beq.n	3baa <vTaskResume+0x1e>
    3b92:	4d17      	ldr	r5, [pc, #92]	; (3bf0 <vTaskResume+0x64>)
    3b94:	682b      	ldr	r3, [r5, #0]
    3b96:	429c      	cmp	r4, r3
    3b98:	d007      	beq.n	3baa <vTaskResume+0x1e>
		{
			portENTER_CRITICAL();
    3b9a:	f00a fa15 	bl	dfc8 <__vPortEnterCritical_from_thumb>
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3b9e:	6962      	ldr	r2, [r4, #20]
    3ba0:	4b14      	ldr	r3, [pc, #80]	; (3bf4 <vTaskResume+0x68>)
    3ba2:	429a      	cmp	r2, r3
    3ba4:	d004      	beq.n	3bb0 <vTaskResume+0x24>
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
					}
				}
			}
			portEXIT_CRITICAL();
    3ba6:	f00a fabb 	bl	e120 <__vPortExitCritical_from_thumb>
		}
	}
    3baa:	bc70      	pop	{r4, r5, r6}
    3bac:	bc01      	pop	{r0}
    3bae:	4700      	bx	r0
		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
    3bb0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3bb2:	4a11      	ldr	r2, [pc, #68]	; (3bf8 <vTaskResume+0x6c>)
    3bb4:	4293      	cmp	r3, r2
    3bb6:	d0f6      	beq.n	3ba6 <vTaskResume+0x1a>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
    3bb8:	2b00      	cmp	r3, #0
    3bba:	d1f4      	bne.n	3ba6 <vTaskResume+0x1a>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					vListRemove(  &( pxTCB->xGenericListItem ) );
    3bbc:	1d26      	adds	r6, r4, #4
    3bbe:	1c30      	adds	r0, r6, #0
    3bc0:	f7ff fb46 	bl	3250 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    3bc4:	4a0d      	ldr	r2, [pc, #52]	; (3bfc <vTaskResume+0x70>)
    3bc6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3bc8:	6811      	ldr	r1, [r2, #0]
    3bca:	428b      	cmp	r3, r1
    3bcc:	d900      	bls.n	3bd0 <vTaskResume+0x44>
    3bce:	6013      	str	r3, [r2, #0]
    3bd0:	0099      	lsls	r1, r3, #2
    3bd2:	18cb      	adds	r3, r1, r3
    3bd4:	4a0a      	ldr	r2, [pc, #40]	; (3c00 <vTaskResume+0x74>)
    3bd6:	0098      	lsls	r0, r3, #2
    3bd8:	1810      	adds	r0, r2, r0
    3bda:	1c31      	adds	r1, r6, #0
    3bdc:	f7ff fb0c 	bl	31f8 <vListInsertEnd>

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3be0:	6829      	ldr	r1, [r5, #0]
    3be2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    3be4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
    3be6:	4298      	cmp	r0, r3
    3be8:	d3dd      	bcc.n	3ba6 <vTaskResume+0x1a>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
    3bea:	df00      	svc	0
    3bec:	e7db      	b.n	3ba6 <vTaskResume+0x1a>
    3bee:	46c0      	nop			; (mov r8, r8)
    3bf0:	40000afc 	.word	0x40000afc
    3bf4:	40000b34 	.word	0x40000b34
    3bf8:	40000ad8 	.word	0x40000ad8
    3bfc:	40000a5c 	.word	0x40000a5c
    3c00:	40000a68 	.word	0x40000a68

00003c04 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
    3c04:	b570      	push	{r4, r5, r6, lr}
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3c06:	6942      	ldr	r2, [r0, #20]
    3c08:	4b18      	ldr	r3, [pc, #96]	; (3c6c <xTaskResumeFromISR+0x68>)
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	portBASE_TYPE xTaskResumeFromISR( xTaskHandle pxTaskToResume )
	{
    3c0a:	1c04      	adds	r4, r0, #0
	portBASE_TYPE xYieldRequired = pdFALSE;
    3c0c:	2500      	movs	r5, #0
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3c0e:	429a      	cmp	r2, r3
    3c10:	d003      	beq.n	3c1a <xTaskResumeFromISR+0x16>
				vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
			}
		}

		return xYieldRequired;
	}
    3c12:	1c28      	adds	r0, r5, #0
    3c14:	bc70      	pop	{r4, r5, r6}
    3c16:	bc02      	pop	{r1}
    3c18:	4708      	bx	r1
		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
    3c1a:	6a83      	ldr	r3, [r0, #40]	; 0x28
    3c1c:	4814      	ldr	r0, [pc, #80]	; (3c70 <xTaskResumeFromISR+0x6c>)
    3c1e:	4283      	cmp	r3, r0
    3c20:	d0f7      	beq.n	3c12 <xTaskResumeFromISR+0xe>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
    3c22:	42ab      	cmp	r3, r5
    3c24:	d1f5      	bne.n	3c12 <xTaskResumeFromISR+0xe>

		if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
		{
			traceTASK_RESUME_FROM_ISR( pxTCB );

			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    3c26:	4b13      	ldr	r3, [pc, #76]	; (3c74 <xTaskResumeFromISR+0x70>)
    3c28:	681e      	ldr	r6, [r3, #0]
    3c2a:	2e00      	cmp	r6, #0
    3c2c:	d118      	bne.n	3c60 <xTaskResumeFromISR+0x5c>
			{
				xYieldRequired = ( pxTCB->uxPriority >= pxCurrentTCB->uxPriority );
    3c2e:	4b12      	ldr	r3, [pc, #72]	; (3c78 <xTaskResumeFromISR+0x74>)
    3c30:	681a      	ldr	r2, [r3, #0]
    3c32:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    3c34:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
    3c36:	42b0      	cmp	r0, r6
    3c38:	416d      	adcs	r5, r5
				vListRemove(  &( pxTCB->xGenericListItem ) );
    3c3a:	1d26      	adds	r6, r4, #4
    3c3c:	1c30      	adds	r0, r6, #0
    3c3e:	f7ff fb07 	bl	3250 <vListRemove>
				prvAddTaskToReadyQueue( pxTCB );
    3c42:	4a0e      	ldr	r2, [pc, #56]	; (3c7c <xTaskResumeFromISR+0x78>)
    3c44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3c46:	6811      	ldr	r1, [r2, #0]
    3c48:	428b      	cmp	r3, r1
    3c4a:	d900      	bls.n	3c4e <xTaskResumeFromISR+0x4a>
    3c4c:	6013      	str	r3, [r2, #0]
    3c4e:	009a      	lsls	r2, r3, #2
    3c50:	18d0      	adds	r0, r2, r3
    3c52:	4c0b      	ldr	r4, [pc, #44]	; (3c80 <xTaskResumeFromISR+0x7c>)
    3c54:	0081      	lsls	r1, r0, #2
    3c56:	1860      	adds	r0, r4, r1
    3c58:	1c31      	adds	r1, r6, #0
    3c5a:	f7ff facd 	bl	31f8 <vListInsertEnd>
    3c5e:	e7d8      	b.n	3c12 <xTaskResumeFromISR+0xe>
			else
			{
				/* We cannot access the delayed or ready lists, so will hold this
				task pending until the scheduler is resumed, at which point a
				yield will be performed if necessary. */
				vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    3c60:	1c21      	adds	r1, r4, #0
    3c62:	3118      	adds	r1, #24
    3c64:	f7ff fac8 	bl	31f8 <vListInsertEnd>
    3c68:	e7d3      	b.n	3c12 <xTaskResumeFromISR+0xe>
    3c6a:	46c0      	nop			; (mov r8, r8)
    3c6c:	40000b34 	.word	0x40000b34
    3c70:	40000ad8 	.word	0x40000ad8
    3c74:	40000b74 	.word	0x40000b74
    3c78:	40000afc 	.word	0x40000afc
    3c7c:	40000a5c 	.word	0x40000a5c
    3c80:	40000a68 	.word	0x40000a68

00003c84 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
    3c84:	b530      	push	{r4, r5, lr}
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
    3c86:	2400      	movs	r4, #0
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
    3c88:	b085      	sub	sp, #20
portBASE_TYPE xReturn;

	/* Add the idle task at the lowest priority. */
	xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), ( xTaskHandle * ) NULL );
    3c8a:	480d      	ldr	r0, [pc, #52]	; (3cc0 <vTaskStartScheduler+0x3c>)
    3c8c:	490d      	ldr	r1, [pc, #52]	; (3cc4 <vTaskStartScheduler+0x40>)
    3c8e:	2268      	movs	r2, #104	; 0x68
    3c90:	1c23      	adds	r3, r4, #0
    3c92:	9400      	str	r4, [sp, #0]
    3c94:	9401      	str	r4, [sp, #4]
    3c96:	9402      	str	r4, [sp, #8]
    3c98:	9403      	str	r4, [sp, #12]
    3c9a:	f7ff fdd5 	bl	3848 <xTaskGenericCreate>
    3c9e:	1c05      	adds	r5, r0, #0

	if( xReturn == pdPASS )
    3ca0:	2801      	cmp	r0, #1
    3ca2:	d003      	beq.n	3cac <vTaskStartScheduler+0x28>
		else
		{
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}
}
    3ca4:	b005      	add	sp, #20
    3ca6:	bc30      	pop	{r4, r5}
    3ca8:	bc01      	pop	{r0}
    3caa:	4700      	bx	r0
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
    3cac:	f00a f9fe 	bl	e0ac <__vPortDisableInterruptsFromThumb_from_thumb>

		xSchedulerRunning = pdTRUE;
		xTickCount = ( portTickType ) 0;
    3cb0:	4b05      	ldr	r3, [pc, #20]	; (3cc8 <vTaskStartScheduler+0x44>)

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();

		xSchedulerRunning = pdTRUE;
    3cb2:	4806      	ldr	r0, [pc, #24]	; (3ccc <vTaskStartScheduler+0x48>)
    3cb4:	6005      	str	r5, [r0, #0]
		xTickCount = ( portTickType ) 0;
    3cb6:	601c      	str	r4, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
		
		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() )
    3cb8:	f000 fc8e 	bl	45d8 <xPortStartScheduler>
    3cbc:	e7f2      	b.n	3ca4 <vTaskStartScheduler+0x20>
    3cbe:	46c0      	nop			; (mov r8, r8)
    3cc0:	00004055 	.word	0x00004055
    3cc4:	0000ecf4 	.word	0x0000ecf4
    3cc8:	40000a64 	.word	0x40000a64
    3ccc:	40000aec 	.word	0x40000aec

00003cd0 <vTaskEndScheduler>:
	}
}
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    3cd0:	b508      	push	{r3, lr}
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
    3cd2:	f00a f9eb 	bl	e0ac <__vPortDisableInterruptsFromThumb_from_thumb>
	xSchedulerRunning = pdFALSE;
    3cd6:	4b04      	ldr	r3, [pc, #16]	; (3ce8 <vTaskEndScheduler+0x18>)
    3cd8:	2200      	movs	r2, #0
    3cda:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
    3cdc:	f000 fcb0 	bl	4640 <vPortEndScheduler>
}
    3ce0:	bc08      	pop	{r3}
    3ce2:	bc01      	pop	{r0}
    3ce4:	4700      	bx	r0
    3ce6:	46c0      	nop			; (mov r8, r8)
    3ce8:	40000aec 	.word	0x40000aec

00003cec <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3cec:	4b02      	ldr	r3, [pc, #8]	; (3cf8 <vTaskSuspendAll+0xc>)
    3cee:	681a      	ldr	r2, [r3, #0]
    3cf0:	3201      	adds	r2, #1
    3cf2:	601a      	str	r2, [r3, #0]
}
    3cf4:	4770      	bx	lr
    3cf6:	46c0      	nop			; (mov r8, r8)
    3cf8:	40000b74 	.word	0x40000b74

00003cfc <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
    3cfc:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portENTER_CRITICAL();
    3cfe:	f00a f963 	bl	dfc8 <__vPortEnterCritical_from_thumb>
	{
		xTicks = xTickCount;
    3d02:	4b04      	ldr	r3, [pc, #16]	; (3d14 <xTaskGetTickCount+0x18>)
    3d04:	681c      	ldr	r4, [r3, #0]
	}
	portEXIT_CRITICAL();
    3d06:	f00a fa0b 	bl	e120 <__vPortExitCritical_from_thumb>

	return xTicks;
}
    3d0a:	1c20      	adds	r0, r4, #0
    3d0c:	bc10      	pop	{r4}
    3d0e:	bc02      	pop	{r1}
    3d10:	4708      	bx	r1
    3d12:	46c0      	nop			; (mov r8, r8)
    3d14:	40000a64 	.word	0x40000a64

00003d18 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

portTickType xTaskGetTickCountFromISR( void )
{
	return xTickCount;
    3d18:	4b01      	ldr	r3, [pc, #4]	; (3d20 <xTaskGetTickCountFromISR+0x8>)
    3d1a:	6818      	ldr	r0, [r3, #0]
}
    3d1c:	4770      	bx	lr
    3d1e:	46c0      	nop			; (mov r8, r8)
    3d20:	40000a64 	.word	0x40000a64

00003d24 <uxTaskGetNumberOfTasks>:

unsigned portBASE_TYPE uxTaskGetNumberOfTasks( void )
{
	/* A critical section is not required because the variables are of type
	portBASE_TYPE. */
	return uxCurrentNumberOfTasks;
    3d24:	4b01      	ldr	r3, [pc, #4]	; (3d2c <uxTaskGetNumberOfTasks+0x8>)
    3d26:	6818      	ldr	r0, [r3, #0]
}
    3d28:	4770      	bx	lr
    3d2a:	46c0      	nop			; (mov r8, r8)
    3d2c:	40000b48 	.word	0x40000b48

00003d30 <vTaskStartTrace>:
/*----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskStartTrace( signed char * pcBuffer, unsigned long ulBufferSize )
	{
    3d30:	b538      	push	{r3, r4, r5, lr}
    3d32:	1c04      	adds	r4, r0, #0
    3d34:	1c0d      	adds	r5, r1, #0
		portENTER_CRITICAL();
    3d36:	f00a f947 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			pcTraceBuffer = ( signed char * )pcBuffer;
    3d3a:	4a08      	ldr	r2, [pc, #32]	; (3d5c <vTaskStartTrace+0x2c>)
			pcTraceBufferStart = pcBuffer;
    3d3c:	4908      	ldr	r1, [pc, #32]	; (3d60 <vTaskStartTrace+0x30>)
			pcTraceBufferEnd = pcBuffer + ( ulBufferSize - tskSIZE_OF_EACH_TRACE_LINE );
    3d3e:	3d08      	subs	r5, #8
    3d40:	4808      	ldr	r0, [pc, #32]	; (3d64 <vTaskStartTrace+0x34>)
			xTracing = pdTRUE;
    3d42:	4b09      	ldr	r3, [pc, #36]	; (3d68 <vTaskStartTrace+0x38>)

	void vTaskStartTrace( signed char * pcBuffer, unsigned long ulBufferSize )
	{
		portENTER_CRITICAL();
		{
			pcTraceBuffer = ( signed char * )pcBuffer;
    3d44:	6014      	str	r4, [r2, #0]
			pcTraceBufferStart = pcBuffer;
    3d46:	600c      	str	r4, [r1, #0]
			pcTraceBufferEnd = pcBuffer + ( ulBufferSize - tskSIZE_OF_EACH_TRACE_LINE );
			xTracing = pdTRUE;
    3d48:	2201      	movs	r2, #1
	{
		portENTER_CRITICAL();
		{
			pcTraceBuffer = ( signed char * )pcBuffer;
			pcTraceBufferStart = pcBuffer;
			pcTraceBufferEnd = pcBuffer + ( ulBufferSize - tskSIZE_OF_EACH_TRACE_LINE );
    3d4a:	1964      	adds	r4, r4, r5
    3d4c:	6004      	str	r4, [r0, #0]
			xTracing = pdTRUE;
    3d4e:	601a      	str	r2, [r3, #0]
		}
		portEXIT_CRITICAL();
    3d50:	f00a f9e6 	bl	e120 <__vPortExitCritical_from_thumb>
	}
    3d54:	bc38      	pop	{r3, r4, r5}
    3d56:	bc01      	pop	{r0}
    3d58:	4700      	bx	r0
    3d5a:	46c0      	nop			; (mov r8, r8)
    3d5c:	40000af8 	.word	0x40000af8
    3d60:	40000b7c 	.word	0x40000b7c
    3d64:	40000b80 	.word	0x40000b80
    3d68:	40000ad0 	.word	0x40000ad0

00003d6c <ulTaskEndTrace>:
/*----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	unsigned long ulTaskEndTrace( void )
	{
    3d6c:	b508      	push	{r3, lr}
	unsigned long ulBufferLength;

		portENTER_CRITICAL();
    3d6e:	f00a f92b 	bl	dfc8 <__vPortEnterCritical_from_thumb>
			xTracing = pdFALSE;
    3d72:	4b06      	ldr	r3, [pc, #24]	; (3d8c <ulTaskEndTrace+0x20>)
    3d74:	2000      	movs	r0, #0
    3d76:	6018      	str	r0, [r3, #0]
		portEXIT_CRITICAL();
    3d78:	f00a f9d2 	bl	e120 <__vPortExitCritical_from_thumb>

		ulBufferLength = ( unsigned long ) ( pcTraceBuffer - pcTraceBufferStart );
    3d7c:	4a04      	ldr	r2, [pc, #16]	; (3d90 <ulTaskEndTrace+0x24>)
    3d7e:	4905      	ldr	r1, [pc, #20]	; (3d94 <ulTaskEndTrace+0x28>)
    3d80:	6810      	ldr	r0, [r2, #0]
    3d82:	680b      	ldr	r3, [r1, #0]
    3d84:	1ac0      	subs	r0, r0, r3

		return ulBufferLength;
	}
    3d86:	bc08      	pop	{r3}
    3d88:	bc02      	pop	{r1}
    3d8a:	4708      	bx	r1
    3d8c:	40000ad0 	.word	0x40000ad0
    3d90:	40000af8 	.word	0x40000af8
    3d94:	40000b7c 	.word	0x40000b7c

00003d98 <vTaskIncrementTick>:
 * documented in task.h
 *----------------------------------------------------------*/


void vTaskIncrementTick( void )
{
    3d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d9a:	464f      	mov	r7, r9
    3d9c:	4646      	mov	r6, r8
    3d9e:	b4c0      	push	{r6, r7}
	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    3da0:	4829      	ldr	r0, [pc, #164]	; (3e48 <vTaskIncrementTick+0xb0>)
    3da2:	6803      	ldr	r3, [r0, #0]
    3da4:	2b00      	cmp	r3, #0
    3da6:	d148      	bne.n	3e3a <vTaskIncrementTick+0xa2>
	{
		++xTickCount;
    3da8:	4a28      	ldr	r2, [pc, #160]	; (3e4c <vTaskIncrementTick+0xb4>)
    3daa:	6814      	ldr	r4, [r2, #0]
    3dac:	3401      	adds	r4, #1
    3dae:	6014      	str	r4, [r2, #0]
		if( xTickCount == ( portTickType ) 0 )
    3db0:	6811      	ldr	r1, [r2, #0]
	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
	{
		++xTickCount;
    3db2:	4690      	mov	r8, r2
		if( xTickCount == ( portTickType ) 0 )
    3db4:	2900      	cmp	r1, #0
    3db6:	d035      	beq.n	3e24 <vTaskIncrementTick+0x8c>
    3db8:	4d25      	ldr	r5, [pc, #148]	; (3e50 <vTaskIncrementTick+0xb8>)
			pxOverflowDelayedTaskList = pxTemp;
			xNumOfOverflows++;
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
    3dba:	4b26      	ldr	r3, [pc, #152]	; (3e54 <vTaskIncrementTick+0xbc>)
    3dbc:	4e26      	ldr	r6, [pc, #152]	; (3e58 <vTaskIncrementTick+0xc0>)
    3dbe:	4699      	mov	r9, r3
    3dc0:	e020      	b.n	3e04 <vTaskIncrementTick+0x6c>
    3dc2:	682c      	ldr	r4, [r5, #0]
    3dc4:	68e2      	ldr	r2, [r4, #12]
    3dc6:	68d4      	ldr	r4, [r2, #12]
    3dc8:	2c00      	cmp	r4, #0
    3dca:	d01f      	beq.n	3e0c <vTaskIncrementTick+0x74>
    3dcc:	4642      	mov	r2, r8
    3dce:	6813      	ldr	r3, [r2, #0]
    3dd0:	6862      	ldr	r2, [r4, #4]
    3dd2:	429a      	cmp	r2, r3
    3dd4:	d81a      	bhi.n	3e0c <vTaskIncrementTick+0x74>
    3dd6:	1d27      	adds	r7, r4, #4
    3dd8:	1c38      	adds	r0, r7, #0
    3dda:	f7ff fa39 	bl	3250 <vListRemove>
    3dde:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    3de0:	2800      	cmp	r0, #0
    3de2:	d003      	beq.n	3dec <vTaskIncrementTick+0x54>
    3de4:	1c20      	adds	r0, r4, #0
    3de6:	3018      	adds	r0, #24
    3de8:	f7ff fa32 	bl	3250 <vListRemove>
    3dec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3dee:	6832      	ldr	r2, [r6, #0]
    3df0:	4293      	cmp	r3, r2
    3df2:	d900      	bls.n	3df6 <vTaskIncrementTick+0x5e>
    3df4:	6033      	str	r3, [r6, #0]
    3df6:	0099      	lsls	r1, r3, #2
    3df8:	18cc      	adds	r4, r1, r3
    3dfa:	00a0      	lsls	r0, r4, #2
    3dfc:	4448      	add	r0, r9
    3dfe:	1c39      	adds	r1, r7, #0
    3e00:	f7ff f9fa 	bl	31f8 <vListInsertEnd>
    3e04:	6828      	ldr	r0, [r5, #0]
    3e06:	6807      	ldr	r7, [r0, #0]
    3e08:	2f00      	cmp	r7, #0
    3e0a:	d1da      	bne.n	3dc2 <vTaskIncrementTick+0x2a>
    3e0c:	4c13      	ldr	r4, [pc, #76]	; (3e5c <vTaskIncrementTick+0xc4>)
	{
		extern void vApplicationTickHook( void );

		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == 0 )
    3e0e:	6826      	ldr	r6, [r4, #0]
    3e10:	2e00      	cmp	r6, #0
    3e12:	d101      	bne.n	3e18 <vTaskIncrementTick+0x80>
		{
			vApplicationTickHook();
    3e14:	f00a f940 	bl	e098 <__vApplicationTickHook_from_thumb>
		}
	}
	#endif

	traceTASK_INCREMENT_TICK( xTickCount );
}
    3e18:	bc0c      	pop	{r2, r3}
    3e1a:	4690      	mov	r8, r2
    3e1c:	4699      	mov	r9, r3
    3e1e:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3e20:	bc01      	pop	{r0}
    3e22:	4700      	bx	r0
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			pxTemp = pxDelayedTaskList;
    3e24:	4d0a      	ldr	r5, [pc, #40]	; (3e50 <vTaskIncrementTick+0xb8>)
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    3e26:	4b0e      	ldr	r3, [pc, #56]	; (3e60 <vTaskIncrementTick+0xc8>)
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			pxTemp = pxDelayedTaskList;
    3e28:	6828      	ldr	r0, [r5, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    3e2a:	6819      	ldr	r1, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
			xNumOfOverflows++;
    3e2c:	4f0d      	ldr	r7, [pc, #52]	; (3e64 <vTaskIncrementTick+0xcc>)

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			pxTemp = pxDelayedTaskList;
			pxDelayedTaskList = pxOverflowDelayedTaskList;
    3e2e:	6029      	str	r1, [r5, #0]
			pxOverflowDelayedTaskList = pxTemp;
    3e30:	6018      	str	r0, [r3, #0]
			xNumOfOverflows++;
    3e32:	683e      	ldr	r6, [r7, #0]
    3e34:	3601      	adds	r6, #1
    3e36:	603e      	str	r6, [r7, #0]
    3e38:	e7bf      	b.n	3dba <vTaskIncrementTick+0x22>
		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
	}
	else
	{
		++uxMissedTicks;
    3e3a:	4c08      	ldr	r4, [pc, #32]	; (3e5c <vTaskIncrementTick+0xc4>)
    3e3c:	6825      	ldr	r5, [r4, #0]
    3e3e:	3501      	adds	r5, #1
    3e40:	6025      	str	r5, [r4, #0]
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			extern void vApplicationTickHook( void );

			vApplicationTickHook();
    3e42:	f00a f929 	bl	e098 <__vApplicationTickHook_from_thumb>
    3e46:	e7e2      	b.n	3e0e <vTaskIncrementTick+0x76>
    3e48:	40000b74 	.word	0x40000b74
    3e4c:	40000a64 	.word	0x40000a64
    3e50:	40000ad4 	.word	0x40000ad4
    3e54:	40000a68 	.word	0x40000a68
    3e58:	40000a5c 	.word	0x40000a5c
    3e5c:	40000b78 	.word	0x40000b78
    3e60:	40000ab8 	.word	0x40000ab8
    3e64:	40000b84 	.word	0x40000b84

00003e68 <xTaskResumeAll>:
	++uxSchedulerSuspended;
}
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
    3e68:	b5f0      	push	{r4, r5, r6, r7, lr}
    3e6a:	4657      	mov	r7, sl
    3e6c:	464e      	mov	r6, r9
    3e6e:	4645      	mov	r5, r8
    3e70:	b4e0      	push	{r5, r6, r7}
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	portENTER_CRITICAL();
    3e72:	f00a f8a9 	bl	dfc8 <__vPortEnterCritical_from_thumb>
	{
		--uxSchedulerSuspended;
    3e76:	4b2d      	ldr	r3, [pc, #180]	; (3f2c <xTaskResumeAll+0xc4>)
    3e78:	681a      	ldr	r2, [r3, #0]
    3e7a:	3a01      	subs	r2, #1
    3e7c:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    3e7e:	681b      	ldr	r3, [r3, #0]
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    3e80:	2400      	movs	r4, #0
	tasks from this list into their appropriate ready list. */
	portENTER_CRITICAL();
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    3e82:	42a3      	cmp	r3, r4
    3e84:	d119      	bne.n	3eba <xTaskResumeAll+0x52>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0 )
    3e86:	482a      	ldr	r0, [pc, #168]	; (3f30 <xTaskResumeAll+0xc8>)
    3e88:	6804      	ldr	r4, [r0, #0]
    3e8a:	2c00      	cmp	r4, #0
    3e8c:	d015      	beq.n	3eba <xTaskResumeAll+0x52>
    3e8e:	469a      	mov	sl, r3
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
				{
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
    3e90:	4a28      	ldr	r2, [pc, #160]	; (3f34 <xTaskResumeAll+0xcc>)

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3e92:	4b29      	ldr	r3, [pc, #164]	; (3f38 <xTaskResumeAll+0xd0>)
    3e94:	4d29      	ldr	r5, [pc, #164]	; (3f3c <xTaskResumeAll+0xd4>)
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
				{
					vListRemove( &( pxTCB->xEventListItem ) );
					vListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
    3e96:	4e2a      	ldr	r6, [pc, #168]	; (3f40 <xTaskResumeAll+0xd8>)
    3e98:	4691      	mov	r9, r2

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3e9a:	4698      	mov	r8, r3
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
    3e9c:	682c      	ldr	r4, [r5, #0]
    3e9e:	2c00      	cmp	r4, #0
    3ea0:	d123      	bne.n	3eea <xTaskResumeAll+0x82>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
    3ea2:	4c28      	ldr	r4, [pc, #160]	; (3f44 <xTaskResumeAll+0xdc>)
    3ea4:	6823      	ldr	r3, [r4, #0]
    3ea6:	2b00      	cmp	r3, #0
    3ea8:	d116      	bne.n	3ed8 <xTaskResumeAll+0x70>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
    3eaa:	2201      	movs	r2, #1
    3eac:	4592      	cmp	sl, r2
    3eae:	d016      	beq.n	3ede <xTaskResumeAll+0x76>
    3eb0:	4a25      	ldr	r2, [pc, #148]	; (3f48 <xTaskResumeAll+0xe0>)
    3eb2:	6810      	ldr	r0, [r2, #0]
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
    3eb4:	1c1c      	adds	r4, r3, #0
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
    3eb6:	2801      	cmp	r0, #1
    3eb8:	d012      	beq.n	3ee0 <xTaskResumeAll+0x78>
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	portEXIT_CRITICAL();
    3eba:	f00a f931 	bl	e120 <__vPortExitCritical_from_thumb>

	return xAlreadyYielded;
}
    3ebe:	1c20      	adds	r0, r4, #0
    3ec0:	bc1c      	pop	{r2, r3, r4}
    3ec2:	4690      	mov	r8, r2
    3ec4:	4699      	mov	r9, r3
    3ec6:	46a2      	mov	sl, r4
    3ec8:	bcf0      	pop	{r4, r5, r6, r7}
    3eca:	bc02      	pop	{r1}
    3ecc:	4708      	bx	r1
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
					{
						vTaskIncrementTick();
    3ece:	f7ff ff63 	bl	3d98 <vTaskIncrementTick>
						--uxMissedTicks;
    3ed2:	6825      	ldr	r5, [r4, #0]
    3ed4:	3d01      	subs	r5, #1
    3ed6:	6025      	str	r5, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0 )
    3ed8:	6826      	ldr	r6, [r4, #0]
    3eda:	2e00      	cmp	r6, #0
    3edc:	d1f7      	bne.n	3ece <xTaskResumeAll+0x66>
    3ede:	4a1a      	ldr	r2, [pc, #104]	; (3f48 <xTaskResumeAll+0xe0>)
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
    3ee0:	2100      	movs	r1, #0
    3ee2:	6011      	str	r1, [r2, #0]
					portYIELD_WITHIN_API();
    3ee4:	df00      	svc	0
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
    3ee6:	2401      	movs	r4, #1
    3ee8:	e7e7      	b.n	3eba <xTaskResumeAll+0x52>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
    3eea:	68ef      	ldr	r7, [r5, #12]
    3eec:	68fc      	ldr	r4, [r7, #12]
    3eee:	2c00      	cmp	r4, #0
    3ef0:	d0d7      	beq.n	3ea2 <xTaskResumeAll+0x3a>
				{
					vListRemove( &( pxTCB->xEventListItem ) );
    3ef2:	1c20      	adds	r0, r4, #0
    3ef4:	3018      	adds	r0, #24
					vListRemove( &( pxTCB->xGenericListItem ) );
    3ef6:	1d27      	adds	r7, r4, #4

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( ( pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) ) ) != NULL )
				{
					vListRemove( &( pxTCB->xEventListItem ) );
    3ef8:	f7ff f9aa 	bl	3250 <vListRemove>
					vListRemove( &( pxTCB->xGenericListItem ) );
    3efc:	1c38      	adds	r0, r7, #0
    3efe:	f7ff f9a7 	bl	3250 <vListRemove>
					prvAddTaskToReadyQueue( pxTCB );
    3f02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3f04:	6832      	ldr	r2, [r6, #0]
    3f06:	4293      	cmp	r3, r2
    3f08:	d900      	bls.n	3f0c <xTaskResumeAll+0xa4>
    3f0a:	6033      	str	r3, [r6, #0]
    3f0c:	0099      	lsls	r1, r3, #2
    3f0e:	18c8      	adds	r0, r1, r3
    3f10:	0080      	lsls	r0, r0, #2
    3f12:	1c39      	adds	r1, r7, #0
    3f14:	4448      	add	r0, r9
    3f16:	f7ff f96f 	bl	31f8 <vListInsertEnd>

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3f1a:	4642      	mov	r2, r8
    3f1c:	6817      	ldr	r7, [r2, #0]
    3f1e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    3f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    3f22:	4299      	cmp	r1, r3
    3f24:	d3ba      	bcc.n	3e9c <xTaskResumeAll+0x34>
					{
						xYieldRequired = pdTRUE;
    3f26:	2301      	movs	r3, #1
    3f28:	469a      	mov	sl, r3
    3f2a:	e7b7      	b.n	3e9c <xTaskResumeAll+0x34>
    3f2c:	40000b74 	.word	0x40000b74
    3f30:	40000b48 	.word	0x40000b48
    3f34:	40000a68 	.word	0x40000a68
    3f38:	40000afc 	.word	0x40000afc
    3f3c:	40000ad8 	.word	0x40000ad8
    3f40:	40000a5c 	.word	0x40000a5c
    3f44:	40000b78 	.word	0x40000b78
    3f48:	40000af0 	.word	0x40000af0

00003f4c <vTaskList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskList( signed char *pcWriteBuffer )
	{
    3f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3f4e:	4f39      	ldr	r7, [pc, #228]	; (4034 <vTaskList+0xe8>)
    3f50:	683e      	ldr	r6, [r7, #0]
		vTaskSuspendAll();
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			pcWriteBuffer[ 0 ] = ( signed char ) 0x00;
    3f52:	2400      	movs	r4, #0

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    3f54:	3601      	adds	r6, #1
    3f56:	603e      	str	r6, [r7, #0]
		vTaskSuspendAll();
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			pcWriteBuffer[ 0 ] = ( signed char ) 0x00;
    3f58:	7004      	strb	r4, [r0, #0]
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskList( signed char *pcWriteBuffer )
	{
    3f5a:	1c05      	adds	r5, r0, #0
		{
			/* Run through all the lists that could potentially contain a TCB and
			report the task name, state and stack high water mark. */

			pcWriteBuffer[ 0 ] = ( signed char ) 0x00;
			strcat( ( char * ) pcWriteBuffer, ( const char * ) "\r\n" );
    3f5c:	f001 fd2c 	bl	59b8 <strlen>
    3f60:	4935      	ldr	r1, [pc, #212]	; (4038 <vTaskList+0xec>)
    3f62:	2203      	movs	r2, #3
    3f64:	1828      	adds	r0, r5, r0
    3f66:	f001 fb25 	bl	55b4 <memcpy>

			uxQueue = uxTopUsedPriority + 1;
    3f6a:	4a34      	ldr	r2, [pc, #208]	; (403c <vTaskList+0xf0>)
    3f6c:	6814      	ldr	r4, [r2, #0]

			do
			{
				uxQueue--;

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3f6e:	00a0      	lsls	r0, r4, #2
    3f70:	4e33      	ldr	r6, [pc, #204]	; (4040 <vTaskList+0xf4>)
    3f72:	1901      	adds	r1, r0, r4
    3f74:	0089      	lsls	r1, r1, #2
    3f76:	5873      	ldr	r3, [r6, r1]
    3f78:	2701      	movs	r7, #1
    3f7a:	4027      	ands	r7, r4
    3f7c:	2b00      	cmp	r3, #0
    3f7e:	d146      	bne.n	400e <vTaskList+0xc2>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
    3f80:	2c00      	cmp	r4, #0
    3f82:	d024      	beq.n	3fce <vTaskList+0x82>
    3f84:	2f00      	cmp	r7, #0
    3f86:	d008      	beq.n	3f9a <vTaskList+0x4e>

			uxQueue = uxTopUsedPriority + 1;

			do
			{
				uxQueue--;
    3f88:	3c01      	subs	r4, #1

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3f8a:	00a7      	lsls	r7, r4, #2
    3f8c:	1939      	adds	r1, r7, r4
    3f8e:	0089      	lsls	r1, r1, #2
    3f90:	5872      	ldr	r2, [r6, r1]
    3f92:	2a00      	cmp	r2, #0
    3f94:	d114      	bne.n	3fc0 <vTaskList+0x74>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
    3f96:	2c00      	cmp	r4, #0
    3f98:	d019      	beq.n	3fce <vTaskList+0x82>

			uxQueue = uxTopUsedPriority + 1;

			do
			{
				uxQueue--;
    3f9a:	3c01      	subs	r4, #1

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3f9c:	00a0      	lsls	r0, r4, #2
    3f9e:	1901      	adds	r1, r0, r4
    3fa0:	0089      	lsls	r1, r1, #2
    3fa2:	5873      	ldr	r3, [r6, r1]
    3fa4:	2b00      	cmp	r3, #0
    3fa6:	d0ef      	beq.n	3f88 <vTaskList+0x3c>

			uxQueue = uxTopUsedPriority + 1;

			do
			{
				uxQueue--;
    3fa8:	3c01      	subs	r4, #1

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
    3faa:	1871      	adds	r1, r6, r1
    3fac:	2252      	movs	r2, #82	; 0x52
    3fae:	1c28      	adds	r0, r5, #0

			do
			{
				uxQueue--;

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3fb0:	00a7      	lsls	r7, r4, #2
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
    3fb2:	f7ff fbf7 	bl	37a4 <prvListTaskWithinSingleList>

			do
			{
				uxQueue--;

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
    3fb6:	1939      	adds	r1, r7, r4
    3fb8:	0089      	lsls	r1, r1, #2
    3fba:	5872      	ldr	r2, [r6, r1]
    3fbc:	2a00      	cmp	r2, #0
    3fbe:	d0ea      	beq.n	3f96 <vTaskList+0x4a>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
    3fc0:	1871      	adds	r1, r6, r1
    3fc2:	1c28      	adds	r0, r5, #0
    3fc4:	2252      	movs	r2, #82	; 0x52
    3fc6:	f7ff fbed 	bl	37a4 <prvListTaskWithinSingleList>
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );
    3fca:	2c00      	cmp	r4, #0
    3fcc:	d1e5      	bne.n	3f9a <vTaskList+0x4e>

			if( !listLIST_IS_EMPTY( pxDelayedTaskList ) )
    3fce:	4b1d      	ldr	r3, [pc, #116]	; (4044 <vTaskList+0xf8>)
    3fd0:	681c      	ldr	r4, [r3, #0]
    3fd2:	6822      	ldr	r2, [r4, #0]
    3fd4:	2a00      	cmp	r2, #0
    3fd6:	d126      	bne.n	4026 <vTaskList+0xda>
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
			}

			if( !listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) )
    3fd8:	4b1b      	ldr	r3, [pc, #108]	; (4048 <vTaskList+0xfc>)
    3fda:	681f      	ldr	r7, [r3, #0]
    3fdc:	683e      	ldr	r6, [r7, #0]
    3fde:	2e00      	cmp	r6, #0
    3fe0:	d11b      	bne.n	401a <vTaskList+0xce>
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
			}

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( !listLIST_IS_EMPTY( &xTasksWaitingTermination ) )
    3fe2:	491a      	ldr	r1, [pc, #104]	; (404c <vTaskList+0x100>)
    3fe4:	680b      	ldr	r3, [r1, #0]
    3fe6:	2b00      	cmp	r3, #0
    3fe8:	d10c      	bne.n	4004 <vTaskList+0xb8>
			}
			#endif

			#if ( INCLUDE_vTaskSuspend == 1 )
			{
				if( !listLIST_IS_EMPTY( &xSuspendedTaskList ) )
    3fea:	4919      	ldr	r1, [pc, #100]	; (4050 <vTaskList+0x104>)
    3fec:	6808      	ldr	r0, [r1, #0]
    3fee:	2800      	cmp	r0, #0
    3ff0:	d003      	beq.n	3ffa <vTaskList+0xae>
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &xSuspendedTaskList, tskSUSPENDED_CHAR );
    3ff2:	1c28      	adds	r0, r5, #0
    3ff4:	2253      	movs	r2, #83	; 0x53
    3ff6:	f7ff fbd5 	bl	37a4 <prvListTaskWithinSingleList>
				}
			}
			#endif
		}
		xTaskResumeAll();
    3ffa:	f7ff ff35 	bl	3e68 <xTaskResumeAll>
	}
    3ffe:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4000:	bc01      	pop	{r0}
    4002:	4700      	bx	r0

			#if( INCLUDE_vTaskDelete == 1 )
			{
				if( !listLIST_IS_EMPTY( &xTasksWaitingTermination ) )
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &xTasksWaitingTermination, tskDELETED_CHAR );
    4004:	1c28      	adds	r0, r5, #0
    4006:	2244      	movs	r2, #68	; 0x44
    4008:	f7ff fbcc 	bl	37a4 <prvListTaskWithinSingleList>
    400c:	e7ed      	b.n	3fea <vTaskList+0x9e>
			{
				uxQueue--;

				if( !listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxQueue ] ) ) )
				{
					prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) &( pxReadyTasksLists[ uxQueue ] ), tskREADY_CHAR );
    400e:	1871      	adds	r1, r6, r1
    4010:	1c28      	adds	r0, r5, #0
    4012:	2252      	movs	r2, #82	; 0x52
    4014:	f7ff fbc6 	bl	37a4 <prvListTaskWithinSingleList>
    4018:	e7b2      	b.n	3f80 <vTaskList+0x34>
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
			}

			if( !listLIST_IS_EMPTY( pxOverflowDelayedTaskList ) )
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxOverflowDelayedTaskList, tskBLOCKED_CHAR );
    401a:	6819      	ldr	r1, [r3, #0]
    401c:	1c28      	adds	r0, r5, #0
    401e:	2242      	movs	r2, #66	; 0x42
    4020:	f7ff fbc0 	bl	37a4 <prvListTaskWithinSingleList>
    4024:	e7dd      	b.n	3fe2 <vTaskList+0x96>
				}
			}while( uxQueue > ( unsigned short ) tskIDLE_PRIORITY );

			if( !listLIST_IS_EMPTY( pxDelayedTaskList ) )
			{
				prvListTaskWithinSingleList( pcWriteBuffer, ( xList * ) pxDelayedTaskList, tskBLOCKED_CHAR );
    4026:	6819      	ldr	r1, [r3, #0]
    4028:	1c28      	adds	r0, r5, #0
    402a:	2242      	movs	r2, #66	; 0x42
    402c:	f7ff fbba 	bl	37a4 <prvListTaskWithinSingleList>
    4030:	e7d2      	b.n	3fd8 <vTaskList+0x8c>
    4032:	46c0      	nop			; (mov r8, r8)
    4034:	40000b74 	.word	0x40000b74
    4038:	0000ecfc 	.word	0x0000ecfc
    403c:	40000b88 	.word	0x40000b88
    4040:	40000a68 	.word	0x40000a68
    4044:	40000ad4 	.word	0x40000ad4
    4048:	40000ab8 	.word	0x40000ab8
    404c:	40000abc 	.word	0x40000abc
    4050:	40000b34 	.word	0x40000b34

00004054 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    4054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4056:	464f      	mov	r7, r9
    4058:	4646      	mov	r6, r8
    405a:	b4c0      	push	{r6, r7}
    405c:	4a1a      	ldr	r2, [pc, #104]	; (40c8 <prvIdleTask+0x74>)
    405e:	4b1b      	ldr	r3, [pc, #108]	; (40cc <prvIdleTask+0x78>)
    4060:	4c1b      	ldr	r4, [pc, #108]	; (40d0 <prvIdleTask+0x7c>)
    4062:	4f1c      	ldr	r7, [pc, #112]	; (40d4 <prvIdleTask+0x80>)
    4064:	4d1c      	ldr	r5, [pc, #112]	; (40d8 <prvIdleTask+0x84>)
    4066:	4690      	mov	r8, r2
    4068:	4699      	mov	r9, r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
    406a:	6820      	ldr	r0, [r4, #0]
    406c:	2800      	cmp	r0, #0
    406e:	d106      	bne.n	407e <prvIdleTask+0x2a>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
    4070:	682e      	ldr	r6, [r5, #0]
    4072:	2e01      	cmp	r6, #1
    4074:	d9f9      	bls.n	406a <prvIdleTask+0x16>
			{
				taskYIELD();
    4076:	df00      	svc	0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
    4078:	6820      	ldr	r0, [r4, #0]
    407a:	2800      	cmp	r0, #0
    407c:	d0f8      	beq.n	4070 <prvIdleTask+0x1c>

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    407e:	6839      	ldr	r1, [r7, #0]
    4080:	3101      	adds	r1, #1
    4082:	6039      	str	r1, [r7, #0]
		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		if( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0 )
		{
			vTaskSuspendAll();
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    4084:	4642      	mov	r2, r8
    4086:	6816      	ldr	r6, [r2, #0]
			xTaskResumeAll();
    4088:	f7ff feee 	bl	3e68 <xTaskResumeAll>

			if( !xListIsEmpty )
    408c:	2e00      	cmp	r6, #0
    408e:	d0ef      	beq.n	4070 <prvIdleTask+0x1c>
			{
				tskTCB *pxTCB;

				portENTER_CRITICAL();
    4090:	f009 ff9a 	bl	dfc8 <__vPortEnterCritical_from_thumb>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
    4094:	4643      	mov	r3, r8
    4096:	681e      	ldr	r6, [r3, #0]
    4098:	2e00      	cmp	r6, #0
    409a:	d001      	beq.n	40a0 <prvIdleTask+0x4c>
    409c:	68db      	ldr	r3, [r3, #12]
    409e:	68de      	ldr	r6, [r3, #12]
					vListRemove( &( pxTCB->xGenericListItem ) );
    40a0:	1d30      	adds	r0, r6, #4
    40a2:	f7ff f8d5 	bl	3250 <vListRemove>
					--uxCurrentNumberOfTasks;
    40a6:	464a      	mov	r2, r9
    40a8:	6811      	ldr	r1, [r2, #0]
    40aa:	3901      	subs	r1, #1
    40ac:	6011      	str	r1, [r2, #0]
					--uxTasksDeleted;
    40ae:	6820      	ldr	r0, [r4, #0]
    40b0:	3801      	subs	r0, #1
    40b2:	6020      	str	r0, [r4, #0]
				}
				portEXIT_CRITICAL();
    40b4:	f00a f834 	bl	e120 <__vPortExitCritical_from_thumb>

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
    40b8:	6b30      	ldr	r0, [r6, #48]	; 0x30
    40ba:	f000 fad1 	bl	4660 <vPortFree>
		vPortFree( pxTCB );
    40be:	1c30      	adds	r0, r6, #0
    40c0:	f000 face 	bl	4660 <vPortFree>
    40c4:	e7d4      	b.n	4070 <prvIdleTask+0x1c>
    40c6:	46c0      	nop			; (mov r8, r8)
    40c8:	40000abc 	.word	0x40000abc
    40cc:	40000b48 	.word	0x40000b48
    40d0:	40000a60 	.word	0x40000a60
    40d4:	40000b74 	.word	0x40000b74
    40d8:	40000a68 	.word	0x40000a68

000040dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
    40dc:	b570      	push	{r4, r5, r6, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0 )
    40de:	2800      	cmp	r0, #0
    40e0:	d103      	bne.n	40ea <vTaskDelay+0xe>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
		{
			portYIELD_WITHIN_API();
    40e2:	df00      	svc	0
		}
	}
    40e4:	bc70      	pop	{r4, r5, r6}
    40e6:	bc01      	pop	{r0}
    40e8:	4700      	bx	r0

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    40ea:	4c11      	ldr	r4, [pc, #68]	; (4130 <vTaskDelay+0x54>)
    40ec:	6822      	ldr	r2, [r4, #0]
    40ee:	3201      	adds	r2, #1
    40f0:	6022      	str	r2, [r4, #0]
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    40f2:	4e10      	ldr	r6, [pc, #64]	; (4134 <vTaskDelay+0x58>)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    40f4:	4c10      	ldr	r4, [pc, #64]	; (4138 <vTaskDelay+0x5c>)
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    40f6:	6831      	ldr	r1, [r6, #0]
    40f8:	1845      	adds	r5, r0, r1

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    40fa:	6820      	ldr	r0, [r4, #0]
    40fc:	3004      	adds	r0, #4
    40fe:	f7ff f8a7 	bl	3250 <vListRemove>

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    4102:	6820      	ldr	r0, [r4, #0]

				if( xTimeToWake < xTickCount )
    4104:	6833      	ldr	r3, [r6, #0]
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    4106:	6045      	str	r5, [r0, #4]

				if( xTimeToWake < xTickCount )
    4108:	429d      	cmp	r5, r3
    410a:	d30a      	bcc.n	4122 <vTaskDelay+0x46>
				}
				else
				{
					/* The wake time has not overflowed, so we can use the
					current block list. */
					vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    410c:	4d0b      	ldr	r5, [pc, #44]	; (413c <vTaskDelay+0x60>)
    410e:	6828      	ldr	r0, [r5, #0]
    4110:	6821      	ldr	r1, [r4, #0]
    4112:	3104      	adds	r1, #4
    4114:	f7ff f87e 	bl	3214 <vListInsert>
				}
			}
			xAlreadyYielded = xTaskResumeAll();
    4118:	f7ff fea6 	bl	3e68 <xTaskResumeAll>
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
    411c:	2800      	cmp	r0, #0
    411e:	d1e1      	bne.n	40e4 <vTaskDelay+0x8>
    4120:	e7df      	b.n	40e2 <vTaskDelay+0x6>

				if( xTimeToWake < xTickCount )
				{
					/* Wake time has overflowed.  Place this item in the
					overflow list. */
					vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    4122:	4b07      	ldr	r3, [pc, #28]	; (4140 <vTaskDelay+0x64>)
    4124:	6818      	ldr	r0, [r3, #0]
    4126:	6821      	ldr	r1, [r4, #0]
    4128:	3104      	adds	r1, #4
    412a:	f7ff f873 	bl	3214 <vListInsert>
    412e:	e7f3      	b.n	4118 <vTaskDelay+0x3c>
    4130:	40000b74 	.word	0x40000b74
    4134:	40000a64 	.word	0x40000a64
    4138:	40000afc 	.word	0x40000afc
    413c:	40000ad4 	.word	0x40000ad4
    4140:	40000ab8 	.word	0x40000ab8

00004144 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
    4144:	b570      	push	{r4, r5, r6, lr}

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
    4146:	4b1a      	ldr	r3, [pc, #104]	; (41b0 <vTaskDelayUntil+0x6c>)
    4148:	681c      	ldr	r4, [r3, #0]
    414a:	3401      	adds	r4, #1
    414c:	601c      	str	r4, [r3, #0]
		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;

			if( xTickCount < *pxPreviousWakeTime )
    414e:	4d19      	ldr	r5, [pc, #100]	; (41b4 <vTaskDelayUntil+0x70>)
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    4150:	6803      	ldr	r3, [r0, #0]

			if( xTickCount < *pxPreviousWakeTime )
    4152:	682a      	ldr	r2, [r5, #0]
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		vTaskSuspendAll();
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
    4154:	18cc      	adds	r4, r1, r3

			if( xTickCount < *pxPreviousWakeTime )
    4156:	4293      	cmp	r3, r2
    4158:	d91d      	bls.n	4196 <vTaskDelayUntil+0x52>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
    415a:	42a3      	cmp	r3, r4
    415c:	d925      	bls.n	41aa <vTaskDelayUntil+0x66>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
    415e:	682b      	ldr	r3, [r5, #0]
    4160:	429c      	cmp	r4, r3
    4162:	d922      	bls.n	41aa <vTaskDelayUntil+0x66>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    4164:	4e14      	ldr	r6, [pc, #80]	; (41b8 <vTaskDelayUntil+0x74>)
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    4166:	6004      	str	r4, [r0, #0]
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    4168:	6830      	ldr	r0, [r6, #0]
    416a:	3004      	adds	r0, #4
    416c:	f7ff f870 	bl	3250 <vListRemove>

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    4170:	6832      	ldr	r2, [r6, #0]

				if( xTimeToWake < xTickCount )
    4172:	682b      	ldr	r3, [r5, #0]
				ourselves to the blocked list as the same list item is used for
				both lists. */
				vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );

				/* The list item will be inserted in wake time order. */
				listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    4174:	6054      	str	r4, [r2, #4]

				if( xTimeToWake < xTickCount )
    4176:	429c      	cmp	r4, r3
    4178:	d310      	bcc.n	419c <vTaskDelayUntil+0x58>
				}
				else
				{
					/* The wake time has not overflowed, so we can use the
					current block list. */
					vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    417a:	4910      	ldr	r1, [pc, #64]	; (41bc <vTaskDelayUntil+0x78>)
    417c:	6808      	ldr	r0, [r1, #0]
    417e:	6831      	ldr	r1, [r6, #0]
    4180:	3104      	adds	r1, #4
    4182:	f7ff f847 	bl	3214 <vListInsert>
				}
			}
		}
		xAlreadyYielded = xTaskResumeAll();
    4186:	f7ff fe6f 	bl	3e68 <xTaskResumeAll>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( !xAlreadyYielded )
    418a:	2800      	cmp	r0, #0
    418c:	d100      	bne.n	4190 <vTaskDelayUntil+0x4c>
		{
			portYIELD_WITHIN_API();
    418e:	df00      	svc	0
		}
	}
    4190:	bc70      	pop	{r4, r5, r6}
    4192:	bc01      	pop	{r0}
    4194:	4700      	bx	r0
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
    4196:	42a3      	cmp	r3, r4
    4198:	d8e4      	bhi.n	4164 <vTaskDelayUntil+0x20>
    419a:	e7e0      	b.n	415e <vTaskDelayUntil+0x1a>

				if( xTimeToWake < xTickCount )
				{
					/* Wake time has overflowed.  Place this item in the
					overflow list. */
					vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    419c:	4808      	ldr	r0, [pc, #32]	; (41c0 <vTaskDelayUntil+0x7c>)
    419e:	6800      	ldr	r0, [r0, #0]
    41a0:	6831      	ldr	r1, [r6, #0]
    41a2:	3104      	adds	r1, #4
    41a4:	f7ff f836 	bl	3214 <vListInsert>
    41a8:	e7ed      	b.n	4186 <vTaskDelayUntil+0x42>
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
    41aa:	6004      	str	r4, [r0, #0]
    41ac:	e7eb      	b.n	4186 <vTaskDelayUntil+0x42>
    41ae:	46c0      	nop			; (mov r8, r8)
    41b0:	40000b74 	.word	0x40000b74
    41b4:	40000a64 	.word	0x40000a64
    41b8:	40000afc 	.word	0x40000afc
    41bc:	40000ad4 	.word	0x40000ad4
    41c0:	40000ab8 	.word	0x40000ab8

000041c4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    41c4:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
    41c6:	4827      	ldr	r0, [pc, #156]	; (4264 <vTaskSwitchContext+0xa0>)
    41c8:	6803      	ldr	r3, [r0, #0]
    41ca:	2b00      	cmp	r3, #0
    41cc:	d132      	bne.n	4234 <vTaskSwitchContext+0x70>

	taskFIRST_CHECK_FOR_STACK_OVERFLOW();
	taskSECOND_CHECK_FOR_STACK_OVERFLOW();

	/* Find the highest priority queue that contains ready tasks. */
	while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
    41ce:	4b26      	ldr	r3, [pc, #152]	; (4268 <vTaskSwitchContext+0xa4>)
    41d0:	4826      	ldr	r0, [pc, #152]	; (426c <vTaskSwitchContext+0xa8>)
    41d2:	681a      	ldr	r2, [r3, #0]
    41d4:	e003      	b.n	41de <vTaskSwitchContext+0x1a>
	{
		--uxTopReadyPriority;
    41d6:	681c      	ldr	r4, [r3, #0]
    41d8:	3c01      	subs	r4, #1
    41da:	601c      	str	r4, [r3, #0]

	taskFIRST_CHECK_FOR_STACK_OVERFLOW();
	taskSECOND_CHECK_FOR_STACK_OVERFLOW();

	/* Find the highest priority queue that contains ready tasks. */
	while( listLIST_IS_EMPTY( &( pxReadyTasksLists[ uxTopReadyPriority ] ) ) )
    41dc:	681a      	ldr	r2, [r3, #0]
    41de:	0094      	lsls	r4, r2, #2
    41e0:	18a1      	adds	r1, r4, r2
    41e2:	008a      	lsls	r2, r1, #2
    41e4:	5885      	ldr	r5, [r0, r2]
    41e6:	2d00      	cmp	r5, #0
    41e8:	d0f5      	beq.n	41d6 <vTaskSwitchContext+0x12>
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    41ea:	681c      	ldr	r4, [r3, #0]
    41ec:	00a1      	lsls	r1, r4, #2
    41ee:	190a      	adds	r2, r1, r4
    41f0:	0095      	lsls	r5, r2, #2
    41f2:	1942      	adds	r2, r0, r5
    41f4:	6853      	ldr	r3, [r2, #4]
    41f6:	3508      	adds	r5, #8
    41f8:	685b      	ldr	r3, [r3, #4]
    41fa:	1940      	adds	r0, r0, r5
    41fc:	6053      	str	r3, [r2, #4]
    41fe:	4283      	cmp	r3, r0
    4200:	d02c      	beq.n	425c <vTaskSwitchContext+0x98>

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
    4202:	4a1b      	ldr	r2, [pc, #108]	; (4270 <vTaskSwitchContext+0xac>)
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    4204:	68dd      	ldr	r5, [r3, #12]

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
    4206:	6810      	ldr	r0, [r2, #0]
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    4208:	4b1a      	ldr	r3, [pc, #104]	; (4274 <vTaskSwitchContext+0xb0>)
    420a:	601d      	str	r5, [r3, #0]

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
    420c:	2800      	cmp	r0, #0
    420e:	d00e      	beq.n	422e <vTaskSwitchContext+0x6a>
    4210:	681d      	ldr	r5, [r3, #0]
    4212:	4819      	ldr	r0, [pc, #100]	; (4278 <vTaskSwitchContext+0xb4>)
    4214:	6c2c      	ldr	r4, [r5, #64]	; 0x40
    4216:	6801      	ldr	r1, [r0, #0]
    4218:	428c      	cmp	r4, r1
    421a:	d008      	beq.n	422e <vTaskSwitchContext+0x6a>
    421c:	4917      	ldr	r1, [pc, #92]	; (427c <vTaskSwitchContext+0xb8>)
    421e:	4d18      	ldr	r5, [pc, #96]	; (4280 <vTaskSwitchContext+0xbc>)
    4220:	680c      	ldr	r4, [r1, #0]
    4222:	682d      	ldr	r5, [r5, #0]
    4224:	3408      	adds	r4, #8
    4226:	42a5      	cmp	r5, r4
    4228:	d808      	bhi.n	423c <vTaskSwitchContext+0x78>
    422a:	2100      	movs	r1, #0
    422c:	6011      	str	r1, [r2, #0]
}
    422e:	bc30      	pop	{r4, r5}
    4230:	bc01      	pop	{r0}
    4232:	4700      	bx	r0
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
    4234:	4913      	ldr	r1, [pc, #76]	; (4284 <vTaskSwitchContext+0xc0>)
    4236:	2201      	movs	r2, #1
    4238:	600a      	str	r2, [r1, #0]
		return;
    423a:	e7f8      	b.n	422e <vTaskSwitchContext+0x6a>
	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );

	traceTASK_SWITCHED_IN();
	vWriteTraceToBuffer();
    423c:	681c      	ldr	r4, [r3, #0]
    423e:	4a12      	ldr	r2, [pc, #72]	; (4288 <vTaskSwitchContext+0xc4>)
    4240:	6c24      	ldr	r4, [r4, #64]	; 0x40
    4242:	680b      	ldr	r3, [r1, #0]
    4244:	6004      	str	r4, [r0, #0]
    4246:	6815      	ldr	r5, [r2, #0]
    4248:	6808      	ldr	r0, [r1, #0]
    424a:	3004      	adds	r0, #4
    424c:	601d      	str	r5, [r3, #0]
    424e:	6008      	str	r0, [r1, #0]
    4250:	680a      	ldr	r2, [r1, #0]
    4252:	680b      	ldr	r3, [r1, #0]
    4254:	3304      	adds	r3, #4
    4256:	6014      	str	r4, [r2, #0]
    4258:	600b      	str	r3, [r1, #0]
    425a:	e7e8      	b.n	422e <vTaskSwitchContext+0x6a>
		--uxTopReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the tasks of the
	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentTCB, &( pxReadyTasksLists[ uxTopReadyPriority ] ) );
    425c:	685b      	ldr	r3, [r3, #4]
    425e:	6053      	str	r3, [r2, #4]
    4260:	e7cf      	b.n	4202 <vTaskSwitchContext+0x3e>
    4262:	46c0      	nop			; (mov r8, r8)
    4264:	40000b74 	.word	0x40000b74
    4268:	40000a5c 	.word	0x40000a5c
    426c:	40000a68 	.word	0x40000a68
    4270:	40000ad0 	.word	0x40000ad0
    4274:	40000afc 	.word	0x40000afc
    4278:	400008c4 	.word	0x400008c4
    427c:	40000af8 	.word	0x40000af8
    4280:	40000b80 	.word	0x40000b80
    4284:	40000af0 	.word	0x40000af0
    4288:	40000a64 	.word	0x40000a64

0000428c <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
    428c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    428e:	1c04      	adds	r4, r0, #0
	tskTCB *pxTCB;

		portENTER_CRITICAL();
    4290:	f009 fe9a 	bl	dfc8 <__vPortEnterCritical_from_thumb>
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
    4294:	4e16      	ldr	r6, [pc, #88]	; (42f0 <vTaskSuspend+0x64>)
    4296:	6833      	ldr	r3, [r6, #0]
    4298:	429c      	cmp	r4, r3
    429a:	d024      	beq.n	42e6 <vTaskSuspend+0x5a>
			{
				pxTaskToSuspend = NULL;
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
    429c:	1e25      	subs	r5, r4, #0
    429e:	d022      	beq.n	42e6 <vTaskSuspend+0x5a>

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			vListRemove( &( pxTCB->xGenericListItem ) );
    42a0:	1d2f      	adds	r7, r5, #4
    42a2:	1c38      	adds	r0, r7, #0
    42a4:	f7fe ffd4 	bl	3250 <vListRemove>

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer )
    42a8:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    42aa:	2800      	cmp	r0, #0
    42ac:	d003      	beq.n	42b6 <vTaskSuspend+0x2a>
			{
				vListRemove( &( pxTCB->xEventListItem ) );
    42ae:	1c28      	adds	r0, r5, #0
    42b0:	3018      	adds	r0, #24
    42b2:	f7fe ffcd 	bl	3250 <vListRemove>
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
    42b6:	480f      	ldr	r0, [pc, #60]	; (42f4 <vTaskSuspend+0x68>)
    42b8:	1c39      	adds	r1, r7, #0
    42ba:	f7fe ff9d 	bl	31f8 <vListInsertEnd>
		}
		portEXIT_CRITICAL();
    42be:	f009 ff2f 	bl	e120 <__vPortExitCritical_from_thumb>

		if( ( void * ) pxTaskToSuspend == NULL )
    42c2:	2c00      	cmp	r4, #0
    42c4:	d002      	beq.n	42cc <vTaskSuspend+0x40>
				{
					vTaskSwitchContext();
				}
			}
		}
	}
    42c6:	bcf8      	pop	{r3, r4, r5, r6, r7}
    42c8:	bc01      	pop	{r0}
    42ca:	4700      	bx	r0
		}
		portEXIT_CRITICAL();

		if( ( void * ) pxTaskToSuspend == NULL )
		{
			if( xSchedulerRunning != pdFALSE )
    42cc:	4a0a      	ldr	r2, [pc, #40]	; (42f8 <vTaskSuspend+0x6c>)
    42ce:	6811      	ldr	r1, [r2, #0]
    42d0:	2900      	cmp	r1, #0
    42d2:	d106      	bne.n	42e2 <vTaskSuspend+0x56>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( uxCurrentNumberOfTasks == 1 )
    42d4:	4f09      	ldr	r7, [pc, #36]	; (42fc <vTaskSuspend+0x70>)
    42d6:	683d      	ldr	r5, [r7, #0]
    42d8:	2d01      	cmp	r5, #1
    42da:	d007      	beq.n	42ec <vTaskSuspend+0x60>
					is. */
					pxCurrentTCB = NULL;
				}
				else
				{
					vTaskSwitchContext();
    42dc:	f7ff ff72 	bl	41c4 <vTaskSwitchContext>
    42e0:	e7f1      	b.n	42c6 <vTaskSuspend+0x3a>
		if( ( void * ) pxTaskToSuspend == NULL )
		{
			if( xSchedulerRunning != pdFALSE )
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
    42e2:	df00      	svc	0
    42e4:	e7ef      	b.n	42c6 <vTaskSuspend+0x3a>
			{
				pxTaskToSuspend = NULL;
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
    42e6:	6835      	ldr	r5, [r6, #0]
    42e8:	2400      	movs	r4, #0
    42ea:	e7d9      	b.n	42a0 <vTaskSuspend+0x14>
				{
					/* No other tasks are defined, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
    42ec:	6034      	str	r4, [r6, #0]
    42ee:	e7ea      	b.n	42c6 <vTaskSuspend+0x3a>
    42f0:	40000afc 	.word	0x40000afc
    42f4:	40000b34 	.word	0x40000b34
    42f8:	40000aec 	.word	0x40000aec
    42fc:	40000b48 	.word	0x40000b48

00004300 <vTaskPlaceOnEventList>:
	vWriteTraceToBuffer();
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
    4300:	b538      	push	{r3, r4, r5, lr}
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
    4302:	4c15      	ldr	r4, [pc, #84]	; (4358 <vTaskPlaceOnEventList+0x58>)
	vWriteTraceToBuffer();
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
    4304:	1c0d      	adds	r5, r1, #0
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
    4306:	6821      	ldr	r1, [r4, #0]
    4308:	3118      	adds	r1, #24
    430a:	f7fe ff83 	bl	3214 <vListInsert>

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	vListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    430e:	6820      	ldr	r0, [r4, #0]
    4310:	3004      	adds	r0, #4
    4312:	f7fe ff9d 	bl	3250 <vListRemove>


	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
    4316:	1c6b      	adds	r3, r5, #1
    4318:	d017      	beq.n	434a <vTaskPlaceOnEventList+0x4a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
    431a:	4810      	ldr	r0, [pc, #64]	; (435c <vTaskPlaceOnEventList+0x5c>)
    431c:	6801      	ldr	r1, [r0, #0]

			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    431e:	6822      	ldr	r2, [r4, #0]

			if( xTimeToWake < xTickCount )
    4320:	6803      	ldr	r3, [r0, #0]
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
    4322:	186d      	adds	r5, r5, r1

			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    4324:	6055      	str	r5, [r2, #4]

			if( xTimeToWake < xTickCount )
    4326:	429d      	cmp	r5, r3
    4328:	d308      	bcc.n	433c <vTaskPlaceOnEventList+0x3c>
				vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
			}
			else
			{
				/* The wake time has not overflowed, so we can use the current block list. */
				vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    432a:	4d0d      	ldr	r5, [pc, #52]	; (4360 <vTaskPlaceOnEventList+0x60>)
    432c:	6828      	ldr	r0, [r5, #0]
    432e:	6821      	ldr	r1, [r4, #0]
    4330:	3104      	adds	r1, #4
    4332:	f7fe ff6f 	bl	3214 <vListInsert>
				/* The wake time has not overflowed, so we can use the current block list. */
				vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
			}
	}
	#endif
}
    4336:	bc38      	pop	{r3, r4, r5}
    4338:	bc01      	pop	{r0}
    433a:	4700      	bx	r0
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

			if( xTimeToWake < xTickCount )
			{
				/* Wake time has overflowed.  Place this item in the overflow list. */
				vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    433c:	4b09      	ldr	r3, [pc, #36]	; (4364 <vTaskPlaceOnEventList+0x64>)
    433e:	6818      	ldr	r0, [r3, #0]
    4340:	6821      	ldr	r1, [r4, #0]
    4342:	3104      	adds	r1, #4
    4344:	f7fe ff66 	bl	3214 <vListInsert>
    4348:	e7f5      	b.n	4336 <vTaskPlaceOnEventList+0x36>
		if( xTicksToWait == portMAX_DELAY )
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
    434a:	6821      	ldr	r1, [r4, #0]
    434c:	4806      	ldr	r0, [pc, #24]	; (4368 <vTaskPlaceOnEventList+0x68>)
    434e:	3104      	adds	r1, #4
    4350:	f7fe ff52 	bl	31f8 <vListInsertEnd>
    4354:	e7ef      	b.n	4336 <vTaskPlaceOnEventList+0x36>
    4356:	46c0      	nop			; (mov r8, r8)
    4358:	40000afc 	.word	0x40000afc
    435c:	40000a64 	.word	0x40000a64
    4360:	40000ad4 	.word	0x40000ad4
    4364:	40000ab8 	.word	0x40000ab8
    4368:	40000b34 	.word	0x40000b34

0000436c <xTaskRemoveFromEventList>:
	#endif
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
    436c:	b538      	push	{r3, r4, r5, lr}
	it to the ready list.

	If an event is for a queue that is locked then this function will never
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    436e:	6804      	ldr	r4, [r0, #0]
    4370:	2c00      	cmp	r4, #0
    4372:	d001      	beq.n	4378 <xTaskRemoveFromEventList+0xc>
    4374:	68c3      	ldr	r3, [r0, #12]
    4376:	68dc      	ldr	r4, [r3, #12]
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );
    4378:	1c25      	adds	r5, r4, #0
    437a:	3518      	adds	r5, #24
    437c:	1c28      	adds	r0, r5, #0
    437e:	f7fe ff67 	bl	3250 <vListRemove>

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
    4382:	4913      	ldr	r1, [pc, #76]	; (43d0 <xTaskRemoveFromEventList+0x64>)
    4384:	6808      	ldr	r0, [r1, #0]
    4386:	2800      	cmp	r0, #0
    4388:	d11a      	bne.n	43c0 <xTaskRemoveFromEventList+0x54>
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    438a:	1d25      	adds	r5, r4, #4
    438c:	1c28      	adds	r0, r5, #0
    438e:	f7fe ff5f 	bl	3250 <vListRemove>
		prvAddTaskToReadyQueue( pxUnblockedTCB );
    4392:	4a10      	ldr	r2, [pc, #64]	; (43d4 <xTaskRemoveFromEventList+0x68>)
    4394:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    4396:	6811      	ldr	r1, [r2, #0]
    4398:	428b      	cmp	r3, r1
    439a:	d816      	bhi.n	43ca <xTaskRemoveFromEventList+0x5e>
    439c:	0099      	lsls	r1, r3, #2
    439e:	18c8      	adds	r0, r1, r3
    43a0:	4a0d      	ldr	r2, [pc, #52]	; (43d8 <xTaskRemoveFromEventList+0x6c>)
    43a2:	0083      	lsls	r3, r0, #2
    43a4:	18d0      	adds	r0, r2, r3
    43a6:	1c29      	adds	r1, r5, #0
    43a8:	f7fe ff26 	bl	31f8 <vListInsertEnd>
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
    43ac:	4b0b      	ldr	r3, [pc, #44]	; (43dc <xTaskRemoveFromEventList+0x70>)
    43ae:	681a      	ldr	r2, [r3, #0]
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    43b0:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
    43b2:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    43b4:	2000      	movs	r0, #0
    43b6:	42ac      	cmp	r4, r5
    43b8:	4140      	adcs	r0, r0
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
    43ba:	bc38      	pop	{r3, r4, r5}
    43bc:	bc02      	pop	{r1}
    43be:	4708      	bx	r1
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    43c0:	4807      	ldr	r0, [pc, #28]	; (43e0 <xTaskRemoveFromEventList+0x74>)
    43c2:	1c29      	adds	r1, r5, #0
    43c4:	f7fe ff18 	bl	31f8 <vListInsertEnd>
    43c8:	e7f0      	b.n	43ac <xTaskRemoveFromEventList+0x40>
	vListRemove( &( pxUnblockedTCB->xEventListItem ) );

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
	{
		vListRemove( &( pxUnblockedTCB->xGenericListItem ) );
		prvAddTaskToReadyQueue( pxUnblockedTCB );
    43ca:	6013      	str	r3, [r2, #0]
    43cc:	e7e6      	b.n	439c <xTaskRemoveFromEventList+0x30>
    43ce:	46c0      	nop			; (mov r8, r8)
    43d0:	40000b74 	.word	0x40000b74
    43d4:	40000a5c 	.word	0x40000a5c
    43d8:	40000a68 	.word	0x40000a68
    43dc:	40000afc 	.word	0x40000afc
    43e0:	40000ad8 	.word	0x40000ad8

000043e4 <vTaskSetTimeOutState>:
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    43e4:	4b03      	ldr	r3, [pc, #12]	; (43f4 <vTaskSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
    43e6:	4904      	ldr	r1, [pc, #16]	; (43f8 <vTaskSetTimeOutState+0x14>)
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    43e8:	681a      	ldr	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    43ea:	680b      	ldr	r3, [r1, #0]
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    43ec:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    43ee:	6043      	str	r3, [r0, #4]
}
    43f0:	4770      	bx	lr
    43f2:	46c0      	nop			; (mov r8, r8)
    43f4:	40000b84 	.word	0x40000b84
    43f8:	40000a64 	.word	0x40000a64

000043fc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
    43fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    43fe:	1c0e      	adds	r6, r1, #0
    4400:	1c05      	adds	r5, r0, #0
portBASE_TYPE xReturn;

	portENTER_CRITICAL();
    4402:	f009 fde1 	bl	dfc8 <__vPortEnterCritical_from_thumb>
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    4406:	6833      	ldr	r3, [r6, #0]
			{
				xReturn = pdFALSE;
    4408:	2400      	movs	r4, #0
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
    440a:	1c5a      	adds	r2, r3, #1
    440c:	d018      	beq.n	4440 <xTaskCheckForTimeOut+0x44>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    440e:	4813      	ldr	r0, [pc, #76]	; (445c <xTaskCheckForTimeOut+0x60>)
    4410:	6829      	ldr	r1, [r5, #0]
    4412:	6802      	ldr	r2, [r0, #0]
    4414:	4291      	cmp	r1, r2
    4416:	d019      	beq.n	444c <xTaskCheckForTimeOut+0x50>
    4418:	4a11      	ldr	r2, [pc, #68]	; (4460 <xTaskCheckForTimeOut+0x64>)
    441a:	6869      	ldr	r1, [r5, #4]
    441c:	6817      	ldr	r7, [r2, #0]
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    441e:	2401      	movs	r4, #1
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    4420:	42b9      	cmp	r1, r7
    4422:	d90d      	bls.n	4440 <xTaskCheckForTimeOut+0x44>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    4424:	6814      	ldr	r4, [r2, #0]
    4426:	1a67      	subs	r7, r4, r1
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
    4428:	2401      	movs	r4, #1
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    442a:	42bb      	cmp	r3, r7
    442c:	d908      	bls.n	4440 <xTaskCheckForTimeOut+0x44>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
    442e:	6814      	ldr	r4, [r2, #0]
    4430:	1b1f      	subs	r7, r3, r4
    4432:	1879      	adds	r1, r7, r1
    4434:	6031      	str	r1, [r6, #0]
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    4436:	6800      	ldr	r0, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    4438:	6813      	ldr	r3, [r2, #0]
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    443a:	6028      	str	r0, [r5, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
    443c:	606b      	str	r3, [r5, #4]
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
    443e:	2400      	movs	r4, #0
		else
		{
			xReturn = pdTRUE;
		}
	}
	portEXIT_CRITICAL();
    4440:	f009 fe6e 	bl	e120 <__vPortExitCritical_from_thumb>

	return xReturn;
}
    4444:	1c20      	adds	r0, r4, #0
    4446:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4448:	bc02      	pop	{r1}
    444a:	4708      	bx	r1
    444c:	4a04      	ldr	r2, [pc, #16]	; (4460 <xTaskCheckForTimeOut+0x64>)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
    444e:	6869      	ldr	r1, [r5, #4]
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    4450:	6814      	ldr	r4, [r2, #0]
    4452:	1a67      	subs	r7, r4, r1
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
    4454:	2401      	movs	r4, #1
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
    4456:	42bb      	cmp	r3, r7
    4458:	d8e9      	bhi.n	442e <xTaskCheckForTimeOut+0x32>
    445a:	e7f1      	b.n	4440 <xTaskCheckForTimeOut+0x44>
    445c:	40000b84 	.word	0x40000b84
    4460:	40000a64 	.word	0x40000a64

00004464 <vTaskMissedYield>:
}
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
    4464:	4b01      	ldr	r3, [pc, #4]	; (446c <vTaskMissedYield+0x8>)
    4466:	2201      	movs	r2, #1
    4468:	601a      	str	r2, [r3, #0]
}
    446a:	4770      	bx	lr
    446c:	40000af0 	.word	0x40000af0

00004470 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    4470:	4b01      	ldr	r3, [pc, #4]	; (4478 <xTaskGetCurrentTaskHandle+0x8>)
    4472:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
    4474:	4770      	bx	lr
    4476:	46c0      	nop			; (mov r8, r8)
    4478:	40000afc 	.word	0x40000afc

0000447c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
    447c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    447e:	4d17      	ldr	r5, [pc, #92]	; (44dc <vTaskPriorityInherit+0x60>)
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
    4480:	1c04      	adds	r4, r0, #0
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    4482:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    4484:	6828      	ldr	r0, [r5, #0]
    4486:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
    4488:	4293      	cmp	r3, r2
    448a:	d20f      	bcs.n	44ac <vTaskPriorityInherit+0x30>
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
    448c:	6829      	ldr	r1, [r5, #0]
    448e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
    4490:	2104      	movs	r1, #4
    4492:	1a8e      	subs	r6, r1, r2

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
    4494:	009f      	lsls	r7, r3, #2
    4496:	18f8      	adds	r0, r7, r3
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
		{
			/* Adjust the mutex holder state to account for its new priority. */
			listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
    4498:	61a6      	str	r6, [r4, #24]

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
    449a:	4e11      	ldr	r6, [pc, #68]	; (44e0 <vTaskPriorityInherit+0x64>)
    449c:	0082      	lsls	r2, r0, #2
    449e:	6967      	ldr	r7, [r4, #20]
    44a0:	18b3      	adds	r3, r6, r2
    44a2:	429f      	cmp	r7, r3
    44a4:	d005      	beq.n	44b2 <vTaskPriorityInherit+0x36>
				prvAddTaskToReadyQueue( pxTCB );
			}
			else
			{
				/* Just inherit the priority. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    44a6:	682e      	ldr	r6, [r5, #0]
    44a8:	6af7      	ldr	r7, [r6, #44]	; 0x2c
    44aa:	62e7      	str	r7, [r4, #44]	; 0x2c
			}
		}
	}
    44ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
    44ae:	bc01      	pop	{r0}
    44b0:	4700      	bx	r0

			/* If the task being modified is in the ready state it will need to
			be moved in to a new list. */
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
			{
				vListRemove( &( pxTCB->xGenericListItem ) );
    44b2:	1867      	adds	r7, r4, r1
    44b4:	1c38      	adds	r0, r7, #0
    44b6:	f7fe fecb 	bl	3250 <vListRemove>

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    44ba:	682d      	ldr	r5, [r5, #0]
				prvAddTaskToReadyQueue( pxTCB );
    44bc:	4a09      	ldr	r2, [pc, #36]	; (44e4 <vTaskPriorityInherit+0x68>)
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
			{
				vListRemove( &( pxTCB->xGenericListItem ) );

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    44be:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
    44c0:	6811      	ldr	r1, [r2, #0]
			if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) )
			{
				vListRemove( &( pxTCB->xGenericListItem ) );

				/* Inherit the priority before being moved into the new list. */
				pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    44c2:	62e3      	str	r3, [r4, #44]	; 0x2c
				prvAddTaskToReadyQueue( pxTCB );
    44c4:	428b      	cmp	r3, r1
    44c6:	d900      	bls.n	44ca <vTaskPriorityInherit+0x4e>
    44c8:	6013      	str	r3, [r2, #0]
    44ca:	0098      	lsls	r0, r3, #2
    44cc:	18c3      	adds	r3, r0, r3
    44ce:	009c      	lsls	r4, r3, #2
    44d0:	1930      	adds	r0, r6, r4
    44d2:	1c39      	adds	r1, r7, #0
    44d4:	f7fe fe90 	bl	31f8 <vListInsertEnd>
    44d8:	e7e8      	b.n	44ac <vTaskPriorityInherit+0x30>
    44da:	46c0      	nop			; (mov r8, r8)
    44dc:	40000afc 	.word	0x40000afc
    44e0:	40000a68 	.word	0x40000a68
    44e4:	40000a5c 	.word	0x40000a5c

000044e8 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
    44e8:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
    44ea:	1e04      	subs	r4, r0, #0
    44ec:	d018      	beq.n	4520 <vTaskPriorityDisinherit+0x38>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    44ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    44f0:	6c63      	ldr	r3, [r4, #68]	; 0x44
    44f2:	429a      	cmp	r2, r3
    44f4:	d014      	beq.n	4520 <vTaskPriorityDisinherit+0x38>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );
    44f6:	1d25      	adds	r5, r4, #4
    44f8:	1c28      	adds	r0, r5, #0
    44fa:	f7fe fea9 	bl	3250 <vListRemove>

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    44fe:	6c63      	ldr	r3, [r4, #68]	; 0x44
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
    4500:	2204      	movs	r2, #4
    4502:	1ad0      	subs	r0, r2, r3
				prvAddTaskToReadyQueue( pxTCB );
    4504:	4a09      	ldr	r2, [pc, #36]	; (452c <vTaskPriorityDisinherit+0x44>)
    4506:	6811      	ldr	r1, [r2, #0]
				Remove ourselves from the ready list we currently appear in. */
				vListRemove( &( pxTCB->xGenericListItem ) );

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
    4508:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
    450a:	61a0      	str	r0, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
    450c:	428b      	cmp	r3, r1
    450e:	d80a      	bhi.n	4526 <vTaskPriorityDisinherit+0x3e>
    4510:	0098      	lsls	r0, r3, #2
    4512:	18c1      	adds	r1, r0, r3
    4514:	4c06      	ldr	r4, [pc, #24]	; (4530 <vTaskPriorityDisinherit+0x48>)
    4516:	008b      	lsls	r3, r1, #2
    4518:	18e0      	adds	r0, r4, r3
    451a:	1c29      	adds	r1, r5, #0
    451c:	f7fe fe6c 	bl	31f8 <vListInsertEnd>
			}
		}
	}
    4520:	bc38      	pop	{r3, r4, r5}
    4522:	bc01      	pop	{r0}
    4524:	4700      	bx	r0

				/* Disinherit the priority before adding ourselves into the new
				ready list. */
				pxTCB->uxPriority = pxTCB->uxBasePriority;
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
				prvAddTaskToReadyQueue( pxTCB );
    4526:	6013      	str	r3, [r2, #0]
    4528:	e7f2      	b.n	4510 <vTaskPriorityDisinherit+0x28>
    452a:	46c0      	nop			; (mov r8, r8)
    452c:	40000a5c 	.word	0x40000a5c
    4530:	40000a68 	.word	0x40000a68

00004534 <pxPortInitialiseStack>:
 * portSAVE_CONTEXT had been called.
 *
 * See header file for description. 
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
    4534:	b510      	push	{r4, lr}
	expected by the portRESTORE_CONTEXT() macro. */

	/* First on the stack is the return address - which in this case is the
	start of the task.  The offset is added to make the return address appear
	as it would within an IRQ ISR. */
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;		
    4536:	1d0b      	adds	r3, r1, #4
    4538:	6003      	str	r3, [r0, #0]
	pxTopOfStack--;

	*pxTopOfStack = ( portSTACK_TYPE ) 0x00000000;	/* R14 */
    453a:	2400      	movs	r4, #0

	/* First on the stack is the return address - which in this case is the
	start of the task.  The offset is added to make the return address appear
	as it would within an IRQ ISR. */
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;		
	pxTopOfStack--;
    453c:	1f03      	subs	r3, r0, #4

	*pxTopOfStack = ( portSTACK_TYPE ) 0x00000000;	/* R14 */
    453e:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
    4540:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
    4542:	4c19      	ldr	r4, [pc, #100]	; (45a8 <pxPortInitialiseStack+0x74>)
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode + portINSTRUCTION_SIZE;		
	pxTopOfStack--;

	*pxTopOfStack = ( portSTACK_TYPE ) 0x00000000;	/* R14 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
    4544:	6018      	str	r0, [r3, #0]
	pxTopOfStack--;
    4546:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
    4548:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
    454a:	4c18      	ldr	r4, [pc, #96]	; (45ac <pxPortInitialiseStack+0x78>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x00000000;	/* R14 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
	pxTopOfStack--;	
    454c:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
    454e:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
    4550:	4c17      	ldr	r4, [pc, #92]	; (45b0 <pxPortInitialiseStack+0x7c>)
	*pxTopOfStack = ( portSTACK_TYPE ) pxOriginalTOS; /* Stack used when task starts goes in R13. */
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
	pxTopOfStack--;	
    4552:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
    4554:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
    4556:	4c17      	ldr	r4, [pc, #92]	; (45b4 <pxPortInitialiseStack+0x80>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x12121212;	/* R12 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
	pxTopOfStack--;	
    4558:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
    455a:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
    455c:	4c16      	ldr	r4, [pc, #88]	; (45b8 <pxPortInitialiseStack+0x84>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x11111111;	/* R11 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
	pxTopOfStack--;	
    455e:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
    4560:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
    4562:	4c16      	ldr	r4, [pc, #88]	; (45bc <pxPortInitialiseStack+0x88>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x10101010;	/* R10 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
	pxTopOfStack--;	
    4564:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
    4566:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
    4568:	4c15      	ldr	r4, [pc, #84]	; (45c0 <pxPortInitialiseStack+0x8c>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x09090909;	/* R9 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
	pxTopOfStack--;	
    456a:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
    456c:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
    456e:	4c15      	ldr	r4, [pc, #84]	; (45c4 <pxPortInitialiseStack+0x90>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x08080808;	/* R8 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
	pxTopOfStack--;	
    4570:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
    4572:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
    4574:	4c14      	ldr	r4, [pc, #80]	; (45c8 <pxPortInitialiseStack+0x94>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x07070707;	/* R7 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
	pxTopOfStack--;	
    4576:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
    4578:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */
    457a:	4c14      	ldr	r4, [pc, #80]	; (45cc <pxPortInitialiseStack+0x98>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x06060606;	/* R6 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
	pxTopOfStack--;	
    457c:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */
    457e:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x02020202;	/* R2 */
    4580:	4c13      	ldr	r4, [pc, #76]	; (45d0 <pxPortInitialiseStack+0x9c>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x05050505;	/* R5 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */
	pxTopOfStack--;	
    4582:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x02020202;	/* R2 */
    4584:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x01010101;	/* R1 */
    4586:	4c13      	ldr	r4, [pc, #76]	; (45d4 <pxPortInitialiseStack+0xa0>)
	*pxTopOfStack = ( portSTACK_TYPE ) 0x04040404;	/* R4 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x03030303;	/* R3 */
	pxTopOfStack--;	
	*pxTopOfStack = ( portSTACK_TYPE ) 0x02020202;	/* R2 */
	pxTopOfStack--;	
    4588:	3b04      	subs	r3, #4
	*pxTopOfStack = ( portSTACK_TYPE ) 0x01010101;	/* R1 */
    458a:	601c      	str	r4, [r3, #0]
	pxTopOfStack--;	
    458c:	3b04      	subs	r3, #4

	/* When the task starts is will expect to find the function parameter in
	R0. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
    458e:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
    4590:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;

	if( ( ( unsigned long ) pxCode & 0x01UL ) != 0x00 )
	{
		/* We want the task to start in thumb mode. */
		*pxTopOfStack |= portTHUMB_MODE_BIT;
    4592:	231f      	movs	r3, #31

	/* The last thing onto the stack is the status register, which is set for
	system mode, with interrupts enabled. */
	*pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;

	if( ( ( unsigned long ) pxCode & 0x01UL ) != 0x00 )
    4594:	07ca      	lsls	r2, r1, #31
    4596:	d500      	bpl.n	459a <pxPortInitialiseStack+0x66>
	{
		/* We want the task to start in thumb mode. */
		*pxTopOfStack |= portTHUMB_MODE_BIT;
    4598:	3320      	adds	r3, #32

	/* The last thing onto the stack is the status register, which is set for
	system mode, with interrupts enabled. */
	*pxTopOfStack = ( portSTACK_TYPE ) portINITIAL_SPSR;

	if( ( ( unsigned long ) pxCode & 0x01UL ) != 0x00 )
    459a:	6003      	str	r3, [r0, #0]

	/* Some optimisation levels use the stack differently to others.  This 
	means the interrupt flags cannot always be stored on the stack and will
	instead be stored in a variable, which is then saved as part of the
	tasks context. */
	*pxTopOfStack = portNO_CRITICAL_SECTION_NESTING;
    459c:	2100      	movs	r1, #0
	{
		/* We want the task to start in thumb mode. */
		*pxTopOfStack |= portTHUMB_MODE_BIT;
	}

	pxTopOfStack--;
    459e:	3804      	subs	r0, #4

	/* Some optimisation levels use the stack differently to others.  This 
	means the interrupt flags cannot always be stored on the stack and will
	instead be stored in a variable, which is then saved as part of the
	tasks context. */
	*pxTopOfStack = portNO_CRITICAL_SECTION_NESTING;
    45a0:	6001      	str	r1, [r0, #0]

	return pxTopOfStack;
}
    45a2:	bc10      	pop	{r4}
    45a4:	bc02      	pop	{r1}
    45a6:	4708      	bx	r1
    45a8:	12121212 	.word	0x12121212
    45ac:	11111111 	.word	0x11111111
    45b0:	10101010 	.word	0x10101010
    45b4:	09090909 	.word	0x09090909
    45b8:	08080808 	.word	0x08080808
    45bc:	07070707 	.word	0x07070707
    45c0:	06060606 	.word	0x06060606
    45c4:	05050505 	.word	0x05050505
    45c8:	04040404 	.word	0x04040404
    45cc:	03030303 	.word	0x03030303
    45d0:	02020202 	.word	0x02020202
    45d4:	01010101 	.word	0x01010101

000045d8 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

portBASE_TYPE xPortStartScheduler( void )
{
    45d8:	b510      	push	{r4, lr}
 */
static void prvSetupTimerInterrupt( void )
{
unsigned portLONG ulCompareMatch;

	PCLKSEL0 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);
    45da:	4b12      	ldr	r3, [pc, #72]	; (4624 <xPortStartScheduler+0x4c>)
    45dc:	6818      	ldr	r0, [r3, #0]
    45de:	210c      	movs	r1, #12
    45e0:	4388      	bics	r0, r1
    45e2:	3908      	subs	r1, #8
    45e4:	4308      	orrs	r0, r1
    45e6:	6018      	str	r0, [r3, #0]
	T0TCR  = 2;         /* Stop and reset the timer */
    45e8:	4b0f      	ldr	r3, [pc, #60]	; (4628 <xPortStartScheduler+0x50>)
    45ea:	2402      	movs	r4, #2
	T0CTCR = 0;         /* Timer mode               */
    45ec:	480f      	ldr	r0, [pc, #60]	; (462c <xPortStartScheduler+0x54>)
static void prvSetupTimerInterrupt( void )
{
unsigned portLONG ulCompareMatch;

	PCLKSEL0 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);
	T0TCR  = 2;         /* Stop and reset the timer */
    45ee:	601c      	str	r4, [r3, #0]
	#if portPRESCALE_VALUE != 0
	{
		ulCompareMatch /= ( portPRESCALE_VALUE + 1 );
	}
	#endif
	T0MR1 = ulCompareMatch;
    45f0:	4a0f      	ldr	r2, [pc, #60]	; (4630 <xPortStartScheduler+0x58>)
{
unsigned portLONG ulCompareMatch;

	PCLKSEL0 = (PCLKSEL0 & (~(0x3<<2))) | (0x01 << 2);
	T0TCR  = 2;         /* Stop and reset the timer */
	T0CTCR = 0;         /* Timer mode               */
    45f2:	2400      	movs	r4, #0
    45f4:	6004      	str	r4, [r0, #0]
	
	/* A 1ms tick does not require the use of the timer prescale.  This is
	defaulted to zero but can be used if necessary. */
	T0PR = portPRESCALE_VALUE;
    45f6:	3864      	subs	r0, #100	; 0x64
    45f8:	6004      	str	r4, [r0, #0]
	}
	#endif
	T0MR1 = ulCompareMatch;

	/* Generate tick with timer 0 compare match. */
	T0MCR  = (3 << 3);  /* Reset timer on match and generate interrupt */
    45fa:	2118      	movs	r1, #24
	#if portPRESCALE_VALUE != 0
	{
		ulCompareMatch /= ( portPRESCALE_VALUE + 1 );
	}
	#endif
	T0MR1 = ulCompareMatch;
    45fc:	6102      	str	r2, [r0, #16]

	/* Generate tick with timer 0 compare match. */
	T0MCR  = (3 << 3);  /* Reset timer on match and generate interrupt */
    45fe:	3008      	adds	r0, #8

	/* Setup the VIC for the timer. */
	VICIntEnable = 0x00000010;
    4600:	4a0c      	ldr	r2, [pc, #48]	; (4634 <xPortStartScheduler+0x5c>)
	}
	#endif
	T0MR1 = ulCompareMatch;

	/* Generate tick with timer 0 compare match. */
	T0MCR  = (3 << 3);  /* Reset timer on match and generate interrupt */
    4602:	6001      	str	r1, [r0, #0]

	/* Setup the VIC for the timer. */
	VICIntEnable = 0x00000010;
    4604:	3908      	subs	r1, #8
    4606:	6011      	str	r1, [r2, #0]
	/* The ISR installed depends on whether the preemptive or cooperative
	scheduler is being used. */
	#if configUSE_PREEMPTION == 1
	{
		extern void ( vPreemptiveTick )( void );
		VICVectAddr4 = ( portLONG ) vPreemptiveTick;
    4608:	480b      	ldr	r0, [pc, #44]	; (4638 <xPortStartScheduler+0x60>)
    460a:	3201      	adds	r2, #1
		extern void ( vNonPreemptiveTick )( void );
		VICVectAddr4 = ( portLONG ) vNonPreemptiveTick;
	}
	#endif

	VICVectCntl4 = 1;
    460c:	490b      	ldr	r1, [pc, #44]	; (463c <xPortStartScheduler+0x64>)
	/* The ISR installed depends on whether the preemptive or cooperative
	scheduler is being used. */
	#if configUSE_PREEMPTION == 1
	{
		extern void ( vPreemptiveTick )( void );
		VICVectAddr4 = ( portLONG ) vPreemptiveTick;
    460e:	32ff      	adds	r2, #255	; 0xff
    4610:	6010      	str	r0, [r2, #0]
		extern void ( vNonPreemptiveTick )( void );
		VICVectAddr4 = ( portLONG ) vNonPreemptiveTick;
	}
	#endif

	VICVectCntl4 = 1;
    4612:	2201      	movs	r2, #1
    4614:	600a      	str	r2, [r1, #0]

	/* Start the timer - interrupts are disabled when this function is called
	so it is okay to do this here. */
	T0TCR = portENABLE_TIMER;
    4616:	601a      	str	r2, [r3, #0]
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();

	/* Start the first task. */
	vPortISRStartFirstTask();	
    4618:	f009 fd2a 	bl	e070 <__vPortISRStartFirstTask_from_thumb>

	/* Should not get here! */
	return 0;
}
    461c:	1c20      	adds	r0, r4, #0
    461e:	bc10      	pop	{r4}
    4620:	bc02      	pop	{r1}
    4622:	4708      	bx	r1
    4624:	e01fc1a8 	.word	0xe01fc1a8
    4628:	e0004004 	.word	0xe0004004
    462c:	e0004070 	.word	0xe0004070
    4630:	00011940 	.word	0x00011940
    4634:	fffff010 	.word	0xfffff010
    4638:	00000144 	.word	0x00000144
    463c:	fffff210 	.word	0xfffff210

00004640 <vPortEndScheduler>:

void vPortEndScheduler( void )
{
	/* It is unlikely that the ARM port will require this function as there
	is nothing to return to.  */
}
    4640:	4770      	bx	lr
    4642:	46c0      	nop			; (mov r8, r8)

00004644 <pvPortMalloc>:
#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
    4644:	b510      	push	{r4, lr}
    4646:	1c04      	adds	r4, r0, #0
void *pvReturn;

	vTaskSuspendAll();
    4648:	f7ff fb50 	bl	3cec <vTaskSuspendAll>
	{
		pvReturn = malloc( xWantedSize );
    464c:	1c20      	adds	r0, r4, #0
    464e:	f000 fd13 	bl	5078 <malloc>
    4652:	1c04      	adds	r4, r0, #0
	}
	xTaskResumeAll();
    4654:	f7ff fc08 	bl	3e68 <xTaskResumeAll>
		}
	}
	#endif
	
	return pvReturn;
}
    4658:	1c20      	adds	r0, r4, #0
    465a:	bc10      	pop	{r4}
    465c:	bc02      	pop	{r1}
    465e:	4708      	bx	r1

00004660 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    4660:	b510      	push	{r4, lr}
	if( pv )
    4662:	1e04      	subs	r4, r0, #0
    4664:	d006      	beq.n	4674 <vPortFree+0x14>
	{
		vTaskSuspendAll();
    4666:	f7ff fb41 	bl	3cec <vTaskSuspendAll>
		{
			free( pv );
    466a:	1c20      	adds	r0, r4, #0
    466c:	f000 fd10 	bl	5090 <free>
		}
		xTaskResumeAll();
    4670:	f7ff fbfa 	bl	3e68 <xTaskResumeAll>
	}
}
    4674:	bc10      	pop	{r4}
    4676:	bc01      	pop	{r0}
    4678:	4700      	bx	r0
    467a:	46c0      	nop			; (mov r8, r8)

0000467c <_startup>:
_mainCRTStartup:

	/* Setup a stack for each mode - note that this only sets up a usable stack
	for system/user, SWI and IRQ modes.   Also each mode is setup with
	interrupts initially disabled. */
    ldr   r0, .LC6
    467c:	e59f00b8 	ldr	r0, [pc, #184]	; 473c <endless_loop+0x18>
    msr   CPSR_c, #MODE_UND|I_BIT|F_BIT /* Undefined Instruction Mode */
    4680:	e321f0db 	msr	CPSR_c, #219	; 0xdb
    mov   sp, r0
    4684:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #UND_STACK_SIZE
    4688:	e2400004 	sub	r0, r0, #4
    msr   CPSR_c, #MODE_ABT|I_BIT|F_BIT /* Abort Mode */
    468c:	e321f0d7 	msr	CPSR_c, #215	; 0xd7
    mov   sp, r0
    4690:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #ABT_STACK_SIZE
    4694:	e2400004 	sub	r0, r0, #4
    msr   CPSR_c, #MODE_FIQ|I_BIT|F_BIT /* FIQ Mode */
    4698:	e321f0d1 	msr	CPSR_c, #209	; 0xd1
    mov   sp, r0
    469c:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #FIQ_STACK_SIZE
    46a0:	e2400004 	sub	r0, r0, #4
    msr   CPSR_c, #MODE_IRQ|I_BIT|F_BIT /* IRQ Mode */
    46a4:	e321f0d2 	msr	CPSR_c, #210	; 0xd2
    mov   sp, r0
    46a8:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #IRQ_STACK_SIZE
    46ac:	e2400c01 	sub	r0, r0, #256	; 0x100
    msr   CPSR_c, #MODE_SVC|I_BIT|F_BIT /* Supervisor Mode */
    46b0:	e321f0d3 	msr	CPSR_c, #211	; 0xd3
    mov   sp, r0
    46b4:	e1a0d000 	mov	sp, r0
    sub   r0, r0, #SVC_STACK_SIZE
    46b8:	e2400c01 	sub	r0, r0, #256	; 0x100
    msr   CPSR_c, #MODE_SYS|I_BIT|F_BIT /* System Mode */
    46bc:	e321f0df 	msr	CPSR_c, #223	; 0xdf
    mov   sp, r0
    46c0:	e1a0d000 	mov	sp, r0

	/* We want to start in supervisor mode.  Operation will switch to system
	mode when the first task starts. */
	msr   CPSR_c, #MODE_SVC|I_BIT|F_BIT
    46c4:	e321f0d3 	msr	CPSR_c, #211	; 0xd3

	/* Clear BSS. */

	mov     a2, #0			/* Fill value */
    46c8:	e3a01000 	mov	r1, #0
	mov		fp, a2			/* Null frame pointer */
    46cc:	e1a0b001 	mov	fp, r1
	mov		r7, a2			/* Null frame pointer for Thumb */
    46d0:	e1a07001 	mov	r7, r1

	ldr		r1, .LC1		/* Start of memory block */
    46d4:	e59f104c 	ldr	r1, [pc, #76]	; 4728 <endless_loop+0x4>
	ldr		r3, .LC2		/* End of memory block */
    46d8:	e59f304c 	ldr	r3, [pc, #76]	; 472c <endless_loop+0x8>
	subs	r3, r3, r1      /* Length of block */
    46dc:	e0533001 	subs	r3, r3, r1
	beq		.end_clear_loop
    46e0:	0a000003 	beq	46f4 <.end_clear_loop>
	mov		r2, #0
    46e4:	e3a02000 	mov	r2, #0

000046e8 <.clear_loop>:

.clear_loop:
	strb	r2, [r1], #1
    46e8:	e4c12001 	strb	r2, [r1], #1
	subs	r3, r3, #1
    46ec:	e2533001 	subs	r3, r3, #1
	bgt		.clear_loop
    46f0:	cafffffc 	bgt	46e8 <.clear_loop>

000046f4 <.end_clear_loop>:

.end_clear_loop:

	/* Initialise data. */

	ldr		r1, .LC3		/* Start of memory block */
    46f4:	e59f1034 	ldr	r1, [pc, #52]	; 4730 <endless_loop+0xc>
	ldr		r2, .LC4		/* End of memory block */
    46f8:	e59f2034 	ldr	r2, [pc, #52]	; 4734 <endless_loop+0x10>
	ldr		r3, .LC5
    46fc:	e59f3034 	ldr	r3, [pc, #52]	; 4738 <endless_loop+0x14>
	subs	r3, r3, r1		/* Length of block */
    4700:	e0533001 	subs	r3, r3, r1
	beq		.end_set_loop
    4704:	0a000003 	beq	4718 <.end_set_loop>

00004708 <.set_loop>:

.set_loop:
	ldrb	r4, [r2], #1
    4708:	e4d24001 	ldrb	r4, [r2], #1
	strb	r4, [r1], #1
    470c:	e4c14001 	strb	r4, [r1], #1
	subs	r3, r3, #1
    4710:	e2533001 	subs	r3, r3, #1
	bgt		.set_loop
    4714:	cafffffb 	bgt	4708 <.set_loop>

00004718 <.end_set_loop>:

.end_set_loop:

	mov		r0, #0          /* no arguments  */
    4718:	e3a00000 	mov	r0, #0
	mov		r1, #0          /* no argv either */
    471c:	e3a01000 	mov	r1, #0

	bl		main
    4720:	ebfff223 	bl	fb4 <main>

00004724 <endless_loop>:

endless_loop:
	b               endless_loop
    4724:	eafffffe 	b	4724 <endless_loop>
    4728:	400008c8 	.word	0x400008c8
    472c:	40000b90 	.word	0x40000b90
    4730:	40000000 	.word	0x40000000
    4734:	0000ed68 	.word	0x0000ed68
    4738:	400008c8 	.word	0x400008c8
    473c:	4000ffdc 	.word	0x4000ffdc

00004740 <__aeabi_uidiv>:
    4740:	e2512001 	subs	r2, r1, #1
    4744:	012fff1e 	bxeq	lr
    4748:	3a000036 	bcc	4828 <__aeabi_uidiv+0xe8>
    474c:	e1500001 	cmp	r0, r1
    4750:	9a000022 	bls	47e0 <__aeabi_uidiv+0xa0>
    4754:	e1110002 	tst	r1, r2
    4758:	0a000023 	beq	47ec <__aeabi_uidiv+0xac>
    475c:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    4760:	01a01181 	lsleq	r1, r1, #3
    4764:	03a03008 	moveq	r3, #8
    4768:	13a03001 	movne	r3, #1
    476c:	e3510201 	cmp	r1, #268435456	; 0x10000000
    4770:	31510000 	cmpcc	r1, r0
    4774:	31a01201 	lslcc	r1, r1, #4
    4778:	31a03203 	lslcc	r3, r3, #4
    477c:	3afffffa 	bcc	476c <__aeabi_uidiv+0x2c>
    4780:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    4784:	31510000 	cmpcc	r1, r0
    4788:	31a01081 	lslcc	r1, r1, #1
    478c:	31a03083 	lslcc	r3, r3, #1
    4790:	3afffffa 	bcc	4780 <__aeabi_uidiv+0x40>
    4794:	e3a02000 	mov	r2, #0
    4798:	e1500001 	cmp	r0, r1
    479c:	20400001 	subcs	r0, r0, r1
    47a0:	21822003 	orrcs	r2, r2, r3
    47a4:	e15000a1 	cmp	r0, r1, lsr #1
    47a8:	204000a1 	subcs	r0, r0, r1, lsr #1
    47ac:	218220a3 	orrcs	r2, r2, r3, lsr #1
    47b0:	e1500121 	cmp	r0, r1, lsr #2
    47b4:	20400121 	subcs	r0, r0, r1, lsr #2
    47b8:	21822123 	orrcs	r2, r2, r3, lsr #2
    47bc:	e15001a1 	cmp	r0, r1, lsr #3
    47c0:	204001a1 	subcs	r0, r0, r1, lsr #3
    47c4:	218221a3 	orrcs	r2, r2, r3, lsr #3
    47c8:	e3500000 	cmp	r0, #0
    47cc:	11b03223 	lsrsne	r3, r3, #4
    47d0:	11a01221 	lsrne	r1, r1, #4
    47d4:	1affffef 	bne	4798 <__aeabi_uidiv+0x58>
    47d8:	e1a00002 	mov	r0, r2
    47dc:	e12fff1e 	bx	lr
    47e0:	03a00001 	moveq	r0, #1
    47e4:	13a00000 	movne	r0, #0
    47e8:	e12fff1e 	bx	lr
    47ec:	e3510801 	cmp	r1, #65536	; 0x10000
    47f0:	21a01821 	lsrcs	r1, r1, #16
    47f4:	23a02010 	movcs	r2, #16
    47f8:	33a02000 	movcc	r2, #0
    47fc:	e3510c01 	cmp	r1, #256	; 0x100
    4800:	21a01421 	lsrcs	r1, r1, #8
    4804:	22822008 	addcs	r2, r2, #8
    4808:	e3510010 	cmp	r1, #16
    480c:	21a01221 	lsrcs	r1, r1, #4
    4810:	22822004 	addcs	r2, r2, #4
    4814:	e3510004 	cmp	r1, #4
    4818:	82822003 	addhi	r2, r2, #3
    481c:	908220a1 	addls	r2, r2, r1, lsr #1
    4820:	e1a00230 	lsr	r0, r0, r2
    4824:	e12fff1e 	bx	lr
    4828:	e12fff1f 	bx	pc
    482c:	e1a00000 	nop			; (mov r0, r0)
    4830:	e3500000 	cmp	r0, #0
    4834:	13e00000 	mvnne	r0, #0
    4838:	ea0025f1 	b	e004 <____aeabi_idiv0_from_arm>

0000483c <__aeabi_uidivmod>:
    483c:	e3510000 	cmp	r1, #0
    4840:	0afffff8 	beq	4828 <__aeabi_uidiv+0xe8>
    4844:	e92d4003 	push	{r0, r1, lr}
    4848:	ebffffbc 	bl	4740 <__aeabi_uidiv>
    484c:	e8bd4006 	pop	{r1, r2, lr}
    4850:	e0030092 	mul	r3, r2, r0
    4854:	e0411003 	sub	r1, r1, r3
    4858:	e12fff1e 	bx	lr

0000485c <__aeabi_idiv>:
    485c:	e3510000 	cmp	r1, #0
    4860:	0a000043 	beq	4974 <.divsi3_skip_div0_test+0x110>

00004864 <.divsi3_skip_div0_test>:
    4864:	e020c001 	eor	ip, r0, r1
    4868:	42611000 	rsbmi	r1, r1, #0
    486c:	e2512001 	subs	r2, r1, #1
    4870:	0a000027 	beq	4914 <.divsi3_skip_div0_test+0xb0>
    4874:	e1b03000 	movs	r3, r0
    4878:	42603000 	rsbmi	r3, r0, #0
    487c:	e1530001 	cmp	r3, r1
    4880:	9a000026 	bls	4920 <.divsi3_skip_div0_test+0xbc>
    4884:	e1110002 	tst	r1, r2
    4888:	0a000028 	beq	4930 <.divsi3_skip_div0_test+0xcc>
    488c:	e311020e 	tst	r1, #-536870912	; 0xe0000000
    4890:	01a01181 	lsleq	r1, r1, #3
    4894:	03a02008 	moveq	r2, #8
    4898:	13a02001 	movne	r2, #1
    489c:	e3510201 	cmp	r1, #268435456	; 0x10000000
    48a0:	31510003 	cmpcc	r1, r3
    48a4:	31a01201 	lslcc	r1, r1, #4
    48a8:	31a02202 	lslcc	r2, r2, #4
    48ac:	3afffffa 	bcc	489c <.divsi3_skip_div0_test+0x38>
    48b0:	e3510102 	cmp	r1, #-2147483648	; 0x80000000
    48b4:	31510003 	cmpcc	r1, r3
    48b8:	31a01081 	lslcc	r1, r1, #1
    48bc:	31a02082 	lslcc	r2, r2, #1
    48c0:	3afffffa 	bcc	48b0 <.divsi3_skip_div0_test+0x4c>
    48c4:	e3a00000 	mov	r0, #0
    48c8:	e1530001 	cmp	r3, r1
    48cc:	20433001 	subcs	r3, r3, r1
    48d0:	21800002 	orrcs	r0, r0, r2
    48d4:	e15300a1 	cmp	r3, r1, lsr #1
    48d8:	204330a1 	subcs	r3, r3, r1, lsr #1
    48dc:	218000a2 	orrcs	r0, r0, r2, lsr #1
    48e0:	e1530121 	cmp	r3, r1, lsr #2
    48e4:	20433121 	subcs	r3, r3, r1, lsr #2
    48e8:	21800122 	orrcs	r0, r0, r2, lsr #2
    48ec:	e15301a1 	cmp	r3, r1, lsr #3
    48f0:	204331a1 	subcs	r3, r3, r1, lsr #3
    48f4:	218001a2 	orrcs	r0, r0, r2, lsr #3
    48f8:	e3530000 	cmp	r3, #0
    48fc:	11b02222 	lsrsne	r2, r2, #4
    4900:	11a01221 	lsrne	r1, r1, #4
    4904:	1affffef 	bne	48c8 <.divsi3_skip_div0_test+0x64>
    4908:	e35c0000 	cmp	ip, #0
    490c:	42600000 	rsbmi	r0, r0, #0
    4910:	e12fff1e 	bx	lr
    4914:	e13c0000 	teq	ip, r0
    4918:	42600000 	rsbmi	r0, r0, #0
    491c:	e12fff1e 	bx	lr
    4920:	33a00000 	movcc	r0, #0
    4924:	01a00fcc 	asreq	r0, ip, #31
    4928:	03800001 	orreq	r0, r0, #1
    492c:	e12fff1e 	bx	lr
    4930:	e3510801 	cmp	r1, #65536	; 0x10000
    4934:	21a01821 	lsrcs	r1, r1, #16
    4938:	23a02010 	movcs	r2, #16
    493c:	33a02000 	movcc	r2, #0
    4940:	e3510c01 	cmp	r1, #256	; 0x100
    4944:	21a01421 	lsrcs	r1, r1, #8
    4948:	22822008 	addcs	r2, r2, #8
    494c:	e3510010 	cmp	r1, #16
    4950:	21a01221 	lsrcs	r1, r1, #4
    4954:	22822004 	addcs	r2, r2, #4
    4958:	e3510004 	cmp	r1, #4
    495c:	82822003 	addhi	r2, r2, #3
    4960:	908220a1 	addls	r2, r2, r1, lsr #1
    4964:	e35c0000 	cmp	ip, #0
    4968:	e1a00233 	lsr	r0, r3, r2
    496c:	42600000 	rsbmi	r0, r0, #0
    4970:	e12fff1e 	bx	lr
    4974:	e12fff1f 	bx	pc
    4978:	e1a00000 	nop			; (mov r0, r0)
    497c:	e3500000 	cmp	r0, #0
    4980:	c3e00102 	mvngt	r0, #-2147483648	; 0x80000000
    4984:	b3a00102 	movlt	r0, #-2147483648	; 0x80000000
    4988:	ea00259d 	b	e004 <____aeabi_idiv0_from_arm>

0000498c <__aeabi_idivmod>:
    498c:	e3510000 	cmp	r1, #0
    4990:	0afffff7 	beq	4974 <.divsi3_skip_div0_test+0x110>
    4994:	e92d4003 	push	{r0, r1, lr}
    4998:	ebffffb1 	bl	4864 <.divsi3_skip_div0_test>
    499c:	e8bd4006 	pop	{r1, r2, lr}
    49a0:	e0030092 	mul	r3, r2, r0
    49a4:	e0411003 	sub	r1, r1, r3
    49a8:	e12fff1e 	bx	lr

000049ac <__aeabi_idiv0>:
    49ac:	4770      	bx	lr
    49ae:	46c0      	nop			; (mov r8, r8)

000049b0 <_fflush_r>:
    49b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    49b2:	1c06      	adds	r6, r0, #0
    49b4:	1c0c      	adds	r4, r1, #0
    49b6:	2800      	cmp	r0, #0
    49b8:	d003      	beq.n	49c2 <_fflush_r+0x12>
    49ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
    49bc:	2b00      	cmp	r3, #0
    49be:	d100      	bne.n	49c2 <_fflush_r+0x12>
    49c0:	e06a      	b.n	4a98 <_fflush_r+0xe8>
    49c2:	89a0      	ldrh	r0, [r4, #12]
    49c4:	2800      	cmp	r0, #0
    49c6:	d041      	beq.n	4a4c <_fflush_r+0x9c>
    49c8:	0403      	lsls	r3, r0, #16
    49ca:	141b      	asrs	r3, r3, #16
    49cc:	2208      	movs	r2, #8
    49ce:	401a      	ands	r2, r3
    49d0:	d13f      	bne.n	4a52 <_fflush_r+0xa2>
    49d2:	2380      	movs	r3, #128	; 0x80
    49d4:	011b      	lsls	r3, r3, #4
    49d6:	6861      	ldr	r1, [r4, #4]
    49d8:	4303      	orrs	r3, r0
    49da:	81a3      	strh	r3, [r4, #12]
    49dc:	2900      	cmp	r1, #0
    49de:	dc00      	bgt.n	49e2 <_fflush_r+0x32>
    49e0:	e06c      	b.n	4abc <_fflush_r+0x10c>
    49e2:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    49e4:	1e38      	subs	r0, r7, #0
    49e6:	d031      	beq.n	4a4c <_fflush_r+0x9c>
    49e8:	2200      	movs	r2, #0
    49ea:	6835      	ldr	r5, [r6, #0]
    49ec:	6032      	str	r2, [r6, #0]
    49ee:	3280      	adds	r2, #128	; 0x80
    49f0:	0152      	lsls	r2, r2, #5
    49f2:	401a      	ands	r2, r3
    49f4:	d055      	beq.n	4aa2 <_fflush_r+0xf2>
    49f6:	6d22      	ldr	r2, [r4, #80]	; 0x50
    49f8:	0759      	lsls	r1, r3, #29
    49fa:	d506      	bpl.n	4a0a <_fflush_r+0x5a>
    49fc:	6863      	ldr	r3, [r4, #4]
    49fe:	1ad2      	subs	r2, r2, r3
    4a00:	6b23      	ldr	r3, [r4, #48]	; 0x30
    4a02:	2b00      	cmp	r3, #0
    4a04:	d001      	beq.n	4a0a <_fflush_r+0x5a>
    4a06:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    4a08:	1ad2      	subs	r2, r2, r3
    4a0a:	69e1      	ldr	r1, [r4, #28]
    4a0c:	1c30      	adds	r0, r6, #0
    4a0e:	2300      	movs	r3, #0
    4a10:	f000 f892 	bl	4b38 <fflush+0x2c>
    4a14:	1c42      	adds	r2, r0, #1
    4a16:	d057      	beq.n	4ac8 <_fflush_r+0x118>
    4a18:	89a2      	ldrh	r2, [r4, #12]
    4a1a:	4b3b      	ldr	r3, [pc, #236]	; (4b08 <_fflush_r+0x158>)
    4a1c:	4013      	ands	r3, r2
    4a1e:	2200      	movs	r2, #0
    4a20:	6062      	str	r2, [r4, #4]
    4a22:	6922      	ldr	r2, [r4, #16]
    4a24:	81a3      	strh	r3, [r4, #12]
    4a26:	6022      	str	r2, [r4, #0]
    4a28:	04d9      	lsls	r1, r3, #19
    4a2a:	d502      	bpl.n	4a32 <_fflush_r+0x82>
    4a2c:	1c42      	adds	r2, r0, #1
    4a2e:	d057      	beq.n	4ae0 <_fflush_r+0x130>
    4a30:	6520      	str	r0, [r4, #80]	; 0x50
    4a32:	6b21      	ldr	r1, [r4, #48]	; 0x30
    4a34:	6035      	str	r5, [r6, #0]
    4a36:	1e08      	subs	r0, r1, #0
    4a38:	d008      	beq.n	4a4c <_fflush_r+0x9c>
    4a3a:	1c23      	adds	r3, r4, #0
    4a3c:	3340      	adds	r3, #64	; 0x40
    4a3e:	4299      	cmp	r1, r3
    4a40:	d002      	beq.n	4a48 <_fflush_r+0x98>
    4a42:	1c30      	adds	r0, r6, #0
    4a44:	f000 f9e6 	bl	4e14 <_free_r>
    4a48:	2000      	movs	r0, #0
    4a4a:	6320      	str	r0, [r4, #48]	; 0x30
    4a4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4a4e:	bc02      	pop	{r1}
    4a50:	4708      	bx	r1
    4a52:	6927      	ldr	r7, [r4, #16]
    4a54:	1e38      	subs	r0, r7, #0
    4a56:	d0f9      	beq.n	4a4c <_fflush_r+0x9c>
    4a58:	6825      	ldr	r5, [r4, #0]
    4a5a:	2200      	movs	r2, #0
    4a5c:	1bed      	subs	r5, r5, r7
    4a5e:	6027      	str	r7, [r4, #0]
    4a60:	0799      	lsls	r1, r3, #30
    4a62:	d01c      	beq.n	4a9e <_fflush_r+0xee>
    4a64:	2000      	movs	r0, #0
    4a66:	60a2      	str	r2, [r4, #8]
    4a68:	4285      	cmp	r5, r0
    4a6a:	dc04      	bgt.n	4a76 <_fflush_r+0xc6>
    4a6c:	e7ee      	b.n	4a4c <_fflush_r+0x9c>
    4a6e:	1a2d      	subs	r5, r5, r0
    4a70:	2d00      	cmp	r5, #0
    4a72:	dd21      	ble.n	4ab8 <_fflush_r+0x108>
    4a74:	183f      	adds	r7, r7, r0
    4a76:	6a62      	ldr	r2, [r4, #36]	; 0x24
    4a78:	69e1      	ldr	r1, [r4, #28]
    4a7a:	4694      	mov	ip, r2
    4a7c:	1c30      	adds	r0, r6, #0
    4a7e:	1c3a      	adds	r2, r7, #0
    4a80:	1c2b      	adds	r3, r5, #0
    4a82:	f000 f85a 	bl	4b3a <fflush+0x2e>
    4a86:	2800      	cmp	r0, #0
    4a88:	dcf1      	bgt.n	4a6e <_fflush_r+0xbe>
    4a8a:	89a3      	ldrh	r3, [r4, #12]
    4a8c:	2240      	movs	r2, #64	; 0x40
    4a8e:	4313      	orrs	r3, r2
    4a90:	2001      	movs	r0, #1
    4a92:	81a3      	strh	r3, [r4, #12]
    4a94:	4240      	negs	r0, r0
    4a96:	e7d9      	b.n	4a4c <_fflush_r+0x9c>
    4a98:	f000 f87e 	bl	4b98 <__sinit>
    4a9c:	e791      	b.n	49c2 <_fflush_r+0x12>
    4a9e:	6962      	ldr	r2, [r4, #20]
    4aa0:	e7e0      	b.n	4a64 <_fflush_r+0xb4>
    4aa2:	69e1      	ldr	r1, [r4, #28]
    4aa4:	1c30      	adds	r0, r6, #0
    4aa6:	2301      	movs	r3, #1
    4aa8:	f000 f846 	bl	4b38 <fflush+0x2c>
    4aac:	1c02      	adds	r2, r0, #0
    4aae:	1c41      	adds	r1, r0, #1
    4ab0:	d01a      	beq.n	4ae8 <_fflush_r+0x138>
    4ab2:	89a3      	ldrh	r3, [r4, #12]
    4ab4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    4ab6:	e79f      	b.n	49f8 <_fflush_r+0x48>
    4ab8:	2000      	movs	r0, #0
    4aba:	e7c7      	b.n	4a4c <_fflush_r+0x9c>
    4abc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
    4abe:	1c10      	adds	r0, r2, #0
    4ac0:	2900      	cmp	r1, #0
    4ac2:	dd00      	ble.n	4ac6 <_fflush_r+0x116>
    4ac4:	e78d      	b.n	49e2 <_fflush_r+0x32>
    4ac6:	e7c1      	b.n	4a4c <_fflush_r+0x9c>
    4ac8:	6833      	ldr	r3, [r6, #0]
    4aca:	2b00      	cmp	r3, #0
    4acc:	d0a4      	beq.n	4a18 <_fflush_r+0x68>
    4ace:	2b1d      	cmp	r3, #29
    4ad0:	d0a2      	beq.n	4a18 <_fflush_r+0x68>
    4ad2:	2b16      	cmp	r3, #22
    4ad4:	d0a0      	beq.n	4a18 <_fflush_r+0x68>
    4ad6:	89a3      	ldrh	r3, [r4, #12]
    4ad8:	2240      	movs	r2, #64	; 0x40
    4ada:	4313      	orrs	r3, r2
    4adc:	81a3      	strh	r3, [r4, #12]
    4ade:	e7b5      	b.n	4a4c <_fflush_r+0x9c>
    4ae0:	6833      	ldr	r3, [r6, #0]
    4ae2:	2b00      	cmp	r3, #0
    4ae4:	d1a5      	bne.n	4a32 <_fflush_r+0x82>
    4ae6:	e7a3      	b.n	4a30 <_fflush_r+0x80>
    4ae8:	6833      	ldr	r3, [r6, #0]
    4aea:	2b00      	cmp	r3, #0
    4aec:	d0e1      	beq.n	4ab2 <_fflush_r+0x102>
    4aee:	2b16      	cmp	r3, #22
    4af0:	d001      	beq.n	4af6 <_fflush_r+0x146>
    4af2:	2b1d      	cmp	r3, #29
    4af4:	d102      	bne.n	4afc <_fflush_r+0x14c>
    4af6:	6035      	str	r5, [r6, #0]
    4af8:	2000      	movs	r0, #0
    4afa:	e7a7      	b.n	4a4c <_fflush_r+0x9c>
    4afc:	89a3      	ldrh	r3, [r4, #12]
    4afe:	2140      	movs	r1, #64	; 0x40
    4b00:	430b      	orrs	r3, r1
    4b02:	81a3      	strh	r3, [r4, #12]
    4b04:	e7a2      	b.n	4a4c <_fflush_r+0x9c>
    4b06:	46c0      	nop			; (mov r8, r8)
    4b08:	fffff7ff 	.word	0xfffff7ff

00004b0c <fflush>:
    4b0c:	b508      	push	{r3, lr}
    4b0e:	1e01      	subs	r1, r0, #0
    4b10:	d006      	beq.n	4b20 <fflush+0x14>
    4b12:	4b06      	ldr	r3, [pc, #24]	; (4b2c <fflush+0x20>)
    4b14:	6818      	ldr	r0, [r3, #0]
    4b16:	f7ff ff4b 	bl	49b0 <_fflush_r>
    4b1a:	bc08      	pop	{r3}
    4b1c:	bc02      	pop	{r1}
    4b1e:	4708      	bx	r1
    4b20:	4b03      	ldr	r3, [pc, #12]	; (4b30 <fflush+0x24>)
    4b22:	4904      	ldr	r1, [pc, #16]	; (4b34 <fflush+0x28>)
    4b24:	6818      	ldr	r0, [r3, #0]
    4b26:	f000 fa75 	bl	5014 <_fwalk_reent>
    4b2a:	e7f6      	b.n	4b1a <fflush+0xe>
    4b2c:	40000000 	.word	0x40000000
    4b30:	0000e170 	.word	0x0000e170
    4b34:	000049b1 	.word	0x000049b1
    4b38:	4738      	bx	r7
    4b3a:	4760      	bx	ip

00004b3c <__fp_lock>:
    4b3c:	2000      	movs	r0, #0
    4b3e:	4770      	bx	lr

00004b40 <__fp_unlock>:
    4b40:	2000      	movs	r0, #0
    4b42:	4770      	bx	lr

00004b44 <_cleanup_r>:
    4b44:	b508      	push	{r3, lr}
    4b46:	4903      	ldr	r1, [pc, #12]	; (4b54 <_cleanup_r+0x10>)
    4b48:	f000 fa38 	bl	4fbc <_fwalk>
    4b4c:	bc08      	pop	{r3}
    4b4e:	bc01      	pop	{r0}
    4b50:	4700      	bx	r0
    4b52:	46c0      	nop			; (mov r8, r8)
    4b54:	00009a45 	.word	0x00009a45

00004b58 <__sfmoreglue>:
    4b58:	b570      	push	{r4, r5, r6, lr}
    4b5a:	2568      	movs	r5, #104	; 0x68
    4b5c:	434d      	muls	r5, r1
    4b5e:	1c0e      	adds	r6, r1, #0
    4b60:	1c29      	adds	r1, r5, #0
    4b62:	310c      	adds	r1, #12
    4b64:	f000 faa0 	bl	50a8 <_malloc_r>
    4b68:	1e04      	subs	r4, r0, #0
    4b6a:	d007      	beq.n	4b7c <__sfmoreglue+0x24>
    4b6c:	300c      	adds	r0, #12
    4b6e:	2100      	movs	r1, #0
    4b70:	6021      	str	r1, [r4, #0]
    4b72:	6066      	str	r6, [r4, #4]
    4b74:	60a0      	str	r0, [r4, #8]
    4b76:	1c2a      	adds	r2, r5, #0
    4b78:	f000 fd9a 	bl	56b0 <memset>
    4b7c:	1c20      	adds	r0, r4, #0
    4b7e:	bc70      	pop	{r4, r5, r6}
    4b80:	bc02      	pop	{r1}
    4b82:	4708      	bx	r1

00004b84 <_cleanup>:
    4b84:	b508      	push	{r3, lr}
    4b86:	4b03      	ldr	r3, [pc, #12]	; (4b94 <_cleanup+0x10>)
    4b88:	6818      	ldr	r0, [r3, #0]
    4b8a:	f7ff ffdb 	bl	4b44 <_cleanup_r>
    4b8e:	bc08      	pop	{r3}
    4b90:	bc01      	pop	{r0}
    4b92:	4700      	bx	r0
    4b94:	0000e170 	.word	0x0000e170

00004b98 <__sinit>:
    4b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4b9a:	465f      	mov	r7, fp
    4b9c:	4656      	mov	r6, sl
    4b9e:	464d      	mov	r5, r9
    4ba0:	4644      	mov	r4, r8
    4ba2:	b4f0      	push	{r4, r5, r6, r7}
    4ba4:	6b84      	ldr	r4, [r0, #56]	; 0x38
    4ba6:	1c06      	adds	r6, r0, #0
    4ba8:	2c00      	cmp	r4, #0
    4baa:	d162      	bne.n	4c72 <__sinit+0xda>
    4bac:	4b35      	ldr	r3, [pc, #212]	; (4c84 <__sinit+0xec>)
    4bae:	63c3      	str	r3, [r0, #60]	; 0x3c
    4bb0:	2301      	movs	r3, #1
    4bb2:	6383      	str	r3, [r0, #56]	; 0x38
    4bb4:	469b      	mov	fp, r3
    4bb6:	33b7      	adds	r3, #183	; 0xb7
    4bb8:	009b      	lsls	r3, r3, #2
    4bba:	50c4      	str	r4, [r0, r3]
    4bbc:	23b9      	movs	r3, #185	; 0xb9
    4bbe:	2203      	movs	r2, #3
    4bc0:	009b      	lsls	r3, r3, #2
    4bc2:	50c2      	str	r2, [r0, r3]
    4bc4:	23bb      	movs	r3, #187	; 0xbb
    4bc6:	009b      	lsls	r3, r3, #2
    4bc8:	6845      	ldr	r5, [r0, #4]
    4bca:	18c2      	adds	r2, r0, r3
    4bcc:	23ba      	movs	r3, #186	; 0xba
    4bce:	009b      	lsls	r3, r3, #2
    4bd0:	50c2      	str	r2, [r0, r3]
    4bd2:	2304      	movs	r3, #4
    4bd4:	1c28      	adds	r0, r5, #0
    4bd6:	81ab      	strh	r3, [r5, #12]
    4bd8:	602c      	str	r4, [r5, #0]
    4bda:	606c      	str	r4, [r5, #4]
    4bdc:	60ac      	str	r4, [r5, #8]
    4bde:	666c      	str	r4, [r5, #100]	; 0x64
    4be0:	81ec      	strh	r4, [r5, #14]
    4be2:	612c      	str	r4, [r5, #16]
    4be4:	616c      	str	r4, [r5, #20]
    4be6:	61ac      	str	r4, [r5, #24]
    4be8:	1c21      	adds	r1, r4, #0
    4bea:	2208      	movs	r2, #8
    4bec:	305c      	adds	r0, #92	; 0x5c
    4bee:	f000 fd5f 	bl	56b0 <memset>
    4bf2:	4b25      	ldr	r3, [pc, #148]	; (4c88 <__sinit+0xf0>)
    4bf4:	4698      	mov	r8, r3
    4bf6:	626b      	str	r3, [r5, #36]	; 0x24
    4bf8:	4b24      	ldr	r3, [pc, #144]	; (4c8c <__sinit+0xf4>)
    4bfa:	4f25      	ldr	r7, [pc, #148]	; (4c90 <__sinit+0xf8>)
    4bfc:	4699      	mov	r9, r3
    4bfe:	62ab      	str	r3, [r5, #40]	; 0x28
    4c00:	4b24      	ldr	r3, [pc, #144]	; (4c94 <__sinit+0xfc>)
    4c02:	61ed      	str	r5, [r5, #28]
    4c04:	62eb      	str	r3, [r5, #44]	; 0x2c
    4c06:	622f      	str	r7, [r5, #32]
    4c08:	68b5      	ldr	r5, [r6, #8]
    4c0a:	469a      	mov	sl, r3
    4c0c:	2309      	movs	r3, #9
    4c0e:	81ab      	strh	r3, [r5, #12]
    4c10:	1c28      	adds	r0, r5, #0
    4c12:	465b      	mov	r3, fp
    4c14:	81eb      	strh	r3, [r5, #14]
    4c16:	602c      	str	r4, [r5, #0]
    4c18:	606c      	str	r4, [r5, #4]
    4c1a:	60ac      	str	r4, [r5, #8]
    4c1c:	666c      	str	r4, [r5, #100]	; 0x64
    4c1e:	612c      	str	r4, [r5, #16]
    4c20:	616c      	str	r4, [r5, #20]
    4c22:	61ac      	str	r4, [r5, #24]
    4c24:	1c21      	adds	r1, r4, #0
    4c26:	2208      	movs	r2, #8
    4c28:	305c      	adds	r0, #92	; 0x5c
    4c2a:	f000 fd41 	bl	56b0 <memset>
    4c2e:	4643      	mov	r3, r8
    4c30:	626b      	str	r3, [r5, #36]	; 0x24
    4c32:	464b      	mov	r3, r9
    4c34:	62ab      	str	r3, [r5, #40]	; 0x28
    4c36:	4653      	mov	r3, sl
    4c38:	62eb      	str	r3, [r5, #44]	; 0x2c
    4c3a:	61ed      	str	r5, [r5, #28]
    4c3c:	622f      	str	r7, [r5, #32]
    4c3e:	68f5      	ldr	r5, [r6, #12]
    4c40:	2312      	movs	r3, #18
    4c42:	81ab      	strh	r3, [r5, #12]
    4c44:	1c28      	adds	r0, r5, #0
    4c46:	3b10      	subs	r3, #16
    4c48:	81eb      	strh	r3, [r5, #14]
    4c4a:	602c      	str	r4, [r5, #0]
    4c4c:	606c      	str	r4, [r5, #4]
    4c4e:	60ac      	str	r4, [r5, #8]
    4c50:	666c      	str	r4, [r5, #100]	; 0x64
    4c52:	612c      	str	r4, [r5, #16]
    4c54:	616c      	str	r4, [r5, #20]
    4c56:	61ac      	str	r4, [r5, #24]
    4c58:	305c      	adds	r0, #92	; 0x5c
    4c5a:	1c21      	adds	r1, r4, #0
    4c5c:	2208      	movs	r2, #8
    4c5e:	f000 fd27 	bl	56b0 <memset>
    4c62:	4643      	mov	r3, r8
    4c64:	626b      	str	r3, [r5, #36]	; 0x24
    4c66:	464b      	mov	r3, r9
    4c68:	62ab      	str	r3, [r5, #40]	; 0x28
    4c6a:	4653      	mov	r3, sl
    4c6c:	61ed      	str	r5, [r5, #28]
    4c6e:	622f      	str	r7, [r5, #32]
    4c70:	62eb      	str	r3, [r5, #44]	; 0x2c
    4c72:	bc3c      	pop	{r2, r3, r4, r5}
    4c74:	4690      	mov	r8, r2
    4c76:	4699      	mov	r9, r3
    4c78:	46a2      	mov	sl, r4
    4c7a:	46ab      	mov	fp, r5
    4c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4c7e:	bc01      	pop	{r0}
    4c80:	4700      	bx	r0
    4c82:	46c0      	nop			; (mov r8, r8)
    4c84:	00004b45 	.word	0x00004b45
    4c88:	000058e5 	.word	0x000058e5
    4c8c:	00005921 	.word	0x00005921
    4c90:	000058b5 	.word	0x000058b5
    4c94:	00005951 	.word	0x00005951

00004c98 <__sfp>:
    4c98:	b570      	push	{r4, r5, r6, lr}
    4c9a:	4b22      	ldr	r3, [pc, #136]	; (4d24 <__sfp+0x8c>)
    4c9c:	681d      	ldr	r5, [r3, #0]
    4c9e:	6bab      	ldr	r3, [r5, #56]	; 0x38
    4ca0:	1c06      	adds	r6, r0, #0
    4ca2:	2b00      	cmp	r3, #0
    4ca4:	d02e      	beq.n	4d04 <__sfp+0x6c>
    4ca6:	21b8      	movs	r1, #184	; 0xb8
    4ca8:	0089      	lsls	r1, r1, #2
    4caa:	186d      	adds	r5, r5, r1
    4cac:	686b      	ldr	r3, [r5, #4]
    4cae:	68ac      	ldr	r4, [r5, #8]
    4cb0:	3b01      	subs	r3, #1
    4cb2:	d503      	bpl.n	4cbc <__sfp+0x24>
    4cb4:	e021      	b.n	4cfa <__sfp+0x62>
    4cb6:	3b01      	subs	r3, #1
    4cb8:	d41f      	bmi.n	4cfa <__sfp+0x62>
    4cba:	3468      	adds	r4, #104	; 0x68
    4cbc:	210c      	movs	r1, #12
    4cbe:	5e62      	ldrsh	r2, [r4, r1]
    4cc0:	2a00      	cmp	r2, #0
    4cc2:	d1f8      	bne.n	4cb6 <__sfp+0x1e>
    4cc4:	2301      	movs	r3, #1
    4cc6:	425b      	negs	r3, r3
    4cc8:	2500      	movs	r5, #0
    4cca:	81e3      	strh	r3, [r4, #14]
    4ccc:	1c20      	adds	r0, r4, #0
    4cce:	2301      	movs	r3, #1
    4cd0:	81a3      	strh	r3, [r4, #12]
    4cd2:	6665      	str	r5, [r4, #100]	; 0x64
    4cd4:	6025      	str	r5, [r4, #0]
    4cd6:	60a5      	str	r5, [r4, #8]
    4cd8:	6065      	str	r5, [r4, #4]
    4cda:	6125      	str	r5, [r4, #16]
    4cdc:	6165      	str	r5, [r4, #20]
    4cde:	61a5      	str	r5, [r4, #24]
    4ce0:	305c      	adds	r0, #92	; 0x5c
    4ce2:	1c29      	adds	r1, r5, #0
    4ce4:	2208      	movs	r2, #8
    4ce6:	f000 fce3 	bl	56b0 <memset>
    4cea:	6325      	str	r5, [r4, #48]	; 0x30
    4cec:	6365      	str	r5, [r4, #52]	; 0x34
    4cee:	6465      	str	r5, [r4, #68]	; 0x44
    4cf0:	64a5      	str	r5, [r4, #72]	; 0x48
    4cf2:	1c20      	adds	r0, r4, #0
    4cf4:	bc70      	pop	{r4, r5, r6}
    4cf6:	bc02      	pop	{r1}
    4cf8:	4708      	bx	r1
    4cfa:	6828      	ldr	r0, [r5, #0]
    4cfc:	2800      	cmp	r0, #0
    4cfe:	d005      	beq.n	4d0c <__sfp+0x74>
    4d00:	1c05      	adds	r5, r0, #0
    4d02:	e7d3      	b.n	4cac <__sfp+0x14>
    4d04:	1c28      	adds	r0, r5, #0
    4d06:	f7ff ff47 	bl	4b98 <__sinit>
    4d0a:	e7cc      	b.n	4ca6 <__sfp+0xe>
    4d0c:	1c30      	adds	r0, r6, #0
    4d0e:	2104      	movs	r1, #4
    4d10:	f7ff ff22 	bl	4b58 <__sfmoreglue>
    4d14:	6028      	str	r0, [r5, #0]
    4d16:	2800      	cmp	r0, #0
    4d18:	d1f2      	bne.n	4d00 <__sfp+0x68>
    4d1a:	230c      	movs	r3, #12
    4d1c:	6033      	str	r3, [r6, #0]
    4d1e:	1c04      	adds	r4, r0, #0
    4d20:	e7e7      	b.n	4cf2 <__sfp+0x5a>
    4d22:	46c0      	nop			; (mov r8, r8)
    4d24:	0000e170 	.word	0x0000e170

00004d28 <__sfp_lock_acquire>:
    4d28:	4770      	bx	lr
    4d2a:	46c0      	nop			; (mov r8, r8)

00004d2c <__sfp_lock_release>:
    4d2c:	4770      	bx	lr
    4d2e:	46c0      	nop			; (mov r8, r8)

00004d30 <__sinit_lock_acquire>:
    4d30:	4770      	bx	lr
    4d32:	46c0      	nop			; (mov r8, r8)

00004d34 <__sinit_lock_release>:
    4d34:	4770      	bx	lr
    4d36:	46c0      	nop			; (mov r8, r8)

00004d38 <__fp_lock_all>:
    4d38:	b508      	push	{r3, lr}
    4d3a:	4b04      	ldr	r3, [pc, #16]	; (4d4c <__fp_lock_all+0x14>)
    4d3c:	4904      	ldr	r1, [pc, #16]	; (4d50 <__fp_lock_all+0x18>)
    4d3e:	6818      	ldr	r0, [r3, #0]
    4d40:	f000 f93c 	bl	4fbc <_fwalk>
    4d44:	bc08      	pop	{r3}
    4d46:	bc01      	pop	{r0}
    4d48:	4700      	bx	r0
    4d4a:	46c0      	nop			; (mov r8, r8)
    4d4c:	40000000 	.word	0x40000000
    4d50:	00004b3d 	.word	0x00004b3d

00004d54 <__fp_unlock_all>:
    4d54:	b508      	push	{r3, lr}
    4d56:	4b04      	ldr	r3, [pc, #16]	; (4d68 <__fp_unlock_all+0x14>)
    4d58:	4904      	ldr	r1, [pc, #16]	; (4d6c <__fp_unlock_all+0x18>)
    4d5a:	6818      	ldr	r0, [r3, #0]
    4d5c:	f000 f92e 	bl	4fbc <_fwalk>
    4d60:	bc08      	pop	{r3}
    4d62:	bc01      	pop	{r0}
    4d64:	4700      	bx	r0
    4d66:	46c0      	nop			; (mov r8, r8)
    4d68:	40000000 	.word	0x40000000
    4d6c:	00004b41 	.word	0x00004b41

00004d70 <_malloc_trim_r>:
    4d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4d72:	1c0f      	adds	r7, r1, #0
    4d74:	1c04      	adds	r4, r0, #0
    4d76:	f000 fce1 	bl	573c <__malloc_lock>
    4d7a:	4d21      	ldr	r5, [pc, #132]	; (4e00 <_malloc_trim_r+0x90>)
    4d7c:	68ab      	ldr	r3, [r5, #8]
    4d7e:	685e      	ldr	r6, [r3, #4]
    4d80:	4a20      	ldr	r2, [pc, #128]	; (4e04 <_malloc_trim_r+0x94>)
    4d82:	2303      	movs	r3, #3
    4d84:	439e      	bics	r6, r3
    4d86:	18b3      	adds	r3, r6, r2
    4d88:	1bdf      	subs	r7, r3, r7
    4d8a:	0b3f      	lsrs	r7, r7, #12
    4d8c:	3f01      	subs	r7, #1
    4d8e:	4b1e      	ldr	r3, [pc, #120]	; (4e08 <_malloc_trim_r+0x98>)
    4d90:	033f      	lsls	r7, r7, #12
    4d92:	429f      	cmp	r7, r3
    4d94:	dd07      	ble.n	4da6 <_malloc_trim_r+0x36>
    4d96:	1c20      	adds	r0, r4, #0
    4d98:	2100      	movs	r1, #0
    4d9a:	f7fd f8e3 	bl	1f64 <_sbrk_r>
    4d9e:	68ab      	ldr	r3, [r5, #8]
    4da0:	199b      	adds	r3, r3, r6
    4da2:	4298      	cmp	r0, r3
    4da4:	d006      	beq.n	4db4 <_malloc_trim_r+0x44>
    4da6:	1c20      	adds	r0, r4, #0
    4da8:	f000 fcca 	bl	5740 <__malloc_unlock>
    4dac:	2000      	movs	r0, #0
    4dae:	bcf8      	pop	{r3, r4, r5, r6, r7}
    4db0:	bc02      	pop	{r1}
    4db2:	4708      	bx	r1
    4db4:	4279      	negs	r1, r7
    4db6:	1c20      	adds	r0, r4, #0
    4db8:	f7fd f8d4 	bl	1f64 <_sbrk_r>
    4dbc:	3001      	adds	r0, #1
    4dbe:	d00d      	beq.n	4ddc <_malloc_trim_r+0x6c>
    4dc0:	68ab      	ldr	r3, [r5, #8]
    4dc2:	1bf6      	subs	r6, r6, r7
    4dc4:	2501      	movs	r5, #1
    4dc6:	432e      	orrs	r6, r5
    4dc8:	605e      	str	r6, [r3, #4]
    4dca:	4b10      	ldr	r3, [pc, #64]	; (4e0c <_malloc_trim_r+0x9c>)
    4dcc:	681a      	ldr	r2, [r3, #0]
    4dce:	1bd7      	subs	r7, r2, r7
    4dd0:	1c20      	adds	r0, r4, #0
    4dd2:	601f      	str	r7, [r3, #0]
    4dd4:	f000 fcb4 	bl	5740 <__malloc_unlock>
    4dd8:	1c28      	adds	r0, r5, #0
    4dda:	e7e8      	b.n	4dae <_malloc_trim_r+0x3e>
    4ddc:	1c20      	adds	r0, r4, #0
    4dde:	2100      	movs	r1, #0
    4de0:	f7fd f8c0 	bl	1f64 <_sbrk_r>
    4de4:	68ab      	ldr	r3, [r5, #8]
    4de6:	1ac2      	subs	r2, r0, r3
    4de8:	2a0f      	cmp	r2, #15
    4dea:	dddc      	ble.n	4da6 <_malloc_trim_r+0x36>
    4dec:	4908      	ldr	r1, [pc, #32]	; (4e10 <_malloc_trim_r+0xa0>)
    4dee:	6809      	ldr	r1, [r1, #0]
    4df0:	1a40      	subs	r0, r0, r1
    4df2:	4906      	ldr	r1, [pc, #24]	; (4e0c <_malloc_trim_r+0x9c>)
    4df4:	6008      	str	r0, [r1, #0]
    4df6:	2101      	movs	r1, #1
    4df8:	430a      	orrs	r2, r1
    4dfa:	605a      	str	r2, [r3, #4]
    4dfc:	e7d3      	b.n	4da6 <_malloc_trim_r+0x36>
    4dfe:	46c0      	nop			; (mov r8, r8)
    4e00:	40000430 	.word	0x40000430
    4e04:	00000fef 	.word	0x00000fef
    4e08:	00000fff 	.word	0x00000fff
    4e0c:	400008cc 	.word	0x400008cc
    4e10:	40000838 	.word	0x40000838

00004e14 <_free_r>:
    4e14:	b5f0      	push	{r4, r5, r6, r7, lr}
    4e16:	4657      	mov	r7, sl
    4e18:	464e      	mov	r6, r9
    4e1a:	4645      	mov	r5, r8
    4e1c:	b4e0      	push	{r5, r6, r7}
    4e1e:	1c05      	adds	r5, r0, #0
    4e20:	1e0c      	subs	r4, r1, #0
    4e22:	d05d      	beq.n	4ee0 <_free_r+0xcc>
    4e24:	3c08      	subs	r4, #8
    4e26:	f000 fc89 	bl	573c <__malloc_lock>
    4e2a:	6860      	ldr	r0, [r4, #4]
    4e2c:	2101      	movs	r1, #1
    4e2e:	1c03      	adds	r3, r0, #0
    4e30:	438b      	bics	r3, r1
    4e32:	18e2      	adds	r2, r4, r3
    4e34:	6857      	ldr	r7, [r2, #4]
    4e36:	2603      	movs	r6, #3
    4e38:	43b7      	bics	r7, r6
    4e3a:	4e5b      	ldr	r6, [pc, #364]	; (4fa8 <_free_r+0x194>)
    4e3c:	4680      	mov	r8, r0
    4e3e:	68b0      	ldr	r0, [r6, #8]
    4e40:	4684      	mov	ip, r0
    4e42:	4594      	cmp	ip, r2
    4e44:	d06e      	beq.n	4f24 <_free_r+0x110>
    4e46:	2000      	movs	r0, #0
    4e48:	4684      	mov	ip, r0
    4e4a:	4640      	mov	r0, r8
    4e4c:	6057      	str	r7, [r2, #4]
    4e4e:	4008      	ands	r0, r1
    4e50:	4680      	mov	r8, r0
    4e52:	d10e      	bne.n	4e72 <_free_r+0x5e>
    4e54:	6820      	ldr	r0, [r4, #0]
    4e56:	1a24      	subs	r4, r4, r0
    4e58:	181b      	adds	r3, r3, r0
    4e5a:	68a0      	ldr	r0, [r4, #8]
    4e5c:	4682      	mov	sl, r0
    4e5e:	2008      	movs	r0, #8
    4e60:	1980      	adds	r0, r0, r6
    4e62:	468c      	mov	ip, r1
    4e64:	4582      	cmp	sl, r0
    4e66:	d004      	beq.n	4e72 <_free_r+0x5e>
    4e68:	68e1      	ldr	r1, [r4, #12]
    4e6a:	4650      	mov	r0, sl
    4e6c:	60c1      	str	r1, [r0, #12]
    4e6e:	6088      	str	r0, [r1, #8]
    4e70:	46c4      	mov	ip, r8
    4e72:	19d1      	adds	r1, r2, r7
    4e74:	6848      	ldr	r0, [r1, #4]
    4e76:	2101      	movs	r1, #1
    4e78:	4208      	tst	r0, r1
    4e7a:	d107      	bne.n	4e8c <_free_r+0x78>
    4e7c:	2000      	movs	r0, #0
    4e7e:	19db      	adds	r3, r3, r7
    4e80:	4584      	cmp	ip, r0
    4e82:	d034      	beq.n	4eee <_free_r+0xda>
    4e84:	6890      	ldr	r0, [r2, #8]
    4e86:	68d2      	ldr	r2, [r2, #12]
    4e88:	60c2      	str	r2, [r0, #12]
    4e8a:	6090      	str	r0, [r2, #8]
    4e8c:	2201      	movs	r2, #1
    4e8e:	1c11      	adds	r1, r2, #0
    4e90:	4319      	orrs	r1, r3
    4e92:	6061      	str	r1, [r4, #4]
    4e94:	2100      	movs	r1, #0
    4e96:	50e3      	str	r3, [r4, r3]
    4e98:	458c      	cmp	ip, r1
    4e9a:	d11e      	bne.n	4eda <_free_r+0xc6>
    4e9c:	4943      	ldr	r1, [pc, #268]	; (4fac <_free_r+0x198>)
    4e9e:	428b      	cmp	r3, r1
    4ea0:	d932      	bls.n	4f08 <_free_r+0xf4>
    4ea2:	0a5a      	lsrs	r2, r3, #9
    4ea4:	2a04      	cmp	r2, #4
    4ea6:	d856      	bhi.n	4f56 <_free_r+0x142>
    4ea8:	0999      	lsrs	r1, r3, #6
    4eaa:	3138      	adds	r1, #56	; 0x38
    4eac:	00c8      	lsls	r0, r1, #3
    4eae:	1830      	adds	r0, r6, r0
    4eb0:	6882      	ldr	r2, [r0, #8]
    4eb2:	4282      	cmp	r2, r0
    4eb4:	d055      	beq.n	4f62 <_free_r+0x14e>
    4eb6:	6851      	ldr	r1, [r2, #4]
    4eb8:	2603      	movs	r6, #3
    4eba:	43b1      	bics	r1, r6
    4ebc:	428b      	cmp	r3, r1
    4ebe:	d304      	bcc.n	4eca <_free_r+0xb6>
    4ec0:	e006      	b.n	4ed0 <_free_r+0xbc>
    4ec2:	6851      	ldr	r1, [r2, #4]
    4ec4:	43b1      	bics	r1, r6
    4ec6:	428b      	cmp	r3, r1
    4ec8:	d202      	bcs.n	4ed0 <_free_r+0xbc>
    4eca:	6892      	ldr	r2, [r2, #8]
    4ecc:	4290      	cmp	r0, r2
    4ece:	d1f8      	bne.n	4ec2 <_free_r+0xae>
    4ed0:	68d3      	ldr	r3, [r2, #12]
    4ed2:	60e3      	str	r3, [r4, #12]
    4ed4:	60a2      	str	r2, [r4, #8]
    4ed6:	60d4      	str	r4, [r2, #12]
    4ed8:	609c      	str	r4, [r3, #8]
    4eda:	1c28      	adds	r0, r5, #0
    4edc:	f000 fc30 	bl	5740 <__malloc_unlock>
    4ee0:	bc1c      	pop	{r2, r3, r4}
    4ee2:	4690      	mov	r8, r2
    4ee4:	4699      	mov	r9, r3
    4ee6:	46a2      	mov	sl, r4
    4ee8:	bcf0      	pop	{r4, r5, r6, r7}
    4eea:	bc01      	pop	{r0}
    4eec:	4700      	bx	r0
    4eee:	1c37      	adds	r7, r6, #0
    4ef0:	6890      	ldr	r0, [r2, #8]
    4ef2:	3708      	adds	r7, #8
    4ef4:	42b8      	cmp	r0, r7
    4ef6:	d1c6      	bne.n	4e86 <_free_r+0x72>
    4ef8:	4319      	orrs	r1, r3
    4efa:	60c4      	str	r4, [r0, #12]
    4efc:	6084      	str	r4, [r0, #8]
    4efe:	60e0      	str	r0, [r4, #12]
    4f00:	60a0      	str	r0, [r4, #8]
    4f02:	6061      	str	r1, [r4, #4]
    4f04:	50e3      	str	r3, [r4, r3]
    4f06:	e7e8      	b.n	4eda <_free_r+0xc6>
    4f08:	08db      	lsrs	r3, r3, #3
    4f0a:	1099      	asrs	r1, r3, #2
    4f0c:	408a      	lsls	r2, r1
    4f0e:	6871      	ldr	r1, [r6, #4]
    4f10:	00db      	lsls	r3, r3, #3
    4f12:	430a      	orrs	r2, r1
    4f14:	6072      	str	r2, [r6, #4]
    4f16:	18f6      	adds	r6, r6, r3
    4f18:	68b3      	ldr	r3, [r6, #8]
    4f1a:	60e6      	str	r6, [r4, #12]
    4f1c:	60a3      	str	r3, [r4, #8]
    4f1e:	60dc      	str	r4, [r3, #12]
    4f20:	60b4      	str	r4, [r6, #8]
    4f22:	e7da      	b.n	4eda <_free_r+0xc6>
    4f24:	4642      	mov	r2, r8
    4f26:	18fb      	adds	r3, r7, r3
    4f28:	420a      	tst	r2, r1
    4f2a:	d106      	bne.n	4f3a <_free_r+0x126>
    4f2c:	6822      	ldr	r2, [r4, #0]
    4f2e:	1aa4      	subs	r4, r4, r2
    4f30:	68a1      	ldr	r1, [r4, #8]
    4f32:	189b      	adds	r3, r3, r2
    4f34:	68e2      	ldr	r2, [r4, #12]
    4f36:	60ca      	str	r2, [r1, #12]
    4f38:	6091      	str	r1, [r2, #8]
    4f3a:	2201      	movs	r2, #1
    4f3c:	431a      	orrs	r2, r3
    4f3e:	6062      	str	r2, [r4, #4]
    4f40:	4a1b      	ldr	r2, [pc, #108]	; (4fb0 <_free_r+0x19c>)
    4f42:	6812      	ldr	r2, [r2, #0]
    4f44:	60b4      	str	r4, [r6, #8]
    4f46:	4293      	cmp	r3, r2
    4f48:	d3c7      	bcc.n	4eda <_free_r+0xc6>
    4f4a:	4b1a      	ldr	r3, [pc, #104]	; (4fb4 <_free_r+0x1a0>)
    4f4c:	1c28      	adds	r0, r5, #0
    4f4e:	6819      	ldr	r1, [r3, #0]
    4f50:	f7ff ff0e 	bl	4d70 <_malloc_trim_r>
    4f54:	e7c1      	b.n	4eda <_free_r+0xc6>
    4f56:	2a14      	cmp	r2, #20
    4f58:	d80c      	bhi.n	4f74 <_free_r+0x160>
    4f5a:	1c11      	adds	r1, r2, #0
    4f5c:	315b      	adds	r1, #91	; 0x5b
    4f5e:	00c8      	lsls	r0, r1, #3
    4f60:	e7a5      	b.n	4eae <_free_r+0x9a>
    4f62:	1089      	asrs	r1, r1, #2
    4f64:	2301      	movs	r3, #1
    4f66:	408b      	lsls	r3, r1
    4f68:	1c19      	adds	r1, r3, #0
    4f6a:	6873      	ldr	r3, [r6, #4]
    4f6c:	4319      	orrs	r1, r3
    4f6e:	6071      	str	r1, [r6, #4]
    4f70:	1c13      	adds	r3, r2, #0
    4f72:	e7ae      	b.n	4ed2 <_free_r+0xbe>
    4f74:	2a54      	cmp	r2, #84	; 0x54
    4f76:	d803      	bhi.n	4f80 <_free_r+0x16c>
    4f78:	0b19      	lsrs	r1, r3, #12
    4f7a:	316e      	adds	r1, #110	; 0x6e
    4f7c:	00c8      	lsls	r0, r1, #3
    4f7e:	e796      	b.n	4eae <_free_r+0x9a>
    4f80:	21aa      	movs	r1, #170	; 0xaa
    4f82:	0049      	lsls	r1, r1, #1
    4f84:	428a      	cmp	r2, r1
    4f86:	d803      	bhi.n	4f90 <_free_r+0x17c>
    4f88:	0bd9      	lsrs	r1, r3, #15
    4f8a:	3177      	adds	r1, #119	; 0x77
    4f8c:	00c8      	lsls	r0, r1, #3
    4f8e:	e78e      	b.n	4eae <_free_r+0x9a>
    4f90:	4909      	ldr	r1, [pc, #36]	; (4fb8 <_free_r+0x1a4>)
    4f92:	428a      	cmp	r2, r1
    4f94:	d803      	bhi.n	4f9e <_free_r+0x18a>
    4f96:	0c99      	lsrs	r1, r3, #18
    4f98:	317c      	adds	r1, #124	; 0x7c
    4f9a:	00c8      	lsls	r0, r1, #3
    4f9c:	e787      	b.n	4eae <_free_r+0x9a>
    4f9e:	20fc      	movs	r0, #252	; 0xfc
    4fa0:	0080      	lsls	r0, r0, #2
    4fa2:	217e      	movs	r1, #126	; 0x7e
    4fa4:	e783      	b.n	4eae <_free_r+0x9a>
    4fa6:	46c0      	nop			; (mov r8, r8)
    4fa8:	40000430 	.word	0x40000430
    4fac:	000001ff 	.word	0x000001ff
    4fb0:	4000083c 	.word	0x4000083c
    4fb4:	400008c8 	.word	0x400008c8
    4fb8:	00000554 	.word	0x00000554

00004fbc <_fwalk>:
    4fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    4fbe:	4647      	mov	r7, r8
    4fc0:	b480      	push	{r7}
    4fc2:	1c06      	adds	r6, r0, #0
    4fc4:	4688      	mov	r8, r1
    4fc6:	f7ff feaf 	bl	4d28 <__sfp_lock_acquire>
    4fca:	22b8      	movs	r2, #184	; 0xb8
    4fcc:	0092      	lsls	r2, r2, #2
    4fce:	18b6      	adds	r6, r6, r2
    4fd0:	1e37      	subs	r7, r6, #0
    4fd2:	d017      	beq.n	5004 <_fwalk+0x48>
    4fd4:	2700      	movs	r7, #0
    4fd6:	6875      	ldr	r5, [r6, #4]
    4fd8:	68b4      	ldr	r4, [r6, #8]
    4fda:	3d01      	subs	r5, #1
    4fdc:	d501      	bpl.n	4fe2 <_fwalk+0x26>
    4fde:	e00e      	b.n	4ffe <_fwalk+0x42>
    4fe0:	3468      	adds	r4, #104	; 0x68
    4fe2:	220c      	movs	r2, #12
    4fe4:	5ea3      	ldrsh	r3, [r4, r2]
    4fe6:	2b00      	cmp	r3, #0
    4fe8:	d007      	beq.n	4ffa <_fwalk+0x3e>
    4fea:	220e      	movs	r2, #14
    4fec:	5ea3      	ldrsh	r3, [r4, r2]
    4fee:	3301      	adds	r3, #1
    4ff0:	d003      	beq.n	4ffa <_fwalk+0x3e>
    4ff2:	1c20      	adds	r0, r4, #0
    4ff4:	f000 f83e 	bl	5074 <_fwalk_reent+0x60>
    4ff8:	4307      	orrs	r7, r0
    4ffa:	3d01      	subs	r5, #1
    4ffc:	d5f0      	bpl.n	4fe0 <_fwalk+0x24>
    4ffe:	6836      	ldr	r6, [r6, #0]
    5000:	2e00      	cmp	r6, #0
    5002:	d1e8      	bne.n	4fd6 <_fwalk+0x1a>
    5004:	f7ff fe92 	bl	4d2c <__sfp_lock_release>
    5008:	1c38      	adds	r0, r7, #0
    500a:	bc04      	pop	{r2}
    500c:	4690      	mov	r8, r2
    500e:	bcf0      	pop	{r4, r5, r6, r7}
    5010:	bc02      	pop	{r1}
    5012:	4708      	bx	r1

00005014 <_fwalk_reent>:
    5014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5016:	464f      	mov	r7, r9
    5018:	4646      	mov	r6, r8
    501a:	b4c0      	push	{r6, r7}
    501c:	4680      	mov	r8, r0
    501e:	4689      	mov	r9, r1
    5020:	f7ff fe82 	bl	4d28 <__sfp_lock_acquire>
    5024:	22b8      	movs	r2, #184	; 0xb8
    5026:	0092      	lsls	r2, r2, #2
    5028:	1c16      	adds	r6, r2, #0
    502a:	4446      	add	r6, r8
    502c:	1e37      	subs	r7, r6, #0
    502e:	d018      	beq.n	5062 <_fwalk_reent+0x4e>
    5030:	2700      	movs	r7, #0
    5032:	6875      	ldr	r5, [r6, #4]
    5034:	68b4      	ldr	r4, [r6, #8]
    5036:	3d01      	subs	r5, #1
    5038:	d501      	bpl.n	503e <_fwalk_reent+0x2a>
    503a:	e00f      	b.n	505c <_fwalk_reent+0x48>
    503c:	3468      	adds	r4, #104	; 0x68
    503e:	220c      	movs	r2, #12
    5040:	5ea3      	ldrsh	r3, [r4, r2]
    5042:	2b00      	cmp	r3, #0
    5044:	d008      	beq.n	5058 <_fwalk_reent+0x44>
    5046:	220e      	movs	r2, #14
    5048:	5ea3      	ldrsh	r3, [r4, r2]
    504a:	3301      	adds	r3, #1
    504c:	d004      	beq.n	5058 <_fwalk_reent+0x44>
    504e:	4640      	mov	r0, r8
    5050:	1c21      	adds	r1, r4, #0
    5052:	f000 f810 	bl	5076 <_fwalk_reent+0x62>
    5056:	4307      	orrs	r7, r0
    5058:	3d01      	subs	r5, #1
    505a:	d5ef      	bpl.n	503c <_fwalk_reent+0x28>
    505c:	6836      	ldr	r6, [r6, #0]
    505e:	2e00      	cmp	r6, #0
    5060:	d1e7      	bne.n	5032 <_fwalk_reent+0x1e>
    5062:	f7ff fe63 	bl	4d2c <__sfp_lock_release>
    5066:	1c38      	adds	r0, r7, #0
    5068:	bc0c      	pop	{r2, r3}
    506a:	4690      	mov	r8, r2
    506c:	4699      	mov	r9, r3
    506e:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5070:	bc02      	pop	{r1}
    5072:	4708      	bx	r1
    5074:	4740      	bx	r8
    5076:	4748      	bx	r9

00005078 <malloc>:
    5078:	b508      	push	{r3, lr}
    507a:	4b04      	ldr	r3, [pc, #16]	; (508c <malloc+0x14>)
    507c:	1c01      	adds	r1, r0, #0
    507e:	6818      	ldr	r0, [r3, #0]
    5080:	f000 f812 	bl	50a8 <_malloc_r>
    5084:	bc08      	pop	{r3}
    5086:	bc02      	pop	{r1}
    5088:	4708      	bx	r1
    508a:	46c0      	nop			; (mov r8, r8)
    508c:	40000000 	.word	0x40000000

00005090 <free>:
    5090:	b508      	push	{r3, lr}
    5092:	4b04      	ldr	r3, [pc, #16]	; (50a4 <free+0x14>)
    5094:	1c01      	adds	r1, r0, #0
    5096:	6818      	ldr	r0, [r3, #0]
    5098:	f7ff febc 	bl	4e14 <_free_r>
    509c:	bc08      	pop	{r3}
    509e:	bc01      	pop	{r0}
    50a0:	4700      	bx	r0
    50a2:	46c0      	nop			; (mov r8, r8)
    50a4:	40000000 	.word	0x40000000

000050a8 <_malloc_r>:
    50a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    50aa:	465f      	mov	r7, fp
    50ac:	4656      	mov	r6, sl
    50ae:	464d      	mov	r5, r9
    50b0:	4644      	mov	r4, r8
    50b2:	b4f0      	push	{r4, r5, r6, r7}
    50b4:	1c0d      	adds	r5, r1, #0
    50b6:	350b      	adds	r5, #11
    50b8:	b083      	sub	sp, #12
    50ba:	1c07      	adds	r7, r0, #0
    50bc:	2d16      	cmp	r5, #22
    50be:	d92e      	bls.n	511e <_malloc_r+0x76>
    50c0:	2307      	movs	r3, #7
    50c2:	439d      	bics	r5, r3
    50c4:	0feb      	lsrs	r3, r5, #31
    50c6:	428d      	cmp	r5, r1
    50c8:	d32d      	bcc.n	5126 <_malloc_r+0x7e>
    50ca:	2b00      	cmp	r3, #0
    50cc:	d12b      	bne.n	5126 <_malloc_r+0x7e>
    50ce:	1c38      	adds	r0, r7, #0
    50d0:	f000 fb34 	bl	573c <__malloc_lock>
    50d4:	4b8c      	ldr	r3, [pc, #560]	; (5308 <_malloc_r+0x260>)
    50d6:	429d      	cmp	r5, r3
    50d8:	d829      	bhi.n	512e <_malloc_r+0x86>
    50da:	08ea      	lsrs	r2, r5, #3
    50dc:	4e8b      	ldr	r6, [pc, #556]	; (530c <_malloc_r+0x264>)
    50de:	00d3      	lsls	r3, r2, #3
    50e0:	18f3      	adds	r3, r6, r3
    50e2:	68dc      	ldr	r4, [r3, #12]
    50e4:	429c      	cmp	r4, r3
    50e6:	d100      	bne.n	50ea <_malloc_r+0x42>
    50e8:	e1b8      	b.n	545c <_malloc_r+0x3b4>
    50ea:	6863      	ldr	r3, [r4, #4]
    50ec:	2203      	movs	r2, #3
    50ee:	68a1      	ldr	r1, [r4, #8]
    50f0:	4393      	bics	r3, r2
    50f2:	68e2      	ldr	r2, [r4, #12]
    50f4:	18e3      	adds	r3, r4, r3
    50f6:	60ca      	str	r2, [r1, #12]
    50f8:	6091      	str	r1, [r2, #8]
    50fa:	685a      	ldr	r2, [r3, #4]
    50fc:	2101      	movs	r1, #1
    50fe:	430a      	orrs	r2, r1
    5100:	1c38      	adds	r0, r7, #0
    5102:	605a      	str	r2, [r3, #4]
    5104:	f000 fb1c 	bl	5740 <__malloc_unlock>
    5108:	1c20      	adds	r0, r4, #0
    510a:	3008      	adds	r0, #8
    510c:	b003      	add	sp, #12
    510e:	bc3c      	pop	{r2, r3, r4, r5}
    5110:	4690      	mov	r8, r2
    5112:	4699      	mov	r9, r3
    5114:	46a2      	mov	sl, r4
    5116:	46ab      	mov	fp, r5
    5118:	bcf0      	pop	{r4, r5, r6, r7}
    511a:	bc02      	pop	{r1}
    511c:	4708      	bx	r1
    511e:	2510      	movs	r5, #16
    5120:	2300      	movs	r3, #0
    5122:	428d      	cmp	r5, r1
    5124:	d2d1      	bcs.n	50ca <_malloc_r+0x22>
    5126:	230c      	movs	r3, #12
    5128:	603b      	str	r3, [r7, #0]
    512a:	2000      	movs	r0, #0
    512c:	e7ee      	b.n	510c <_malloc_r+0x64>
    512e:	0a6b      	lsrs	r3, r5, #9
    5130:	2b00      	cmp	r3, #0
    5132:	d02b      	beq.n	518c <_malloc_r+0xe4>
    5134:	2b04      	cmp	r3, #4
    5136:	d900      	bls.n	513a <_malloc_r+0x92>
    5138:	e179      	b.n	542e <_malloc_r+0x386>
    513a:	09ab      	lsrs	r3, r5, #6
    513c:	3338      	adds	r3, #56	; 0x38
    513e:	4699      	mov	r9, r3
    5140:	00d9      	lsls	r1, r3, #3
    5142:	4e72      	ldr	r6, [pc, #456]	; (530c <_malloc_r+0x264>)
    5144:	1871      	adds	r1, r6, r1
    5146:	68cc      	ldr	r4, [r1, #12]
    5148:	42a1      	cmp	r1, r4
    514a:	d026      	beq.n	519a <_malloc_r+0xf2>
    514c:	6862      	ldr	r2, [r4, #4]
    514e:	2003      	movs	r0, #3
    5150:	4382      	bics	r2, r0
    5152:	1b53      	subs	r3, r2, r5
    5154:	2b0f      	cmp	r3, #15
    5156:	dd08      	ble.n	516a <_malloc_r+0xc2>
    5158:	e01c      	b.n	5194 <_malloc_r+0xec>
    515a:	68e4      	ldr	r4, [r4, #12]
    515c:	42a1      	cmp	r1, r4
    515e:	d01c      	beq.n	519a <_malloc_r+0xf2>
    5160:	6862      	ldr	r2, [r4, #4]
    5162:	4382      	bics	r2, r0
    5164:	1b53      	subs	r3, r2, r5
    5166:	2b0f      	cmp	r3, #15
    5168:	dc14      	bgt.n	5194 <_malloc_r+0xec>
    516a:	2b00      	cmp	r3, #0
    516c:	dbf5      	blt.n	515a <_malloc_r+0xb2>
    516e:	68e3      	ldr	r3, [r4, #12]
    5170:	68a1      	ldr	r1, [r4, #8]
    5172:	60cb      	str	r3, [r1, #12]
    5174:	6099      	str	r1, [r3, #8]
    5176:	18a2      	adds	r2, r4, r2
    5178:	6853      	ldr	r3, [r2, #4]
    517a:	2101      	movs	r1, #1
    517c:	430b      	orrs	r3, r1
    517e:	1c38      	adds	r0, r7, #0
    5180:	6053      	str	r3, [r2, #4]
    5182:	f000 fadd 	bl	5740 <__malloc_unlock>
    5186:	1c20      	adds	r0, r4, #0
    5188:	3008      	adds	r0, #8
    518a:	e7bf      	b.n	510c <_malloc_r+0x64>
    518c:	08e8      	lsrs	r0, r5, #3
    518e:	4681      	mov	r9, r0
    5190:	00c1      	lsls	r1, r0, #3
    5192:	e7d6      	b.n	5142 <_malloc_r+0x9a>
    5194:	2301      	movs	r3, #1
    5196:	425b      	negs	r3, r3
    5198:	4499      	add	r9, r3
    519a:	2401      	movs	r4, #1
    519c:	44a1      	add	r9, r4
    519e:	1c31      	adds	r1, r6, #0
    51a0:	3108      	adds	r1, #8
    51a2:	688c      	ldr	r4, [r1, #8]
    51a4:	42a1      	cmp	r1, r4
    51a6:	d100      	bne.n	51aa <_malloc_r+0x102>
    51a8:	e085      	b.n	52b6 <_malloc_r+0x20e>
    51aa:	6862      	ldr	r2, [r4, #4]
    51ac:	2303      	movs	r3, #3
    51ae:	439a      	bics	r2, r3
    51b0:	1b53      	subs	r3, r2, r5
    51b2:	4693      	mov	fp, r2
    51b4:	2b0f      	cmp	r3, #15
    51b6:	dd00      	ble.n	51ba <_malloc_r+0x112>
    51b8:	e142      	b.n	5440 <_malloc_r+0x398>
    51ba:	60c9      	str	r1, [r1, #12]
    51bc:	6089      	str	r1, [r1, #8]
    51be:	2b00      	cmp	r3, #0
    51c0:	db00      	blt.n	51c4 <_malloc_r+0x11c>
    51c2:	e09d      	b.n	5300 <_malloc_r+0x258>
    51c4:	4b52      	ldr	r3, [pc, #328]	; (5310 <_malloc_r+0x268>)
    51c6:	459b      	cmp	fp, r3
    51c8:	d851      	bhi.n	526e <_malloc_r+0x1c6>
    51ca:	08d2      	lsrs	r2, r2, #3
    51cc:	1093      	asrs	r3, r2, #2
    51ce:	2001      	movs	r0, #1
    51d0:	4098      	lsls	r0, r3
    51d2:	00d2      	lsls	r2, r2, #3
    51d4:	6873      	ldr	r3, [r6, #4]
    51d6:	18b2      	adds	r2, r6, r2
    51d8:	4303      	orrs	r3, r0
    51da:	6890      	ldr	r0, [r2, #8]
    51dc:	60e2      	str	r2, [r4, #12]
    51de:	60a0      	str	r0, [r4, #8]
    51e0:	60c4      	str	r4, [r0, #12]
    51e2:	6094      	str	r4, [r2, #8]
    51e4:	464c      	mov	r4, r9
    51e6:	10a2      	asrs	r2, r4, #2
    51e8:	2001      	movs	r0, #1
    51ea:	4090      	lsls	r0, r2
    51ec:	6073      	str	r3, [r6, #4]
    51ee:	4298      	cmp	r0, r3
    51f0:	d868      	bhi.n	52c4 <_malloc_r+0x21c>
    51f2:	4218      	tst	r0, r3
    51f4:	d10c      	bne.n	5210 <_malloc_r+0x168>
    51f6:	2203      	movs	r2, #3
    51f8:	4394      	bics	r4, r2
    51fa:	1c22      	adds	r2, r4, #0
    51fc:	3204      	adds	r2, #4
    51fe:	0040      	lsls	r0, r0, #1
    5200:	4691      	mov	r9, r2
    5202:	4218      	tst	r0, r3
    5204:	d104      	bne.n	5210 <_malloc_r+0x168>
    5206:	2204      	movs	r2, #4
    5208:	0040      	lsls	r0, r0, #1
    520a:	4491      	add	r9, r2
    520c:	4203      	tst	r3, r0
    520e:	d0fa      	beq.n	5206 <_malloc_r+0x15e>
    5210:	2303      	movs	r3, #3
    5212:	4698      	mov	r8, r3
    5214:	464c      	mov	r4, r9
    5216:	00e3      	lsls	r3, r4, #3
    5218:	199b      	adds	r3, r3, r6
    521a:	469b      	mov	fp, r3
    521c:	469c      	mov	ip, r3
    521e:	46ca      	mov	sl, r9
    5220:	4662      	mov	r2, ip
    5222:	68d4      	ldr	r4, [r2, #12]
    5224:	45a4      	cmp	ip, r4
    5226:	d107      	bne.n	5238 <_malloc_r+0x190>
    5228:	e10f      	b.n	544a <_malloc_r+0x3a2>
    522a:	2b00      	cmp	r3, #0
    522c:	db00      	blt.n	5230 <_malloc_r+0x188>
    522e:	e11e      	b.n	546e <_malloc_r+0x3c6>
    5230:	68e4      	ldr	r4, [r4, #12]
    5232:	45a4      	cmp	ip, r4
    5234:	d100      	bne.n	5238 <_malloc_r+0x190>
    5236:	e108      	b.n	544a <_malloc_r+0x3a2>
    5238:	6862      	ldr	r2, [r4, #4]
    523a:	4643      	mov	r3, r8
    523c:	439a      	bics	r2, r3
    523e:	1b53      	subs	r3, r2, r5
    5240:	2b0f      	cmp	r3, #15
    5242:	ddf2      	ble.n	522a <_malloc_r+0x182>
    5244:	2001      	movs	r0, #1
    5246:	1962      	adds	r2, r4, r5
    5248:	4305      	orrs	r5, r0
    524a:	68a6      	ldr	r6, [r4, #8]
    524c:	6065      	str	r5, [r4, #4]
    524e:	68e5      	ldr	r5, [r4, #12]
    5250:	60f5      	str	r5, [r6, #12]
    5252:	60ae      	str	r6, [r5, #8]
    5254:	4318      	orrs	r0, r3
    5256:	60ca      	str	r2, [r1, #12]
    5258:	608a      	str	r2, [r1, #8]
    525a:	6050      	str	r0, [r2, #4]
    525c:	60d1      	str	r1, [r2, #12]
    525e:	6091      	str	r1, [r2, #8]
    5260:	1c38      	adds	r0, r7, #0
    5262:	50d3      	str	r3, [r2, r3]
    5264:	f000 fa6c 	bl	5740 <__malloc_unlock>
    5268:	1c20      	adds	r0, r4, #0
    526a:	3008      	adds	r0, #8
    526c:	e74e      	b.n	510c <_malloc_r+0x64>
    526e:	0a53      	lsrs	r3, r2, #9
    5270:	2b04      	cmp	r3, #4
    5272:	d900      	bls.n	5276 <_malloc_r+0x1ce>
    5274:	e10e      	b.n	5494 <_malloc_r+0x3ec>
    5276:	0990      	lsrs	r0, r2, #6
    5278:	3038      	adds	r0, #56	; 0x38
    527a:	4680      	mov	r8, r0
    527c:	4640      	mov	r0, r8
    527e:	00c3      	lsls	r3, r0, #3
    5280:	199b      	adds	r3, r3, r6
    5282:	469c      	mov	ip, r3
    5284:	689b      	ldr	r3, [r3, #8]
    5286:	4563      	cmp	r3, ip
    5288:	d100      	bne.n	528c <_malloc_r+0x1e4>
    528a:	e117      	b.n	54bc <_malloc_r+0x414>
    528c:	685a      	ldr	r2, [r3, #4]
    528e:	2003      	movs	r0, #3
    5290:	4382      	bics	r2, r0
    5292:	4680      	mov	r8, r0
    5294:	4593      	cmp	fp, r2
    5296:	d306      	bcc.n	52a6 <_malloc_r+0x1fe>
    5298:	e008      	b.n	52ac <_malloc_r+0x204>
    529a:	6858      	ldr	r0, [r3, #4]
    529c:	1c02      	adds	r2, r0, #0
    529e:	4640      	mov	r0, r8
    52a0:	4382      	bics	r2, r0
    52a2:	4593      	cmp	fp, r2
    52a4:	d202      	bcs.n	52ac <_malloc_r+0x204>
    52a6:	689b      	ldr	r3, [r3, #8]
    52a8:	459c      	cmp	ip, r3
    52aa:	d1f6      	bne.n	529a <_malloc_r+0x1f2>
    52ac:	68da      	ldr	r2, [r3, #12]
    52ae:	60e2      	str	r2, [r4, #12]
    52b0:	60a3      	str	r3, [r4, #8]
    52b2:	60dc      	str	r4, [r3, #12]
    52b4:	6094      	str	r4, [r2, #8]
    52b6:	464c      	mov	r4, r9
    52b8:	10a2      	asrs	r2, r4, #2
    52ba:	2001      	movs	r0, #1
    52bc:	6873      	ldr	r3, [r6, #4]
    52be:	4090      	lsls	r0, r2
    52c0:	4298      	cmp	r0, r3
    52c2:	d996      	bls.n	51f2 <_malloc_r+0x14a>
    52c4:	68b4      	ldr	r4, [r6, #8]
    52c6:	6863      	ldr	r3, [r4, #4]
    52c8:	2203      	movs	r2, #3
    52ca:	4393      	bics	r3, r2
    52cc:	469a      	mov	sl, r3
    52ce:	1b5b      	subs	r3, r3, r5
    52d0:	0fd8      	lsrs	r0, r3, #31
    52d2:	3a03      	subs	r2, #3
    52d4:	210f      	movs	r1, #15
    52d6:	4299      	cmp	r1, r3
    52d8:	4142      	adcs	r2, r0
    52da:	0612      	lsls	r2, r2, #24
    52dc:	2a00      	cmp	r2, #0
    52de:	d119      	bne.n	5314 <_malloc_r+0x26c>
    52e0:	45aa      	cmp	sl, r5
    52e2:	d317      	bcc.n	5314 <_malloc_r+0x26c>
    52e4:	2201      	movs	r2, #1
    52e6:	1c11      	adds	r1, r2, #0
    52e8:	4329      	orrs	r1, r5
    52ea:	4313      	orrs	r3, r2
    52ec:	1965      	adds	r5, r4, r5
    52ee:	6061      	str	r1, [r4, #4]
    52f0:	1c38      	adds	r0, r7, #0
    52f2:	60b5      	str	r5, [r6, #8]
    52f4:	606b      	str	r3, [r5, #4]
    52f6:	f000 fa23 	bl	5740 <__malloc_unlock>
    52fa:	1c20      	adds	r0, r4, #0
    52fc:	3008      	adds	r0, #8
    52fe:	e705      	b.n	510c <_malloc_r+0x64>
    5300:	1c22      	adds	r2, r4, #0
    5302:	445a      	add	r2, fp
    5304:	e738      	b.n	5178 <_malloc_r+0xd0>
    5306:	46c0      	nop			; (mov r8, r8)
    5308:	000001f7 	.word	0x000001f7
    530c:	40000430 	.word	0x40000430
    5310:	000001ff 	.word	0x000001ff
    5314:	48a3      	ldr	r0, [pc, #652]	; (55a4 <_malloc_r+0x4fc>)
    5316:	6803      	ldr	r3, [r0, #0]
    5318:	49a3      	ldr	r1, [pc, #652]	; (55a8 <_malloc_r+0x500>)
    531a:	3310      	adds	r3, #16
    531c:	195b      	adds	r3, r3, r5
    531e:	469b      	mov	fp, r3
    5320:	688b      	ldr	r3, [r1, #8]
    5322:	4680      	mov	r8, r0
    5324:	4689      	mov	r9, r1
    5326:	3301      	adds	r3, #1
    5328:	d005      	beq.n	5336 <_malloc_r+0x28e>
    532a:	4aa0      	ldr	r2, [pc, #640]	; (55ac <_malloc_r+0x504>)
    532c:	1c13      	adds	r3, r2, #0
    532e:	445b      	add	r3, fp
    5330:	0b1b      	lsrs	r3, r3, #12
    5332:	031b      	lsls	r3, r3, #12
    5334:	469b      	mov	fp, r3
    5336:	1c38      	adds	r0, r7, #0
    5338:	4659      	mov	r1, fp
    533a:	f7fc fe13 	bl	1f64 <_sbrk_r>
    533e:	9001      	str	r0, [sp, #4]
    5340:	1c43      	adds	r3, r0, #1
    5342:	d05c      	beq.n	53fe <_malloc_r+0x356>
    5344:	1c22      	adds	r2, r4, #0
    5346:	4452      	add	r2, sl
    5348:	4282      	cmp	r2, r0
    534a:	d900      	bls.n	534e <_malloc_r+0x2a6>
    534c:	e0a7      	b.n	549e <_malloc_r+0x3f6>
    534e:	4641      	mov	r1, r8
    5350:	684b      	ldr	r3, [r1, #4]
    5352:	445b      	add	r3, fp
    5354:	604b      	str	r3, [r1, #4]
    5356:	4282      	cmp	r2, r0
    5358:	d100      	bne.n	535c <_malloc_r+0x2b4>
    535a:	e0f4      	b.n	5546 <_malloc_r+0x49e>
    535c:	4649      	mov	r1, r9
    535e:	6889      	ldr	r1, [r1, #8]
    5360:	3101      	adds	r1, #1
    5362:	d100      	bne.n	5366 <_malloc_r+0x2be>
    5364:	e0fa      	b.n	555c <_malloc_r+0x4b4>
    5366:	18c3      	adds	r3, r0, r3
    5368:	1a9a      	subs	r2, r3, r2
    536a:	4643      	mov	r3, r8
    536c:	605a      	str	r2, [r3, #4]
    536e:	2307      	movs	r3, #7
    5370:	4003      	ands	r3, r0
    5372:	d100      	bne.n	5376 <_malloc_r+0x2ce>
    5374:	e09f      	b.n	54b6 <_malloc_r+0x40e>
    5376:	2208      	movs	r2, #8
    5378:	1ad2      	subs	r2, r2, r3
    537a:	1880      	adds	r0, r0, r2
    537c:	9001      	str	r0, [sp, #4]
    537e:	2080      	movs	r0, #128	; 0x80
    5380:	0140      	lsls	r0, r0, #5
    5382:	1812      	adds	r2, r2, r0
    5384:	9901      	ldr	r1, [sp, #4]
    5386:	1c0b      	adds	r3, r1, #0
    5388:	445b      	add	r3, fp
    538a:	051b      	lsls	r3, r3, #20
    538c:	0d1b      	lsrs	r3, r3, #20
    538e:	1ad3      	subs	r3, r2, r3
    5390:	1c38      	adds	r0, r7, #0
    5392:	1c19      	adds	r1, r3, #0
    5394:	4699      	mov	r9, r3
    5396:	f7fc fde5 	bl	1f64 <_sbrk_r>
    539a:	1c42      	adds	r2, r0, #1
    539c:	d100      	bne.n	53a0 <_malloc_r+0x2f8>
    539e:	e0e8      	b.n	5572 <_malloc_r+0x4ca>
    53a0:	9b01      	ldr	r3, [sp, #4]
    53a2:	1ac0      	subs	r0, r0, r3
    53a4:	4448      	add	r0, r9
    53a6:	2301      	movs	r3, #1
    53a8:	4318      	orrs	r0, r3
    53aa:	4642      	mov	r2, r8
    53ac:	6853      	ldr	r3, [r2, #4]
    53ae:	9901      	ldr	r1, [sp, #4]
    53b0:	444b      	add	r3, r9
    53b2:	6053      	str	r3, [r2, #4]
    53b4:	60b1      	str	r1, [r6, #8]
    53b6:	6048      	str	r0, [r1, #4]
    53b8:	42b4      	cmp	r4, r6
    53ba:	d015      	beq.n	53e8 <_malloc_r+0x340>
    53bc:	220f      	movs	r2, #15
    53be:	4592      	cmp	sl, r2
    53c0:	d800      	bhi.n	53c4 <_malloc_r+0x31c>
    53c2:	e094      	b.n	54ee <_malloc_r+0x446>
    53c4:	200c      	movs	r0, #12
    53c6:	4240      	negs	r0, r0
    53c8:	1c02      	adds	r2, r0, #0
    53ca:	2107      	movs	r1, #7
    53cc:	6860      	ldr	r0, [r4, #4]
    53ce:	4452      	add	r2, sl
    53d0:	438a      	bics	r2, r1
    53d2:	3906      	subs	r1, #6
    53d4:	4001      	ands	r1, r0
    53d6:	4311      	orrs	r1, r2
    53d8:	6061      	str	r1, [r4, #4]
    53da:	2005      	movs	r0, #5
    53dc:	18a1      	adds	r1, r4, r2
    53de:	6048      	str	r0, [r1, #4]
    53e0:	6088      	str	r0, [r1, #8]
    53e2:	2a0f      	cmp	r2, #15
    53e4:	d900      	bls.n	53e8 <_malloc_r+0x340>
    53e6:	e0bc      	b.n	5562 <_malloc_r+0x4ba>
    53e8:	4644      	mov	r4, r8
    53ea:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    53ec:	4293      	cmp	r3, r2
    53ee:	d900      	bls.n	53f2 <_malloc_r+0x34a>
    53f0:	62e3      	str	r3, [r4, #44]	; 0x2c
    53f2:	4640      	mov	r0, r8
    53f4:	6b02      	ldr	r2, [r0, #48]	; 0x30
    53f6:	4293      	cmp	r3, r2
    53f8:	d901      	bls.n	53fe <_malloc_r+0x356>
    53fa:	4641      	mov	r1, r8
    53fc:	630b      	str	r3, [r1, #48]	; 0x30
    53fe:	68b4      	ldr	r4, [r6, #8]
    5400:	6862      	ldr	r2, [r4, #4]
    5402:	2303      	movs	r3, #3
    5404:	439a      	bics	r2, r3
    5406:	4692      	mov	sl, r2
    5408:	4652      	mov	r2, sl
    540a:	1b53      	subs	r3, r2, r5
    540c:	2100      	movs	r1, #0
    540e:	0fd8      	lsrs	r0, r3, #31
    5410:	220f      	movs	r2, #15
    5412:	4688      	mov	r8, r1
    5414:	429a      	cmp	r2, r3
    5416:	4141      	adcs	r1, r0
    5418:	0609      	lsls	r1, r1, #24
    541a:	4541      	cmp	r1, r8
    541c:	d102      	bne.n	5424 <_malloc_r+0x37c>
    541e:	45aa      	cmp	sl, r5
    5420:	d300      	bcc.n	5424 <_malloc_r+0x37c>
    5422:	e75f      	b.n	52e4 <_malloc_r+0x23c>
    5424:	1c38      	adds	r0, r7, #0
    5426:	f000 f98b 	bl	5740 <__malloc_unlock>
    542a:	2000      	movs	r0, #0
    542c:	e66e      	b.n	510c <_malloc_r+0x64>
    542e:	2b14      	cmp	r3, #20
    5430:	d92c      	bls.n	548c <_malloc_r+0x3e4>
    5432:	2b54      	cmp	r3, #84	; 0x54
    5434:	d836      	bhi.n	54a4 <_malloc_r+0x3fc>
    5436:	0b2b      	lsrs	r3, r5, #12
    5438:	336e      	adds	r3, #110	; 0x6e
    543a:	4699      	mov	r9, r3
    543c:	00d9      	lsls	r1, r3, #3
    543e:	e680      	b.n	5142 <_malloc_r+0x9a>
    5440:	2001      	movs	r0, #1
    5442:	1962      	adds	r2, r4, r5
    5444:	4305      	orrs	r5, r0
    5446:	6065      	str	r5, [r4, #4]
    5448:	e704      	b.n	5254 <_malloc_r+0x1ac>
    544a:	2401      	movs	r4, #1
    544c:	44a2      	add	sl, r4
    544e:	4652      	mov	r2, sl
    5450:	4643      	mov	r3, r8
    5452:	421a      	tst	r2, r3
    5454:	d051      	beq.n	54fa <_malloc_r+0x452>
    5456:	2408      	movs	r4, #8
    5458:	44a4      	add	ip, r4
    545a:	e6e1      	b.n	5220 <_malloc_r+0x178>
    545c:	1c23      	adds	r3, r4, #0
    545e:	6964      	ldr	r4, [r4, #20]
    5460:	3202      	adds	r2, #2
    5462:	3308      	adds	r3, #8
    5464:	4691      	mov	r9, r2
    5466:	42a3      	cmp	r3, r4
    5468:	d100      	bne.n	546c <_malloc_r+0x3c4>
    546a:	e698      	b.n	519e <_malloc_r+0xf6>
    546c:	e63d      	b.n	50ea <_malloc_r+0x42>
    546e:	18a2      	adds	r2, r4, r2
    5470:	6853      	ldr	r3, [r2, #4]
    5472:	2101      	movs	r1, #1
    5474:	430b      	orrs	r3, r1
    5476:	6053      	str	r3, [r2, #4]
    5478:	68e3      	ldr	r3, [r4, #12]
    547a:	68a2      	ldr	r2, [r4, #8]
    547c:	1c38      	adds	r0, r7, #0
    547e:	60d3      	str	r3, [r2, #12]
    5480:	609a      	str	r2, [r3, #8]
    5482:	f000 f95d 	bl	5740 <__malloc_unlock>
    5486:	1c20      	adds	r0, r4, #0
    5488:	3008      	adds	r0, #8
    548a:	e63f      	b.n	510c <_malloc_r+0x64>
    548c:	335b      	adds	r3, #91	; 0x5b
    548e:	4699      	mov	r9, r3
    5490:	00d9      	lsls	r1, r3, #3
    5492:	e656      	b.n	5142 <_malloc_r+0x9a>
    5494:	2b14      	cmp	r3, #20
    5496:	d823      	bhi.n	54e0 <_malloc_r+0x438>
    5498:	335b      	adds	r3, #91	; 0x5b
    549a:	4698      	mov	r8, r3
    549c:	e6ee      	b.n	527c <_malloc_r+0x1d4>
    549e:	42b4      	cmp	r4, r6
    54a0:	d1ad      	bne.n	53fe <_malloc_r+0x356>
    54a2:	e754      	b.n	534e <_malloc_r+0x2a6>
    54a4:	22aa      	movs	r2, #170	; 0xaa
    54a6:	0052      	lsls	r2, r2, #1
    54a8:	4293      	cmp	r3, r2
    54aa:	d811      	bhi.n	54d0 <_malloc_r+0x428>
    54ac:	0beb      	lsrs	r3, r5, #15
    54ae:	3377      	adds	r3, #119	; 0x77
    54b0:	4699      	mov	r9, r3
    54b2:	00d9      	lsls	r1, r3, #3
    54b4:	e645      	b.n	5142 <_malloc_r+0x9a>
    54b6:	2280      	movs	r2, #128	; 0x80
    54b8:	0152      	lsls	r2, r2, #5
    54ba:	e763      	b.n	5384 <_malloc_r+0x2dc>
    54bc:	4642      	mov	r2, r8
    54be:	1090      	asrs	r0, r2, #2
    54c0:	2201      	movs	r2, #1
    54c2:	4082      	lsls	r2, r0
    54c4:	1c10      	adds	r0, r2, #0
    54c6:	6872      	ldr	r2, [r6, #4]
    54c8:	4302      	orrs	r2, r0
    54ca:	6072      	str	r2, [r6, #4]
    54cc:	1c1a      	adds	r2, r3, #0
    54ce:	e6ee      	b.n	52ae <_malloc_r+0x206>
    54d0:	4a37      	ldr	r2, [pc, #220]	; (55b0 <_malloc_r+0x508>)
    54d2:	4293      	cmp	r3, r2
    54d4:	d829      	bhi.n	552a <_malloc_r+0x482>
    54d6:	0cab      	lsrs	r3, r5, #18
    54d8:	337c      	adds	r3, #124	; 0x7c
    54da:	4699      	mov	r9, r3
    54dc:	00d9      	lsls	r1, r3, #3
    54de:	e630      	b.n	5142 <_malloc_r+0x9a>
    54e0:	2b54      	cmp	r3, #84	; 0x54
    54e2:	d827      	bhi.n	5534 <_malloc_r+0x48c>
    54e4:	465b      	mov	r3, fp
    54e6:	0b18      	lsrs	r0, r3, #12
    54e8:	306e      	adds	r0, #110	; 0x6e
    54ea:	4680      	mov	r8, r0
    54ec:	e6c6      	b.n	527c <_malloc_r+0x1d4>
    54ee:	2301      	movs	r3, #1
    54f0:	604b      	str	r3, [r1, #4]
    54f2:	3b01      	subs	r3, #1
    54f4:	1c0c      	adds	r4, r1, #0
    54f6:	469a      	mov	sl, r3
    54f8:	e786      	b.n	5408 <_malloc_r+0x360>
    54fa:	465b      	mov	r3, fp
    54fc:	464c      	mov	r4, r9
    54fe:	e000      	b.n	5502 <_malloc_r+0x45a>
    5500:	3c01      	subs	r4, #1
    5502:	4642      	mov	r2, r8
    5504:	4214      	tst	r4, r2
    5506:	d044      	beq.n	5592 <_malloc_r+0x4ea>
    5508:	1c1a      	adds	r2, r3, #0
    550a:	681b      	ldr	r3, [r3, #0]
    550c:	3a08      	subs	r2, #8
    550e:	4293      	cmp	r3, r2
    5510:	d0f6      	beq.n	5500 <_malloc_r+0x458>
    5512:	6873      	ldr	r3, [r6, #4]
    5514:	0040      	lsls	r0, r0, #1
    5516:	4298      	cmp	r0, r3
    5518:	d900      	bls.n	551c <_malloc_r+0x474>
    551a:	e6d3      	b.n	52c4 <_malloc_r+0x21c>
    551c:	2800      	cmp	r0, #0
    551e:	d100      	bne.n	5522 <_malloc_r+0x47a>
    5520:	e6d0      	b.n	52c4 <_malloc_r+0x21c>
    5522:	4203      	tst	r3, r0
    5524:	d039      	beq.n	559a <_malloc_r+0x4f2>
    5526:	46d1      	mov	r9, sl
    5528:	e674      	b.n	5214 <_malloc_r+0x16c>
    552a:	21fc      	movs	r1, #252	; 0xfc
    552c:	227e      	movs	r2, #126	; 0x7e
    552e:	0089      	lsls	r1, r1, #2
    5530:	4691      	mov	r9, r2
    5532:	e606      	b.n	5142 <_malloc_r+0x9a>
    5534:	20aa      	movs	r0, #170	; 0xaa
    5536:	0040      	lsls	r0, r0, #1
    5538:	4283      	cmp	r3, r0
    553a:	d81e      	bhi.n	557a <_malloc_r+0x4d2>
    553c:	465a      	mov	r2, fp
    553e:	0bd0      	lsrs	r0, r2, #15
    5540:	3077      	adds	r0, #119	; 0x77
    5542:	4680      	mov	r8, r0
    5544:	e69a      	b.n	527c <_malloc_r+0x1d4>
    5546:	0511      	lsls	r1, r2, #20
    5548:	2900      	cmp	r1, #0
    554a:	d000      	beq.n	554e <_malloc_r+0x4a6>
    554c:	e706      	b.n	535c <_malloc_r+0x2b4>
    554e:	4659      	mov	r1, fp
    5550:	68b2      	ldr	r2, [r6, #8]
    5552:	4451      	add	r1, sl
    5554:	2001      	movs	r0, #1
    5556:	4301      	orrs	r1, r0
    5558:	6051      	str	r1, [r2, #4]
    555a:	e745      	b.n	53e8 <_malloc_r+0x340>
    555c:	464a      	mov	r2, r9
    555e:	6090      	str	r0, [r2, #8]
    5560:	e705      	b.n	536e <_malloc_r+0x2c6>
    5562:	1c21      	adds	r1, r4, #0
    5564:	3108      	adds	r1, #8
    5566:	1c38      	adds	r0, r7, #0
    5568:	f7ff fc54 	bl	4e14 <_free_r>
    556c:	4641      	mov	r1, r8
    556e:	684b      	ldr	r3, [r1, #4]
    5570:	e73a      	b.n	53e8 <_malloc_r+0x340>
    5572:	2100      	movs	r1, #0
    5574:	2001      	movs	r0, #1
    5576:	4689      	mov	r9, r1
    5578:	e717      	b.n	53aa <_malloc_r+0x302>
    557a:	4a0d      	ldr	r2, [pc, #52]	; (55b0 <_malloc_r+0x508>)
    557c:	207e      	movs	r0, #126	; 0x7e
    557e:	4694      	mov	ip, r2
    5580:	4680      	mov	r8, r0
    5582:	4563      	cmp	r3, ip
    5584:	d900      	bls.n	5588 <_malloc_r+0x4e0>
    5586:	e679      	b.n	527c <_malloc_r+0x1d4>
    5588:	465b      	mov	r3, fp
    558a:	0c98      	lsrs	r0, r3, #18
    558c:	307c      	adds	r0, #124	; 0x7c
    558e:	4680      	mov	r8, r0
    5590:	e674      	b.n	527c <_malloc_r+0x1d4>
    5592:	6873      	ldr	r3, [r6, #4]
    5594:	4383      	bics	r3, r0
    5596:	6073      	str	r3, [r6, #4]
    5598:	e7bb      	b.n	5512 <_malloc_r+0x46a>
    559a:	2404      	movs	r4, #4
    559c:	44a2      	add	sl, r4
    559e:	0040      	lsls	r0, r0, #1
    55a0:	e7bf      	b.n	5522 <_malloc_r+0x47a>
    55a2:	46c0      	nop			; (mov r8, r8)
    55a4:	400008c8 	.word	0x400008c8
    55a8:	40000830 	.word	0x40000830
    55ac:	00000fff 	.word	0x00000fff
    55b0:	00000554 	.word	0x00000554

000055b4 <memcpy>:
    55b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    55b6:	464f      	mov	r7, r9
    55b8:	4646      	mov	r6, r8
    55ba:	b4c0      	push	{r6, r7}
    55bc:	2a03      	cmp	r2, #3
    55be:	d80d      	bhi.n	55dc <memcpy+0x28>
    55c0:	2a00      	cmp	r2, #0
    55c2:	d005      	beq.n	55d0 <memcpy+0x1c>
    55c4:	2300      	movs	r3, #0
    55c6:	5ccc      	ldrb	r4, [r1, r3]
    55c8:	54c4      	strb	r4, [r0, r3]
    55ca:	3301      	adds	r3, #1
    55cc:	4293      	cmp	r3, r2
    55ce:	d1fa      	bne.n	55c6 <memcpy+0x12>
    55d0:	bc0c      	pop	{r2, r3}
    55d2:	4690      	mov	r8, r2
    55d4:	4699      	mov	r9, r3
    55d6:	bcf0      	pop	{r4, r5, r6, r7}
    55d8:	bc02      	pop	{r1}
    55da:	4708      	bx	r1
    55dc:	1882      	adds	r2, r0, r2
    55de:	1c03      	adds	r3, r0, #0
    55e0:	2503      	movs	r5, #3
    55e2:	e003      	b.n	55ec <memcpy+0x38>
    55e4:	780c      	ldrb	r4, [r1, #0]
    55e6:	3101      	adds	r1, #1
    55e8:	701c      	strb	r4, [r3, #0]
    55ea:	3301      	adds	r3, #1
    55ec:	2403      	movs	r4, #3
    55ee:	422b      	tst	r3, r5
    55f0:	d1f8      	bne.n	55e4 <memcpy+0x30>
    55f2:	400c      	ands	r4, r1
    55f4:	d041      	beq.n	567a <memcpy+0xc6>
    55f6:	00e7      	lsls	r7, r4, #3
    55f8:	46bc      	mov	ip, r7
    55fa:	2704      	movs	r7, #4
    55fc:	4266      	negs	r6, r4
    55fe:	1b3c      	subs	r4, r7, r4
    5600:	00e4      	lsls	r4, r4, #3
    5602:	598d      	ldr	r5, [r1, r6]
    5604:	46a1      	mov	r9, r4
    5606:	e00b      	b.n	5620 <memcpy+0x6c>
    5608:	3104      	adds	r1, #4
    560a:	598f      	ldr	r7, [r1, r6]
    560c:	4664      	mov	r4, ip
    560e:	40e5      	lsrs	r5, r4
    5610:	46a8      	mov	r8, r5
    5612:	464c      	mov	r4, r9
    5614:	1c3d      	adds	r5, r7, #0
    5616:	40a5      	lsls	r5, r4
    5618:	4644      	mov	r4, r8
    561a:	4325      	orrs	r5, r4
    561c:	c320      	stmia	r3!, {r5}
    561e:	1c3d      	adds	r5, r7, #0
    5620:	1ad7      	subs	r7, r2, r3
    5622:	2f03      	cmp	r7, #3
    5624:	dcf0      	bgt.n	5608 <memcpy+0x54>
    5626:	e003      	b.n	5630 <memcpy+0x7c>
    5628:	780c      	ldrb	r4, [r1, #0]
    562a:	3101      	adds	r1, #1
    562c:	701c      	strb	r4, [r3, #0]
    562e:	3301      	adds	r3, #1
    5630:	4293      	cmp	r3, r2
    5632:	d3f9      	bcc.n	5628 <memcpy+0x74>
    5634:	e7cc      	b.n	55d0 <memcpy+0x1c>
    5636:	680c      	ldr	r4, [r1, #0]
    5638:	601c      	str	r4, [r3, #0]
    563a:	684c      	ldr	r4, [r1, #4]
    563c:	605c      	str	r4, [r3, #4]
    563e:	688c      	ldr	r4, [r1, #8]
    5640:	609c      	str	r4, [r3, #8]
    5642:	68cc      	ldr	r4, [r1, #12]
    5644:	60dc      	str	r4, [r3, #12]
    5646:	690c      	ldr	r4, [r1, #16]
    5648:	611c      	str	r4, [r3, #16]
    564a:	694c      	ldr	r4, [r1, #20]
    564c:	615c      	str	r4, [r3, #20]
    564e:	698c      	ldr	r4, [r1, #24]
    5650:	619c      	str	r4, [r3, #24]
    5652:	69cc      	ldr	r4, [r1, #28]
    5654:	61dc      	str	r4, [r3, #28]
    5656:	6a0c      	ldr	r4, [r1, #32]
    5658:	621c      	str	r4, [r3, #32]
    565a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
    565c:	625c      	str	r4, [r3, #36]	; 0x24
    565e:	6a8c      	ldr	r4, [r1, #40]	; 0x28
    5660:	629c      	str	r4, [r3, #40]	; 0x28
    5662:	6acc      	ldr	r4, [r1, #44]	; 0x2c
    5664:	62dc      	str	r4, [r3, #44]	; 0x2c
    5666:	6b0c      	ldr	r4, [r1, #48]	; 0x30
    5668:	631c      	str	r4, [r3, #48]	; 0x30
    566a:	6b4c      	ldr	r4, [r1, #52]	; 0x34
    566c:	635c      	str	r4, [r3, #52]	; 0x34
    566e:	6b8c      	ldr	r4, [r1, #56]	; 0x38
    5670:	639c      	str	r4, [r3, #56]	; 0x38
    5672:	6bcc      	ldr	r4, [r1, #60]	; 0x3c
    5674:	3140      	adds	r1, #64	; 0x40
    5676:	63dc      	str	r4, [r3, #60]	; 0x3c
    5678:	3340      	adds	r3, #64	; 0x40
    567a:	1ad4      	subs	r4, r2, r3
    567c:	2c3f      	cmp	r4, #63	; 0x3f
    567e:	dcda      	bgt.n	5636 <memcpy+0x82>
    5680:	e00a      	b.n	5698 <memcpy+0xe4>
    5682:	680c      	ldr	r4, [r1, #0]
    5684:	601c      	str	r4, [r3, #0]
    5686:	684c      	ldr	r4, [r1, #4]
    5688:	605c      	str	r4, [r3, #4]
    568a:	688c      	ldr	r4, [r1, #8]
    568c:	609c      	str	r4, [r3, #8]
    568e:	68cc      	ldr	r4, [r1, #12]
    5690:	60dc      	str	r4, [r3, #12]
    5692:	3310      	adds	r3, #16
    5694:	3110      	adds	r1, #16
    5696:	1ad4      	subs	r4, r2, r3
    5698:	2c0f      	cmp	r4, #15
    569a:	dcf2      	bgt.n	5682 <memcpy+0xce>
    569c:	1c0d      	adds	r5, r1, #0
    569e:	e003      	b.n	56a8 <memcpy+0xf4>
    56a0:	6809      	ldr	r1, [r1, #0]
    56a2:	c302      	stmia	r3!, {r1}
    56a4:	3504      	adds	r5, #4
    56a6:	1ad4      	subs	r4, r2, r3
    56a8:	1c29      	adds	r1, r5, #0
    56aa:	2c03      	cmp	r4, #3
    56ac:	dcf8      	bgt.n	56a0 <memcpy+0xec>
    56ae:	e7bf      	b.n	5630 <memcpy+0x7c>

000056b0 <memset>:
    56b0:	b530      	push	{r4, r5, lr}
    56b2:	0609      	lsls	r1, r1, #24
    56b4:	0e09      	lsrs	r1, r1, #24
    56b6:	2a03      	cmp	r2, #3
    56b8:	d80a      	bhi.n	56d0 <memset+0x20>
    56ba:	2a00      	cmp	r2, #0
    56bc:	d005      	beq.n	56ca <memset+0x1a>
    56be:	1c03      	adds	r3, r0, #0
    56c0:	1812      	adds	r2, r2, r0
    56c2:	7019      	strb	r1, [r3, #0]
    56c4:	3301      	adds	r3, #1
    56c6:	4293      	cmp	r3, r2
    56c8:	d1fb      	bne.n	56c2 <memset+0x12>
    56ca:	bc30      	pop	{r4, r5}
    56cc:	bc02      	pop	{r1}
    56ce:	4708      	bx	r1
    56d0:	1882      	adds	r2, r0, r2
    56d2:	1c03      	adds	r3, r0, #0
    56d4:	2403      	movs	r4, #3
    56d6:	e001      	b.n	56dc <memset+0x2c>
    56d8:	7019      	strb	r1, [r3, #0]
    56da:	3301      	adds	r3, #1
    56dc:	4223      	tst	r3, r4
    56de:	d1fb      	bne.n	56d8 <memset+0x28>
    56e0:	020c      	lsls	r4, r1, #8
    56e2:	1864      	adds	r4, r4, r1
    56e4:	0425      	lsls	r5, r4, #16
    56e6:	1964      	adds	r4, r4, r5
    56e8:	e010      	b.n	570c <memset+0x5c>
    56ea:	601c      	str	r4, [r3, #0]
    56ec:	605c      	str	r4, [r3, #4]
    56ee:	609c      	str	r4, [r3, #8]
    56f0:	60dc      	str	r4, [r3, #12]
    56f2:	611c      	str	r4, [r3, #16]
    56f4:	615c      	str	r4, [r3, #20]
    56f6:	619c      	str	r4, [r3, #24]
    56f8:	61dc      	str	r4, [r3, #28]
    56fa:	621c      	str	r4, [r3, #32]
    56fc:	625c      	str	r4, [r3, #36]	; 0x24
    56fe:	629c      	str	r4, [r3, #40]	; 0x28
    5700:	62dc      	str	r4, [r3, #44]	; 0x2c
    5702:	631c      	str	r4, [r3, #48]	; 0x30
    5704:	635c      	str	r4, [r3, #52]	; 0x34
    5706:	639c      	str	r4, [r3, #56]	; 0x38
    5708:	63dc      	str	r4, [r3, #60]	; 0x3c
    570a:	3340      	adds	r3, #64	; 0x40
    570c:	1ad5      	subs	r5, r2, r3
    570e:	2d3f      	cmp	r5, #63	; 0x3f
    5710:	dceb      	bgt.n	56ea <memset+0x3a>
    5712:	e005      	b.n	5720 <memset+0x70>
    5714:	601c      	str	r4, [r3, #0]
    5716:	605c      	str	r4, [r3, #4]
    5718:	609c      	str	r4, [r3, #8]
    571a:	60dc      	str	r4, [r3, #12]
    571c:	3310      	adds	r3, #16
    571e:	1ad5      	subs	r5, r2, r3
    5720:	2d0f      	cmp	r5, #15
    5722:	dcf7      	bgt.n	5714 <memset+0x64>
    5724:	e001      	b.n	572a <memset+0x7a>
    5726:	c310      	stmia	r3!, {r4}
    5728:	1ad5      	subs	r5, r2, r3
    572a:	2d03      	cmp	r5, #3
    572c:	dcfb      	bgt.n	5726 <memset+0x76>
    572e:	e001      	b.n	5734 <memset+0x84>
    5730:	7019      	strb	r1, [r3, #0]
    5732:	3301      	adds	r3, #1
    5734:	4293      	cmp	r3, r2
    5736:	d3fb      	bcc.n	5730 <memset+0x80>
    5738:	e7c7      	b.n	56ca <memset+0x1a>
    573a:	46c0      	nop			; (mov r8, r8)

0000573c <__malloc_lock>:
    573c:	4770      	bx	lr
    573e:	46c0      	nop			; (mov r8, r8)

00005740 <__malloc_unlock>:
    5740:	4770      	bx	lr
    5742:	46c0      	nop			; (mov r8, r8)

00005744 <_printf_r>:
    5744:	b40e      	push	{r1, r2, r3}
    5746:	b500      	push	{lr}
    5748:	b082      	sub	sp, #8
    574a:	ab03      	add	r3, sp, #12
    574c:	cb04      	ldmia	r3!, {r2}
    574e:	6881      	ldr	r1, [r0, #8]
    5750:	9301      	str	r3, [sp, #4]
    5752:	f001 fc1d 	bl	6f90 <_vfprintf_r>
    5756:	b002      	add	sp, #8
    5758:	bc08      	pop	{r3}
    575a:	b003      	add	sp, #12
    575c:	4718      	bx	r3
    575e:	46c0      	nop			; (mov r8, r8)

00005760 <printf>:
    5760:	b40f      	push	{r0, r1, r2, r3}
    5762:	b500      	push	{lr}
    5764:	4906      	ldr	r1, [pc, #24]	; (5780 <printf+0x20>)
    5766:	b083      	sub	sp, #12
    5768:	ab04      	add	r3, sp, #16
    576a:	6808      	ldr	r0, [r1, #0]
    576c:	cb04      	ldmia	r3!, {r2}
    576e:	6881      	ldr	r1, [r0, #8]
    5770:	9301      	str	r3, [sp, #4]
    5772:	f001 fc0d 	bl	6f90 <_vfprintf_r>
    5776:	b003      	add	sp, #12
    5778:	bc08      	pop	{r3}
    577a:	b004      	add	sp, #16
    577c:	4718      	bx	r3
    577e:	46c0      	nop			; (mov r8, r8)
    5780:	40000000 	.word	0x40000000

00005784 <_putchar_r>:
    5784:	b508      	push	{r3, lr}
    5786:	6882      	ldr	r2, [r0, #8]
    5788:	f005 f946 	bl	aa18 <_putc_r>
    578c:	bc08      	pop	{r3}
    578e:	bc02      	pop	{r1}
    5790:	4708      	bx	r1
    5792:	46c0      	nop			; (mov r8, r8)

00005794 <putchar>:
    5794:	b508      	push	{r3, lr}
    5796:	4b04      	ldr	r3, [pc, #16]	; (57a8 <putchar+0x14>)
    5798:	1c01      	adds	r1, r0, #0
    579a:	6818      	ldr	r0, [r3, #0]
    579c:	6882      	ldr	r2, [r0, #8]
    579e:	f005 f93b 	bl	aa18 <_putc_r>
    57a2:	bc08      	pop	{r3}
    57a4:	bc02      	pop	{r1}
    57a6:	4708      	bx	r1
    57a8:	40000000 	.word	0x40000000

000057ac <_puts_r>:
    57ac:	b530      	push	{r4, r5, lr}
    57ae:	b089      	sub	sp, #36	; 0x24
    57b0:	1c04      	adds	r4, r0, #0
    57b2:	1c08      	adds	r0, r1, #0
    57b4:	1c0d      	adds	r5, r1, #0
    57b6:	f000 f8ff 	bl	59b8 <strlen>
    57ba:	ab01      	add	r3, sp, #4
    57bc:	9305      	str	r3, [sp, #20]
    57be:	2302      	movs	r3, #2
    57c0:	4a12      	ldr	r2, [pc, #72]	; (580c <_puts_r+0x60>)
    57c2:	9306      	str	r3, [sp, #24]
    57c4:	4b12      	ldr	r3, [pc, #72]	; (5810 <_puts_r+0x64>)
    57c6:	9203      	str	r2, [sp, #12]
    57c8:	681b      	ldr	r3, [r3, #0]
    57ca:	2201      	movs	r2, #1
    57cc:	9002      	str	r0, [sp, #8]
    57ce:	1880      	adds	r0, r0, r2
    57d0:	9501      	str	r5, [sp, #4]
    57d2:	9204      	str	r2, [sp, #16]
    57d4:	9007      	str	r0, [sp, #28]
    57d6:	689b      	ldr	r3, [r3, #8]
    57d8:	2180      	movs	r1, #128	; 0x80
    57da:	899a      	ldrh	r2, [r3, #12]
    57dc:	0189      	lsls	r1, r1, #6
    57de:	420a      	tst	r2, r1
    57e0:	d105      	bne.n	57ee <_puts_r+0x42>
    57e2:	430a      	orrs	r2, r1
    57e4:	819a      	strh	r2, [r3, #12]
    57e6:	6e59      	ldr	r1, [r3, #100]	; 0x64
    57e8:	4a0a      	ldr	r2, [pc, #40]	; (5814 <_puts_r+0x68>)
    57ea:	400a      	ands	r2, r1
    57ec:	665a      	str	r2, [r3, #100]	; 0x64
    57ee:	aa05      	add	r2, sp, #20
    57f0:	68a1      	ldr	r1, [r4, #8]
    57f2:	1c20      	adds	r0, r4, #0
    57f4:	f004 f934 	bl	9a60 <__sfvwrite_r>
    57f8:	1e43      	subs	r3, r0, #1
    57fa:	4198      	sbcs	r0, r3
    57fc:	b009      	add	sp, #36	; 0x24
    57fe:	230a      	movs	r3, #10
    5800:	4240      	negs	r0, r0
    5802:	4318      	orrs	r0, r3
    5804:	bc30      	pop	{r4, r5}
    5806:	bc02      	pop	{r1}
    5808:	4708      	bx	r1
    580a:	46c0      	nop			; (mov r8, r8)
    580c:	0000ecf0 	.word	0x0000ecf0
    5810:	40000000 	.word	0x40000000
    5814:	ffffdfff 	.word	0xffffdfff

00005818 <puts>:
    5818:	b508      	push	{r3, lr}
    581a:	4b04      	ldr	r3, [pc, #16]	; (582c <puts+0x14>)
    581c:	1c01      	adds	r1, r0, #0
    581e:	6818      	ldr	r0, [r3, #0]
    5820:	f7ff ffc4 	bl	57ac <_puts_r>
    5824:	bc08      	pop	{r3}
    5826:	bc02      	pop	{r1}
    5828:	4708      	bx	r1
    582a:	46c0      	nop			; (mov r8, r8)
    582c:	40000000 	.word	0x40000000

00005830 <_sprintf_r>:
    5830:	b40c      	push	{r2, r3}
    5832:	b530      	push	{r4, r5, lr}
    5834:	b09d      	sub	sp, #116	; 0x74
    5836:	1c0c      	adds	r4, r1, #0
    5838:	a901      	add	r1, sp, #4
    583a:	9401      	str	r4, [sp, #4]
    583c:	610c      	str	r4, [r1, #16]
    583e:	4c0b      	ldr	r4, [pc, #44]	; (586c <_sprintf_r+0x3c>)
    5840:	ab20      	add	r3, sp, #128	; 0x80
    5842:	608c      	str	r4, [r1, #8]
    5844:	614c      	str	r4, [r1, #20]
    5846:	2582      	movs	r5, #130	; 0x82
    5848:	2401      	movs	r4, #1
    584a:	cb04      	ldmia	r3!, {r2}
    584c:	00ad      	lsls	r5, r5, #2
    584e:	4264      	negs	r4, r4
    5850:	818d      	strh	r5, [r1, #12]
    5852:	81cc      	strh	r4, [r1, #14]
    5854:	931b      	str	r3, [sp, #108]	; 0x6c
    5856:	f000 f8ef 	bl	5a38 <_svfprintf_r>
    585a:	9b01      	ldr	r3, [sp, #4]
    585c:	2200      	movs	r2, #0
    585e:	b01d      	add	sp, #116	; 0x74
    5860:	701a      	strb	r2, [r3, #0]
    5862:	bc30      	pop	{r4, r5}
    5864:	bc08      	pop	{r3}
    5866:	b002      	add	sp, #8
    5868:	4718      	bx	r3
    586a:	46c0      	nop			; (mov r8, r8)
    586c:	7fffffff 	.word	0x7fffffff

00005870 <sprintf>:
    5870:	b40e      	push	{r1, r2, r3}
    5872:	b510      	push	{r4, lr}
    5874:	b09d      	sub	sp, #116	; 0x74
    5876:	a901      	add	r1, sp, #4
    5878:	9001      	str	r0, [sp, #4]
    587a:	6108      	str	r0, [r1, #16]
    587c:	480b      	ldr	r0, [pc, #44]	; (58ac <sprintf+0x3c>)
    587e:	6088      	str	r0, [r1, #8]
    5880:	6148      	str	r0, [r1, #20]
    5882:	2001      	movs	r0, #1
    5884:	4240      	negs	r0, r0
    5886:	ab1f      	add	r3, sp, #124	; 0x7c
    5888:	81c8      	strh	r0, [r1, #14]
    588a:	2482      	movs	r4, #130	; 0x82
    588c:	4808      	ldr	r0, [pc, #32]	; (58b0 <sprintf+0x40>)
    588e:	cb04      	ldmia	r3!, {r2}
    5890:	00a4      	lsls	r4, r4, #2
    5892:	818c      	strh	r4, [r1, #12]
    5894:	6800      	ldr	r0, [r0, #0]
    5896:	931b      	str	r3, [sp, #108]	; 0x6c
    5898:	f000 f8ce 	bl	5a38 <_svfprintf_r>
    589c:	9b01      	ldr	r3, [sp, #4]
    589e:	2200      	movs	r2, #0
    58a0:	b01d      	add	sp, #116	; 0x74
    58a2:	701a      	strb	r2, [r3, #0]
    58a4:	bc10      	pop	{r4}
    58a6:	bc08      	pop	{r3}
    58a8:	b003      	add	sp, #12
    58aa:	4718      	bx	r3
    58ac:	7fffffff 	.word	0x7fffffff
    58b0:	40000000 	.word	0x40000000

000058b4 <__sread>:
    58b4:	b538      	push	{r3, r4, r5, lr}
    58b6:	1c0c      	adds	r4, r1, #0
    58b8:	250e      	movs	r5, #14
    58ba:	5f49      	ldrsh	r1, [r1, r5]
    58bc:	f7fc fad6 	bl	1e6c <_read_r>
    58c0:	2800      	cmp	r0, #0
    58c2:	db05      	blt.n	58d0 <__sread+0x1c>
    58c4:	6d23      	ldr	r3, [r4, #80]	; 0x50
    58c6:	181b      	adds	r3, r3, r0
    58c8:	6523      	str	r3, [r4, #80]	; 0x50
    58ca:	bc38      	pop	{r3, r4, r5}
    58cc:	bc02      	pop	{r1}
    58ce:	4708      	bx	r1
    58d0:	89a2      	ldrh	r2, [r4, #12]
    58d2:	4b02      	ldr	r3, [pc, #8]	; (58dc <__sread+0x28>)
    58d4:	4013      	ands	r3, r2
    58d6:	81a3      	strh	r3, [r4, #12]
    58d8:	e7f7      	b.n	58ca <__sread+0x16>
    58da:	46c0      	nop			; (mov r8, r8)
    58dc:	ffffefff 	.word	0xffffefff

000058e0 <__seofread>:
    58e0:	2000      	movs	r0, #0
    58e2:	4770      	bx	lr

000058e4 <__swrite>:
    58e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    58e6:	1c1f      	adds	r7, r3, #0
    58e8:	898b      	ldrh	r3, [r1, #12]
    58ea:	1c05      	adds	r5, r0, #0
    58ec:	1c0c      	adds	r4, r1, #0
    58ee:	1c16      	adds	r6, r2, #0
    58f0:	05da      	lsls	r2, r3, #23
    58f2:	d506      	bpl.n	5902 <__swrite+0x1e>
    58f4:	230e      	movs	r3, #14
    58f6:	5ec9      	ldrsh	r1, [r1, r3]
    58f8:	2200      	movs	r2, #0
    58fa:	2302      	movs	r3, #2
    58fc:	f7fc fb22 	bl	1f44 <_lseek_r>
    5900:	89a3      	ldrh	r3, [r4, #12]
    5902:	4a06      	ldr	r2, [pc, #24]	; (591c <__swrite+0x38>)
    5904:	4013      	ands	r3, r2
    5906:	81a3      	strh	r3, [r4, #12]
    5908:	220e      	movs	r2, #14
    590a:	5ea1      	ldrsh	r1, [r4, r2]
    590c:	1c28      	adds	r0, r5, #0
    590e:	1c32      	adds	r2, r6, #0
    5910:	1c3b      	adds	r3, r7, #0
    5912:	f7fc facf 	bl	1eb4 <_write_r>
    5916:	bcf8      	pop	{r3, r4, r5, r6, r7}
    5918:	bc02      	pop	{r1}
    591a:	4708      	bx	r1
    591c:	ffffefff 	.word	0xffffefff

00005920 <__sseek>:
    5920:	b538      	push	{r3, r4, r5, lr}
    5922:	1c0c      	adds	r4, r1, #0
    5924:	250e      	movs	r5, #14
    5926:	5f49      	ldrsh	r1, [r1, r5]
    5928:	f7fc fb0c 	bl	1f44 <_lseek_r>
    592c:	1c43      	adds	r3, r0, #1
    592e:	d008      	beq.n	5942 <__sseek+0x22>
    5930:	89a2      	ldrh	r2, [r4, #12]
    5932:	2380      	movs	r3, #128	; 0x80
    5934:	015b      	lsls	r3, r3, #5
    5936:	4313      	orrs	r3, r2
    5938:	81a3      	strh	r3, [r4, #12]
    593a:	6520      	str	r0, [r4, #80]	; 0x50
    593c:	bc38      	pop	{r3, r4, r5}
    593e:	bc02      	pop	{r1}
    5940:	4708      	bx	r1
    5942:	89a2      	ldrh	r2, [r4, #12]
    5944:	4b01      	ldr	r3, [pc, #4]	; (594c <__sseek+0x2c>)
    5946:	4013      	ands	r3, r2
    5948:	81a3      	strh	r3, [r4, #12]
    594a:	e7f7      	b.n	593c <__sseek+0x1c>
    594c:	ffffefff 	.word	0xffffefff

00005950 <__sclose>:
    5950:	b508      	push	{r3, lr}
    5952:	230e      	movs	r3, #14
    5954:	5ec9      	ldrsh	r1, [r1, r3]
    5956:	f7fc faf3 	bl	1f40 <_close_r>
    595a:	bc08      	pop	{r3}
    595c:	bc02      	pop	{r1}
    595e:	4708      	bx	r1

00005960 <strcat>:
    5960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5962:	1c04      	adds	r4, r0, #0
    5964:	07a3      	lsls	r3, r4, #30
    5966:	d112      	bne.n	598e <strcat+0x2e>
    5968:	6823      	ldr	r3, [r4, #0]
    596a:	4d0d      	ldr	r5, [pc, #52]	; (59a0 <strcat+0x40>)
    596c:	4e0d      	ldr	r6, [pc, #52]	; (59a4 <strcat+0x44>)
    596e:	195a      	adds	r2, r3, r5
    5970:	439a      	bics	r2, r3
    5972:	4232      	tst	r2, r6
    5974:	d10b      	bne.n	598e <strcat+0x2e>
    5976:	1d23      	adds	r3, r4, #4
    5978:	1c18      	adds	r0, r3, #0
    597a:	4f09      	ldr	r7, [pc, #36]	; (59a0 <strcat+0x40>)
    597c:	cb04      	ldmia	r3!, {r2}
    597e:	19d5      	adds	r5, r2, r7
    5980:	4395      	bics	r5, r2
    5982:	4235      	tst	r5, r6
    5984:	d0f8      	beq.n	5978 <strcat+0x18>
    5986:	7803      	ldrb	r3, [r0, #0]
    5988:	2b00      	cmp	r3, #0
    598a:	d003      	beq.n	5994 <strcat+0x34>
    598c:	3001      	adds	r0, #1
    598e:	7803      	ldrb	r3, [r0, #0]
    5990:	2b00      	cmp	r3, #0
    5992:	d1fb      	bne.n	598c <strcat+0x2c>
    5994:	f000 f808 	bl	59a8 <strcpy>
    5998:	1c20      	adds	r0, r4, #0
    599a:	bcf8      	pop	{r3, r4, r5, r6, r7}
    599c:	bc02      	pop	{r1}
    599e:	4708      	bx	r1
    59a0:	fefefeff 	.word	0xfefefeff
    59a4:	80808080 	.word	0x80808080

000059a8 <strcpy>:
    59a8:	1c03      	adds	r3, r0, #0
    59aa:	780a      	ldrb	r2, [r1, #0]
    59ac:	3101      	adds	r1, #1
    59ae:	701a      	strb	r2, [r3, #0]
    59b0:	3301      	adds	r3, #1
    59b2:	2a00      	cmp	r2, #0
    59b4:	d1f9      	bne.n	59aa <strcpy+0x2>
    59b6:	4770      	bx	lr

000059b8 <strlen>:
    59b8:	2300      	movs	r3, #0
    59ba:	5cc2      	ldrb	r2, [r0, r3]
    59bc:	3301      	adds	r3, #1
    59be:	2a00      	cmp	r2, #0
    59c0:	d1fb      	bne.n	59ba <strlen+0x2>
    59c2:	1e58      	subs	r0, r3, #1
    59c4:	4770      	bx	lr
    59c6:	46c0      	nop			; (mov r8, r8)

000059c8 <strncpy>:
    59c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    59ca:	1c0e      	adds	r6, r1, #0
    59cc:	4306      	orrs	r6, r0
    59ce:	2503      	movs	r5, #3
    59d0:	1c0c      	adds	r4, r1, #0
    59d2:	1c03      	adds	r3, r0, #0
    59d4:	422e      	tst	r6, r5
    59d6:	d101      	bne.n	59dc <strncpy+0x14>
    59d8:	4295      	cmp	r5, r2
    59da:	d317      	bcc.n	5a0c <strncpy+0x44>
    59dc:	1c03      	adds	r3, r0, #0
    59de:	2a00      	cmp	r2, #0
    59e0:	d103      	bne.n	59ea <strncpy+0x22>
    59e2:	e010      	b.n	5a06 <strncpy+0x3e>
    59e4:	3101      	adds	r1, #1
    59e6:	2a00      	cmp	r2, #0
    59e8:	d00d      	beq.n	5a06 <strncpy+0x3e>
    59ea:	780c      	ldrb	r4, [r1, #0]
    59ec:	3a01      	subs	r2, #1
    59ee:	701c      	strb	r4, [r3, #0]
    59f0:	3301      	adds	r3, #1
    59f2:	2c00      	cmp	r4, #0
    59f4:	d1f6      	bne.n	59e4 <strncpy+0x1c>
    59f6:	2100      	movs	r1, #0
    59f8:	428a      	cmp	r2, r1
    59fa:	d004      	beq.n	5a06 <strncpy+0x3e>
    59fc:	3a01      	subs	r2, #1
    59fe:	7019      	strb	r1, [r3, #0]
    5a00:	3301      	adds	r3, #1
    5a02:	2a00      	cmp	r2, #0
    5a04:	d1fa      	bne.n	59fc <strncpy+0x34>
    5a06:	bcf0      	pop	{r4, r5, r6, r7}
    5a08:	bc02      	pop	{r1}
    5a0a:	4708      	bx	r1
    5a0c:	4907      	ldr	r1, [pc, #28]	; (5a2c <strncpy+0x64>)
    5a0e:	468c      	mov	ip, r1
    5a10:	4f07      	ldr	r7, [pc, #28]	; (5a30 <strncpy+0x68>)
    5a12:	1c21      	adds	r1, r4, #0
    5a14:	cc20      	ldmia	r4!, {r5}
    5a16:	19ee      	adds	r6, r5, r7
    5a18:	43ae      	bics	r6, r5
    5a1a:	4667      	mov	r7, ip
    5a1c:	423e      	tst	r6, r7
    5a1e:	d1de      	bne.n	59de <strncpy+0x16>
    5a20:	3a04      	subs	r2, #4
    5a22:	c320      	stmia	r3!, {r5}
    5a24:	1c21      	adds	r1, r4, #0
    5a26:	2a03      	cmp	r2, #3
    5a28:	d8f2      	bhi.n	5a10 <strncpy+0x48>
    5a2a:	e7d8      	b.n	59de <strncpy+0x16>
    5a2c:	80808080 	.word	0x80808080
    5a30:	fefefeff 	.word	0xfefefeff
    5a34:	00000000 	.word	0x00000000

00005a38 <_svfprintf_r>:
    5a38:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a3a:	465f      	mov	r7, fp
    5a3c:	4656      	mov	r6, sl
    5a3e:	464d      	mov	r5, r9
    5a40:	4644      	mov	r4, r8
    5a42:	b4f0      	push	{r4, r5, r6, r7}
    5a44:	b0c5      	sub	sp, #276	; 0x114
    5a46:	930f      	str	r3, [sp, #60]	; 0x3c
    5a48:	9108      	str	r1, [sp, #32]
    5a4a:	1c15      	adds	r5, r2, #0
    5a4c:	9009      	str	r0, [sp, #36]	; 0x24
    5a4e:	f004 f9e1 	bl	9e14 <_localeconv_r>
    5a52:	6800      	ldr	r0, [r0, #0]
    5a54:	9019      	str	r0, [sp, #100]	; 0x64
    5a56:	f7ff ffaf 	bl	59b8 <strlen>
    5a5a:	901c      	str	r0, [sp, #112]	; 0x70
    5a5c:	9808      	ldr	r0, [sp, #32]
    5a5e:	8983      	ldrh	r3, [r0, #12]
    5a60:	0619      	lsls	r1, r3, #24
    5a62:	d504      	bpl.n	5a6e <_svfprintf_r+0x36>
    5a64:	6903      	ldr	r3, [r0, #16]
    5a66:	2b00      	cmp	r3, #0
    5a68:	d101      	bne.n	5a6e <_svfprintf_r+0x36>
    5a6a:	f001 f903 	bl	6c74 <_svfprintf_r+0x123c>
    5a6e:	2300      	movs	r3, #0
    5a70:	ac39      	add	r4, sp, #228	; 0xe4
    5a72:	af1f      	add	r7, sp, #124	; 0x7c
    5a74:	9739      	str	r7, [sp, #228]	; 0xe4
    5a76:	60a3      	str	r3, [r4, #8]
    5a78:	6063      	str	r3, [r4, #4]
    5a7a:	930d      	str	r3, [sp, #52]	; 0x34
    5a7c:	931a      	str	r3, [sp, #104]	; 0x68
    5a7e:	931b      	str	r3, [sp, #108]	; 0x6c
    5a80:	9317      	str	r3, [sp, #92]	; 0x5c
    5a82:	931d      	str	r3, [sp, #116]	; 0x74
    5a84:	930e      	str	r3, [sp, #56]	; 0x38
    5a86:	46ab      	mov	fp, r5
    5a88:	1c3d      	adds	r5, r7, #0
    5a8a:	4658      	mov	r0, fp
    5a8c:	7803      	ldrb	r3, [r0, #0]
    5a8e:	2b00      	cmp	r3, #0
    5a90:	d100      	bne.n	5a94 <_svfprintf_r+0x5c>
    5a92:	e167      	b.n	5d64 <_svfprintf_r+0x32c>
    5a94:	2b25      	cmp	r3, #37	; 0x25
    5a96:	d100      	bne.n	5a9a <_svfprintf_r+0x62>
    5a98:	e164      	b.n	5d64 <_svfprintf_r+0x32c>
    5a9a:	465e      	mov	r6, fp
    5a9c:	e001      	b.n	5aa2 <_svfprintf_r+0x6a>
    5a9e:	2b00      	cmp	r3, #0
    5aa0:	d003      	beq.n	5aaa <_svfprintf_r+0x72>
    5aa2:	3601      	adds	r6, #1
    5aa4:	7833      	ldrb	r3, [r6, #0]
    5aa6:	2b25      	cmp	r3, #37	; 0x25
    5aa8:	d1f9      	bne.n	5a9e <_svfprintf_r+0x66>
    5aaa:	4659      	mov	r1, fp
    5aac:	1a77      	subs	r7, r6, r1
    5aae:	2f00      	cmp	r7, #0
    5ab0:	d00f      	beq.n	5ad2 <_svfprintf_r+0x9a>
    5ab2:	68a3      	ldr	r3, [r4, #8]
    5ab4:	19db      	adds	r3, r3, r7
    5ab6:	6029      	str	r1, [r5, #0]
    5ab8:	606f      	str	r7, [r5, #4]
    5aba:	60a3      	str	r3, [r4, #8]
    5abc:	6863      	ldr	r3, [r4, #4]
    5abe:	3301      	adds	r3, #1
    5ac0:	6063      	str	r3, [r4, #4]
    5ac2:	3508      	adds	r5, #8
    5ac4:	2b07      	cmp	r3, #7
    5ac6:	dd00      	ble.n	5aca <_svfprintf_r+0x92>
    5ac8:	e15c      	b.n	5d84 <_svfprintf_r+0x34c>
    5aca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    5acc:	19d2      	adds	r2, r2, r7
    5ace:	920e      	str	r2, [sp, #56]	; 0x38
    5ad0:	7833      	ldrb	r3, [r6, #0]
    5ad2:	2b00      	cmp	r3, #0
    5ad4:	d100      	bne.n	5ad8 <_svfprintf_r+0xa0>
    5ad6:	e15e      	b.n	5d96 <_svfprintf_r+0x35e>
    5ad8:	4fbb      	ldr	r7, [pc, #748]	; (5dc8 <_svfprintf_r+0x390>)
    5ada:	2000      	movs	r0, #0
    5adc:	446f      	add	r7, sp
    5ade:	7038      	strb	r0, [r7, #0]
    5ae0:	1c73      	adds	r3, r6, #1
    5ae2:	469b      	mov	fp, r3
    5ae4:	2100      	movs	r1, #0
    5ae6:	7873      	ldrb	r3, [r6, #1]
    5ae8:	2601      	movs	r6, #1
    5aea:	46b9      	mov	r9, r7
    5aec:	4276      	negs	r6, r6
    5aee:	910b      	str	r1, [sp, #44]	; 0x2c
    5af0:	9107      	str	r1, [sp, #28]
    5af2:	2740      	movs	r7, #64	; 0x40
    5af4:	3180      	adds	r1, #128	; 0x80
    5af6:	4ab5      	ldr	r2, [pc, #724]	; (5dcc <_svfprintf_r+0x394>)
    5af8:	468a      	mov	sl, r1
    5afa:	2020      	movs	r0, #32
    5afc:	4659      	mov	r1, fp
    5afe:	46bc      	mov	ip, r7
    5b00:	46b3      	mov	fp, r6
    5b02:	3101      	adds	r1, #1
    5b04:	1c1e      	adds	r6, r3, #0
    5b06:	3e20      	subs	r6, #32
    5b08:	2e58      	cmp	r6, #88	; 0x58
    5b0a:	d800      	bhi.n	5b0e <_svfprintf_r+0xd6>
    5b0c:	e12d      	b.n	5d6a <_svfprintf_r+0x332>
    5b0e:	468b      	mov	fp, r1
    5b10:	9316      	str	r3, [sp, #88]	; 0x58
    5b12:	2b00      	cmp	r3, #0
    5b14:	d100      	bne.n	5b18 <_svfprintf_r+0xe0>
    5b16:	e13e      	b.n	5d96 <_svfprintf_r+0x35e>
    5b18:	af16      	add	r7, sp, #88	; 0x58
    5b1a:	783f      	ldrb	r7, [r7, #0]
    5b1c:	ab2f      	add	r3, sp, #188	; 0xbc
    5b1e:	2200      	movs	r2, #0
    5b20:	2601      	movs	r6, #1
    5b22:	2100      	movs	r1, #0
    5b24:	4648      	mov	r0, r9
    5b26:	701f      	strb	r7, [r3, #0]
    5b28:	7001      	strb	r1, [r0, #0]
    5b2a:	960a      	str	r6, [sp, #40]	; 0x28
    5b2c:	960c      	str	r6, [sp, #48]	; 0x30
    5b2e:	9214      	str	r2, [sp, #80]	; 0x50
    5b30:	9218      	str	r2, [sp, #96]	; 0x60
    5b32:	9313      	str	r3, [sp, #76]	; 0x4c
    5b34:	9807      	ldr	r0, [sp, #28]
    5b36:	2302      	movs	r3, #2
    5b38:	4018      	ands	r0, r3
    5b3a:	4682      	mov	sl, r0
    5b3c:	d002      	beq.n	5b44 <_svfprintf_r+0x10c>
    5b3e:	990a      	ldr	r1, [sp, #40]	; 0x28
    5b40:	18c9      	adds	r1, r1, r3
    5b42:	910a      	str	r1, [sp, #40]	; 0x28
    5b44:	9e07      	ldr	r6, [sp, #28]
    5b46:	2384      	movs	r3, #132	; 0x84
    5b48:	401e      	ands	r6, r3
    5b4a:	9615      	str	r6, [sp, #84]	; 0x54
    5b4c:	d13c      	bne.n	5bc8 <_svfprintf_r+0x190>
    5b4e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5b50:	980a      	ldr	r0, [sp, #40]	; 0x28
    5b52:	1a3e      	subs	r6, r7, r0
    5b54:	2e00      	cmp	r6, #0
    5b56:	dd37      	ble.n	5bc8 <_svfprintf_r+0x190>
    5b58:	2e10      	cmp	r6, #16
    5b5a:	dc01      	bgt.n	5b60 <_svfprintf_r+0x128>
    5b5c:	f001 f906 	bl	6d6c <_svfprintf_r+0x1334>
    5b60:	499b      	ldr	r1, [pc, #620]	; (5dd0 <_svfprintf_r+0x398>)
    5b62:	1c2a      	adds	r2, r5, #0
    5b64:	2710      	movs	r7, #16
    5b66:	1c0d      	adds	r5, r1, #0
    5b68:	e005      	b.n	5b76 <_svfprintf_r+0x13e>
    5b6a:	3208      	adds	r2, #8
    5b6c:	1c13      	adds	r3, r2, #0
    5b6e:	3e10      	subs	r6, #16
    5b70:	3308      	adds	r3, #8
    5b72:	2e10      	cmp	r6, #16
    5b74:	dd16      	ble.n	5ba4 <_svfprintf_r+0x16c>
    5b76:	68a3      	ldr	r3, [r4, #8]
    5b78:	3310      	adds	r3, #16
    5b7a:	6015      	str	r5, [r2, #0]
    5b7c:	6057      	str	r7, [r2, #4]
    5b7e:	60a3      	str	r3, [r4, #8]
    5b80:	6863      	ldr	r3, [r4, #4]
    5b82:	3301      	adds	r3, #1
    5b84:	6063      	str	r3, [r4, #4]
    5b86:	2b07      	cmp	r3, #7
    5b88:	ddef      	ble.n	5b6a <_svfprintf_r+0x132>
    5b8a:	9809      	ldr	r0, [sp, #36]	; 0x24
    5b8c:	9908      	ldr	r1, [sp, #32]
    5b8e:	1c22      	adds	r2, r4, #0
    5b90:	f005 fa14 	bl	afbc <__ssprint_r>
    5b94:	2800      	cmp	r0, #0
    5b96:	d000      	beq.n	5b9a <_svfprintf_r+0x162>
    5b98:	e105      	b.n	5da6 <_svfprintf_r+0x36e>
    5b9a:	3e10      	subs	r6, #16
    5b9c:	ab21      	add	r3, sp, #132	; 0x84
    5b9e:	aa1f      	add	r2, sp, #124	; 0x7c
    5ba0:	2e10      	cmp	r6, #16
    5ba2:	dce8      	bgt.n	5b76 <_svfprintf_r+0x13e>
    5ba4:	46a8      	mov	r8, r5
    5ba6:	1c15      	adds	r5, r2, #0
    5ba8:	68a2      	ldr	r2, [r4, #8]
    5baa:	4647      	mov	r7, r8
    5bac:	18b2      	adds	r2, r6, r2
    5bae:	602f      	str	r7, [r5, #0]
    5bb0:	606e      	str	r6, [r5, #4]
    5bb2:	60a2      	str	r2, [r4, #8]
    5bb4:	6862      	ldr	r2, [r4, #4]
    5bb6:	3201      	adds	r2, #1
    5bb8:	6062      	str	r2, [r4, #4]
    5bba:	2a07      	cmp	r2, #7
    5bbc:	dd01      	ble.n	5bc2 <_svfprintf_r+0x18a>
    5bbe:	f000 fd19 	bl	65f4 <_svfprintf_r+0xbbc>
    5bc2:	4648      	mov	r0, r9
    5bc4:	7802      	ldrb	r2, [r0, #0]
    5bc6:	1c1d      	adds	r5, r3, #0
    5bc8:	2a00      	cmp	r2, #0
    5bca:	d00e      	beq.n	5bea <_svfprintf_r+0x1b2>
    5bcc:	2301      	movs	r3, #1
    5bce:	606b      	str	r3, [r5, #4]
    5bd0:	68a3      	ldr	r3, [r4, #8]
    5bd2:	464a      	mov	r2, r9
    5bd4:	3301      	adds	r3, #1
    5bd6:	602a      	str	r2, [r5, #0]
    5bd8:	60a3      	str	r3, [r4, #8]
    5bda:	6863      	ldr	r3, [r4, #4]
    5bdc:	3301      	adds	r3, #1
    5bde:	6063      	str	r3, [r4, #4]
    5be0:	3508      	adds	r5, #8
    5be2:	2b07      	cmp	r3, #7
    5be4:	dd01      	ble.n	5bea <_svfprintf_r+0x1b2>
    5be6:	f000 fc44 	bl	6472 <_svfprintf_r+0xa3a>
    5bea:	2300      	movs	r3, #0
    5bec:	459a      	cmp	sl, r3
    5bee:	d00e      	beq.n	5c0e <_svfprintf_r+0x1d6>
    5bf0:	ab43      	add	r3, sp, #268	; 0x10c
    5bf2:	602b      	str	r3, [r5, #0]
    5bf4:	2302      	movs	r3, #2
    5bf6:	606b      	str	r3, [r5, #4]
    5bf8:	68a3      	ldr	r3, [r4, #8]
    5bfa:	3302      	adds	r3, #2
    5bfc:	60a3      	str	r3, [r4, #8]
    5bfe:	6863      	ldr	r3, [r4, #4]
    5c00:	3301      	adds	r3, #1
    5c02:	6063      	str	r3, [r4, #4]
    5c04:	3508      	adds	r5, #8
    5c06:	2b07      	cmp	r3, #7
    5c08:	dd01      	ble.n	5c0e <_svfprintf_r+0x1d6>
    5c0a:	f000 fc3d 	bl	6488 <_svfprintf_r+0xa50>
    5c0e:	9e15      	ldr	r6, [sp, #84]	; 0x54
    5c10:	2e80      	cmp	r6, #128	; 0x80
    5c12:	d100      	bne.n	5c16 <_svfprintf_r+0x1de>
    5c14:	e371      	b.n	62fa <_svfprintf_r+0x8c2>
    5c16:	9a14      	ldr	r2, [sp, #80]	; 0x50
    5c18:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5c1a:	1ad6      	subs	r6, r2, r3
    5c1c:	2e00      	cmp	r6, #0
    5c1e:	dc00      	bgt.n	5c22 <_svfprintf_r+0x1ea>
    5c20:	e3ba      	b.n	6398 <_svfprintf_r+0x960>
    5c22:	2e10      	cmp	r6, #16
    5c24:	dc01      	bgt.n	5c2a <_svfprintf_r+0x1f2>
    5c26:	f000 feb7 	bl	6998 <_svfprintf_r+0xf60>
    5c2a:	4f69      	ldr	r7, [pc, #420]	; (5dd0 <_svfprintf_r+0x398>)
    5c2c:	2010      	movs	r0, #16
    5c2e:	46b8      	mov	r8, r7
    5c30:	4681      	mov	r9, r0
    5c32:	1c2b      	adds	r3, r5, #0
    5c34:	44c1      	add	r9, r8
    5c36:	4682      	mov	sl, r0
    5c38:	9f09      	ldr	r7, [sp, #36]	; 0x24
    5c3a:	9d08      	ldr	r5, [sp, #32]
    5c3c:	e005      	b.n	5c4a <_svfprintf_r+0x212>
    5c3e:	3308      	adds	r3, #8
    5c40:	1c1a      	adds	r2, r3, #0
    5c42:	3e10      	subs	r6, #16
    5c44:	3208      	adds	r2, #8
    5c46:	2e10      	cmp	r6, #16
    5c48:	dd18      	ble.n	5c7c <_svfprintf_r+0x244>
    5c4a:	464a      	mov	r2, r9
    5c4c:	601a      	str	r2, [r3, #0]
    5c4e:	68a2      	ldr	r2, [r4, #8]
    5c50:	4650      	mov	r0, sl
    5c52:	3210      	adds	r2, #16
    5c54:	6058      	str	r0, [r3, #4]
    5c56:	60a2      	str	r2, [r4, #8]
    5c58:	6862      	ldr	r2, [r4, #4]
    5c5a:	3201      	adds	r2, #1
    5c5c:	6062      	str	r2, [r4, #4]
    5c5e:	2a07      	cmp	r2, #7
    5c60:	dded      	ble.n	5c3e <_svfprintf_r+0x206>
    5c62:	1c38      	adds	r0, r7, #0
    5c64:	1c29      	adds	r1, r5, #0
    5c66:	1c22      	adds	r2, r4, #0
    5c68:	f005 f9a8 	bl	afbc <__ssprint_r>
    5c6c:	2800      	cmp	r0, #0
    5c6e:	d000      	beq.n	5c72 <_svfprintf_r+0x23a>
    5c70:	e099      	b.n	5da6 <_svfprintf_r+0x36e>
    5c72:	3e10      	subs	r6, #16
    5c74:	aa21      	add	r2, sp, #132	; 0x84
    5c76:	ab1f      	add	r3, sp, #124	; 0x7c
    5c78:	2e10      	cmp	r6, #16
    5c7a:	dce6      	bgt.n	5c4a <_svfprintf_r+0x212>
    5c7c:	1c1d      	adds	r5, r3, #0
    5c7e:	1c17      	adds	r7, r2, #0
    5c80:	2110      	movs	r1, #16
    5c82:	1c0b      	adds	r3, r1, #0
    5c84:	4443      	add	r3, r8
    5c86:	602b      	str	r3, [r5, #0]
    5c88:	68a3      	ldr	r3, [r4, #8]
    5c8a:	606e      	str	r6, [r5, #4]
    5c8c:	18f6      	adds	r6, r6, r3
    5c8e:	6863      	ldr	r3, [r4, #4]
    5c90:	3301      	adds	r3, #1
    5c92:	60a6      	str	r6, [r4, #8]
    5c94:	6063      	str	r3, [r4, #4]
    5c96:	2b07      	cmp	r3, #7
    5c98:	dd00      	ble.n	5c9c <_svfprintf_r+0x264>
    5c9a:	e3df      	b.n	645c <_svfprintf_r+0xa24>
    5c9c:	9a07      	ldr	r2, [sp, #28]
    5c9e:	05d2      	lsls	r2, r2, #23
    5ca0:	d500      	bpl.n	5ca4 <_svfprintf_r+0x26c>
    5ca2:	e2bb      	b.n	621c <_svfprintf_r+0x7e4>
    5ca4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    5ca6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    5ca8:	603b      	str	r3, [r7, #0]
    5caa:	68a3      	ldr	r3, [r4, #8]
    5cac:	195b      	adds	r3, r3, r5
    5cae:	607d      	str	r5, [r7, #4]
    5cb0:	60a3      	str	r3, [r4, #8]
    5cb2:	6863      	ldr	r3, [r4, #4]
    5cb4:	3301      	adds	r3, #1
    5cb6:	6063      	str	r3, [r4, #4]
    5cb8:	2b07      	cmp	r3, #7
    5cba:	dd00      	ble.n	5cbe <_svfprintf_r+0x286>
    5cbc:	e3b8      	b.n	6430 <_svfprintf_r+0x9f8>
    5cbe:	1c3b      	adds	r3, r7, #0
    5cc0:	3308      	adds	r3, #8
    5cc2:	9f07      	ldr	r7, [sp, #28]
    5cc4:	077f      	lsls	r7, r7, #29
    5cc6:	d539      	bpl.n	5d3c <_svfprintf_r+0x304>
    5cc8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5cca:	990a      	ldr	r1, [sp, #40]	; 0x28
    5ccc:	1a45      	subs	r5, r0, r1
    5cce:	2d00      	cmp	r5, #0
    5cd0:	dd34      	ble.n	5d3c <_svfprintf_r+0x304>
    5cd2:	2d10      	cmp	r5, #16
    5cd4:	dc01      	bgt.n	5cda <_svfprintf_r+0x2a2>
    5cd6:	f001 f86e 	bl	6db6 <_svfprintf_r+0x137e>
    5cda:	4e3d      	ldr	r6, [pc, #244]	; (5dd0 <_svfprintf_r+0x398>)
    5cdc:	46b0      	mov	r8, r6
    5cde:	4647      	mov	r7, r8
    5ce0:	2610      	movs	r6, #16
    5ce2:	e002      	b.n	5cea <_svfprintf_r+0x2b2>
    5ce4:	3d10      	subs	r5, #16
    5ce6:	2d10      	cmp	r5, #16
    5ce8:	dd15      	ble.n	5d16 <_svfprintf_r+0x2de>
    5cea:	68a2      	ldr	r2, [r4, #8]
    5cec:	3210      	adds	r2, #16
    5cee:	601f      	str	r7, [r3, #0]
    5cf0:	605e      	str	r6, [r3, #4]
    5cf2:	60a2      	str	r2, [r4, #8]
    5cf4:	6862      	ldr	r2, [r4, #4]
    5cf6:	3201      	adds	r2, #1
    5cf8:	6062      	str	r2, [r4, #4]
    5cfa:	3308      	adds	r3, #8
    5cfc:	2a07      	cmp	r2, #7
    5cfe:	ddf1      	ble.n	5ce4 <_svfprintf_r+0x2ac>
    5d00:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d02:	9908      	ldr	r1, [sp, #32]
    5d04:	1c22      	adds	r2, r4, #0
    5d06:	f005 f959 	bl	afbc <__ssprint_r>
    5d0a:	2800      	cmp	r0, #0
    5d0c:	d14b      	bne.n	5da6 <_svfprintf_r+0x36e>
    5d0e:	3d10      	subs	r5, #16
    5d10:	ab1f      	add	r3, sp, #124	; 0x7c
    5d12:	2d10      	cmp	r5, #16
    5d14:	dce9      	bgt.n	5cea <_svfprintf_r+0x2b2>
    5d16:	46b8      	mov	r8, r7
    5d18:	4647      	mov	r7, r8
    5d1a:	605d      	str	r5, [r3, #4]
    5d1c:	601f      	str	r7, [r3, #0]
    5d1e:	68a3      	ldr	r3, [r4, #8]
    5d20:	18ed      	adds	r5, r5, r3
    5d22:	6863      	ldr	r3, [r4, #4]
    5d24:	3301      	adds	r3, #1
    5d26:	60a5      	str	r5, [r4, #8]
    5d28:	6063      	str	r3, [r4, #4]
    5d2a:	2b07      	cmp	r3, #7
    5d2c:	dd07      	ble.n	5d3e <_svfprintf_r+0x306>
    5d2e:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d30:	9908      	ldr	r1, [sp, #32]
    5d32:	1c22      	adds	r2, r4, #0
    5d34:	f005 f942 	bl	afbc <__ssprint_r>
    5d38:	2800      	cmp	r0, #0
    5d3a:	d134      	bne.n	5da6 <_svfprintf_r+0x36e>
    5d3c:	68a5      	ldr	r5, [r4, #8]
    5d3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    5d40:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5d42:	4283      	cmp	r3, r0
    5d44:	da00      	bge.n	5d48 <_svfprintf_r+0x310>
    5d46:	1c03      	adds	r3, r0, #0
    5d48:	990e      	ldr	r1, [sp, #56]	; 0x38
    5d4a:	18c9      	adds	r1, r1, r3
    5d4c:	910e      	str	r1, [sp, #56]	; 0x38
    5d4e:	2d00      	cmp	r5, #0
    5d50:	d000      	beq.n	5d54 <_svfprintf_r+0x31c>
    5d52:	e377      	b.n	6444 <_svfprintf_r+0xa0c>
    5d54:	2200      	movs	r2, #0
    5d56:	6062      	str	r2, [r4, #4]
    5d58:	4658      	mov	r0, fp
    5d5a:	7803      	ldrb	r3, [r0, #0]
    5d5c:	ad1f      	add	r5, sp, #124	; 0x7c
    5d5e:	2b00      	cmp	r3, #0
    5d60:	d000      	beq.n	5d64 <_svfprintf_r+0x32c>
    5d62:	e697      	b.n	5a94 <_svfprintf_r+0x5c>
    5d64:	465e      	mov	r6, fp
    5d66:	7833      	ldrb	r3, [r6, #0]
    5d68:	e6b3      	b.n	5ad2 <_svfprintf_r+0x9a>
    5d6a:	00b6      	lsls	r6, r6, #2
    5d6c:	5996      	ldr	r6, [r2, r6]
    5d6e:	46b7      	mov	pc, r6
    5d70:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    5d72:	427f      	negs	r7, r7
    5d74:	970b      	str	r7, [sp, #44]	; 0x2c
    5d76:	960f      	str	r6, [sp, #60]	; 0x3c
    5d78:	9e07      	ldr	r6, [sp, #28]
    5d7a:	2304      	movs	r3, #4
    5d7c:	431e      	orrs	r6, r3
    5d7e:	9607      	str	r6, [sp, #28]
    5d80:	780b      	ldrb	r3, [r1, #0]
    5d82:	e6be      	b.n	5b02 <_svfprintf_r+0xca>
    5d84:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d86:	9908      	ldr	r1, [sp, #32]
    5d88:	1c22      	adds	r2, r4, #0
    5d8a:	f005 f917 	bl	afbc <__ssprint_r>
    5d8e:	2800      	cmp	r0, #0
    5d90:	d109      	bne.n	5da6 <_svfprintf_r+0x36e>
    5d92:	ad1f      	add	r5, sp, #124	; 0x7c
    5d94:	e699      	b.n	5aca <_svfprintf_r+0x92>
    5d96:	68a3      	ldr	r3, [r4, #8]
    5d98:	2b00      	cmp	r3, #0
    5d9a:	d004      	beq.n	5da6 <_svfprintf_r+0x36e>
    5d9c:	9809      	ldr	r0, [sp, #36]	; 0x24
    5d9e:	9908      	ldr	r1, [sp, #32]
    5da0:	1c22      	adds	r2, r4, #0
    5da2:	f005 f90b 	bl	afbc <__ssprint_r>
    5da6:	9d08      	ldr	r5, [sp, #32]
    5da8:	89ab      	ldrh	r3, [r5, #12]
    5daa:	065e      	lsls	r6, r3, #25
    5dac:	d502      	bpl.n	5db4 <_svfprintf_r+0x37c>
    5dae:	2301      	movs	r3, #1
    5db0:	425b      	negs	r3, r3
    5db2:	930e      	str	r3, [sp, #56]	; 0x38
    5db4:	980e      	ldr	r0, [sp, #56]	; 0x38
    5db6:	b045      	add	sp, #276	; 0x114
    5db8:	bc3c      	pop	{r2, r3, r4, r5}
    5dba:	4690      	mov	r8, r2
    5dbc:	4699      	mov	r9, r3
    5dbe:	46a2      	mov	sl, r4
    5dc0:	46ab      	mov	fp, r5
    5dc2:	bcf0      	pop	{r4, r5, r6, r7}
    5dc4:	bc02      	pop	{r1}
    5dc6:	4708      	bx	r1
    5dc8:	0000010f 	.word	0x0000010f
    5dcc:	0000e174 	.word	0x0000e174
    5dd0:	0000e2d8 	.word	0x0000e2d8
    5dd4:	9a07      	ldr	r2, [sp, #28]
    5dd6:	9316      	str	r3, [sp, #88]	; 0x58
    5dd8:	2310      	movs	r3, #16
    5dda:	431a      	orrs	r2, r3
    5ddc:	9207      	str	r2, [sp, #28]
    5dde:	465e      	mov	r6, fp
    5de0:	468b      	mov	fp, r1
    5de2:	9b07      	ldr	r3, [sp, #28]
    5de4:	069b      	lsls	r3, r3, #26
    5de6:	d401      	bmi.n	5dec <_svfprintf_r+0x3b4>
    5de8:	f000 fc76 	bl	66d8 <_svfprintf_r+0xca0>
    5dec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5dee:	2307      	movs	r3, #7
    5df0:	3207      	adds	r2, #7
    5df2:	439a      	bics	r2, r3
    5df4:	6810      	ldr	r0, [r2, #0]
    5df6:	6851      	ldr	r1, [r2, #4]
    5df8:	2708      	movs	r7, #8
    5dfa:	18bf      	adds	r7, r7, r2
    5dfc:	9010      	str	r0, [sp, #64]	; 0x40
    5dfe:	9111      	str	r1, [sp, #68]	; 0x44
    5e00:	970f      	str	r7, [sp, #60]	; 0x3c
    5e02:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5e04:	2a00      	cmp	r2, #0
    5e06:	da01      	bge.n	5e0c <_svfprintf_r+0x3d4>
    5e08:	f000 fcc0 	bl	678c <_svfprintf_r+0xd54>
    5e0c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5e0e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5e10:	431a      	orrs	r2, r3
    5e12:	1e53      	subs	r3, r2, #1
    5e14:	419a      	sbcs	r2, r3
    5e16:	2301      	movs	r3, #1
    5e18:	2e00      	cmp	r6, #0
    5e1a:	db03      	blt.n	5e24 <_svfprintf_r+0x3ec>
    5e1c:	9f07      	ldr	r7, [sp, #28]
    5e1e:	2180      	movs	r1, #128	; 0x80
    5e20:	438f      	bics	r7, r1
    5e22:	9707      	str	r7, [sp, #28]
    5e24:	2e00      	cmp	r6, #0
    5e26:	d102      	bne.n	5e2e <_svfprintf_r+0x3f6>
    5e28:	2a00      	cmp	r2, #0
    5e2a:	d100      	bne.n	5e2e <_svfprintf_r+0x3f6>
    5e2c:	e255      	b.n	62da <_svfprintf_r+0x8a2>
    5e2e:	2b01      	cmp	r3, #1
    5e30:	d100      	bne.n	5e34 <_svfprintf_r+0x3fc>
    5e32:	e3af      	b.n	6594 <_svfprintf_r+0xb5c>
    5e34:	2b02      	cmp	r3, #2
    5e36:	d100      	bne.n	5e3a <_svfprintf_r+0x402>
    5e38:	e38e      	b.n	6558 <_svfprintf_r+0xb20>
    5e3a:	4659      	mov	r1, fp
    5e3c:	2007      	movs	r0, #7
    5e3e:	9413      	str	r4, [sp, #76]	; 0x4c
    5e40:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5e42:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5e44:	910a      	str	r1, [sp, #40]	; 0x28
    5e46:	4684      	mov	ip, r0
    5e48:	1c21      	adds	r1, r4, #0
    5e4a:	46a8      	mov	r8, r5
    5e4c:	08d7      	lsrs	r7, r2, #3
    5e4e:	0758      	lsls	r0, r3, #29
    5e50:	46ba      	mov	sl, r7
    5e52:	4665      	mov	r5, ip
    5e54:	4015      	ands	r5, r2
    5e56:	1c07      	adds	r7, r0, #0
    5e58:	4650      	mov	r0, sl
    5e5a:	4307      	orrs	r7, r0
    5e5c:	3901      	subs	r1, #1
    5e5e:	3530      	adds	r5, #48	; 0x30
    5e60:	08d8      	lsrs	r0, r3, #3
    5e62:	700d      	strb	r5, [r1, #0]
    5e64:	1c3a      	adds	r2, r7, #0
    5e66:	1c03      	adds	r3, r0, #0
    5e68:	4307      	orrs	r7, r0
    5e6a:	d1ef      	bne.n	5e4c <_svfprintf_r+0x414>
    5e6c:	980a      	ldr	r0, [sp, #40]	; 0x28
    5e6e:	9113      	str	r1, [sp, #76]	; 0x4c
    5e70:	9907      	ldr	r1, [sp, #28]
    5e72:	1c2f      	adds	r7, r5, #0
    5e74:	4683      	mov	fp, r0
    5e76:	9210      	str	r2, [sp, #64]	; 0x40
    5e78:	9311      	str	r3, [sp, #68]	; 0x44
    5e7a:	4645      	mov	r5, r8
    5e7c:	07c9      	lsls	r1, r1, #31
    5e7e:	d501      	bpl.n	5e84 <_svfprintf_r+0x44c>
    5e80:	f000 fc78 	bl	6774 <_svfprintf_r+0xd3c>
    5e84:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    5e86:	1aa2      	subs	r2, r4, r2
    5e88:	920c      	str	r2, [sp, #48]	; 0x30
    5e8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5e8c:	920a      	str	r2, [sp, #40]	; 0x28
    5e8e:	42b2      	cmp	r2, r6
    5e90:	da00      	bge.n	5e94 <_svfprintf_r+0x45c>
    5e92:	960a      	str	r6, [sp, #40]	; 0x28
    5e94:	464b      	mov	r3, r9
    5e96:	9614      	str	r6, [sp, #80]	; 0x50
    5e98:	2600      	movs	r6, #0
    5e9a:	781a      	ldrb	r2, [r3, #0]
    5e9c:	9618      	str	r6, [sp, #96]	; 0x60
    5e9e:	2a00      	cmp	r2, #0
    5ea0:	d100      	bne.n	5ea4 <_svfprintf_r+0x46c>
    5ea2:	e647      	b.n	5b34 <_svfprintf_r+0xfc>
    5ea4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    5ea6:	3701      	adds	r7, #1
    5ea8:	970a      	str	r7, [sp, #40]	; 0x28
    5eaa:	e643      	b.n	5b34 <_svfprintf_r+0xfc>
    5eac:	9807      	ldr	r0, [sp, #28]
    5eae:	465e      	mov	r6, fp
    5eb0:	9316      	str	r3, [sp, #88]	; 0x58
    5eb2:	468b      	mov	fp, r1
    5eb4:	4698      	mov	r8, r3
    5eb6:	0700      	lsls	r0, r0, #28
    5eb8:	d401      	bmi.n	5ebe <_svfprintf_r+0x486>
    5eba:	f000 fcc3 	bl	6844 <_svfprintf_r+0xe0c>
    5ebe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5ec0:	2307      	movs	r3, #7
    5ec2:	3207      	adds	r2, #7
    5ec4:	439a      	bics	r2, r3
    5ec6:	6813      	ldr	r3, [r2, #0]
    5ec8:	2108      	movs	r1, #8
    5eca:	1889      	adds	r1, r1, r2
    5ecc:	910f      	str	r1, [sp, #60]	; 0x3c
    5ece:	931a      	str	r3, [sp, #104]	; 0x68
    5ed0:	6852      	ldr	r2, [r2, #4]
    5ed2:	921b      	str	r2, [sp, #108]	; 0x6c
    5ed4:	981a      	ldr	r0, [sp, #104]	; 0x68
    5ed6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5ed8:	f005 f818 	bl	af0c <__fpclassifyd>
    5edc:	2801      	cmp	r0, #1
    5ede:	d001      	beq.n	5ee4 <_svfprintf_r+0x4ac>
    5ee0:	f000 fc68 	bl	67b4 <_svfprintf_r+0xd7c>
    5ee4:	981a      	ldr	r0, [sp, #104]	; 0x68
    5ee6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    5ee8:	4bc8      	ldr	r3, [pc, #800]	; (620c <_svfprintf_r+0x7d4>)
    5eea:	4ac7      	ldr	r2, [pc, #796]	; (6208 <_svfprintf_r+0x7d0>)
    5eec:	f008 f900 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    5ef0:	2800      	cmp	r0, #0
    5ef2:	d001      	beq.n	5ef8 <_svfprintf_r+0x4c0>
    5ef4:	f000 ff23 	bl	6d3e <_svfprintf_r+0x1306>
    5ef8:	4649      	mov	r1, r9
    5efa:	780a      	ldrb	r2, [r1, #0]
    5efc:	9e16      	ldr	r6, [sp, #88]	; 0x58
    5efe:	2e47      	cmp	r6, #71	; 0x47
    5f00:	dd01      	ble.n	5f06 <_svfprintf_r+0x4ce>
    5f02:	f000 fdd4 	bl	6aae <_svfprintf_r+0x1076>
    5f06:	4fc2      	ldr	r7, [pc, #776]	; (6210 <_svfprintf_r+0x7d8>)
    5f08:	9713      	str	r7, [sp, #76]	; 0x4c
    5f0a:	9907      	ldr	r1, [sp, #28]
    5f0c:	2380      	movs	r3, #128	; 0x80
    5f0e:	4399      	bics	r1, r3
    5f10:	2600      	movs	r6, #0
    5f12:	3b7d      	subs	r3, #125	; 0x7d
    5f14:	9107      	str	r1, [sp, #28]
    5f16:	930a      	str	r3, [sp, #40]	; 0x28
    5f18:	930c      	str	r3, [sp, #48]	; 0x30
    5f1a:	9614      	str	r6, [sp, #80]	; 0x50
    5f1c:	9618      	str	r6, [sp, #96]	; 0x60
    5f1e:	e7be      	b.n	5e9e <_svfprintf_r+0x466>
    5f20:	9f07      	ldr	r7, [sp, #28]
    5f22:	2308      	movs	r3, #8
    5f24:	431f      	orrs	r7, r3
    5f26:	9707      	str	r7, [sp, #28]
    5f28:	780b      	ldrb	r3, [r1, #0]
    5f2a:	e5ea      	b.n	5b02 <_svfprintf_r+0xca>
    5f2c:	9a07      	ldr	r2, [sp, #28]
    5f2e:	9316      	str	r3, [sp, #88]	; 0x58
    5f30:	2310      	movs	r3, #16
    5f32:	431a      	orrs	r2, r3
    5f34:	9207      	str	r2, [sp, #28]
    5f36:	465e      	mov	r6, fp
    5f38:	468b      	mov	fp, r1
    5f3a:	9b07      	ldr	r3, [sp, #28]
    5f3c:	2120      	movs	r1, #32
    5f3e:	4019      	ands	r1, r3
    5f40:	d100      	bne.n	5f44 <_svfprintf_r+0x50c>
    5f42:	e3b5      	b.n	66b0 <_svfprintf_r+0xc78>
    5f44:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5f46:	2307      	movs	r3, #7
    5f48:	3207      	adds	r2, #7
    5f4a:	439a      	bics	r2, r3
    5f4c:	6810      	ldr	r0, [r2, #0]
    5f4e:	6851      	ldr	r1, [r2, #4]
    5f50:	2708      	movs	r7, #8
    5f52:	18bf      	adds	r7, r7, r2
    5f54:	9010      	str	r0, [sp, #64]	; 0x40
    5f56:	9111      	str	r1, [sp, #68]	; 0x44
    5f58:	1c02      	adds	r2, r0, #0
    5f5a:	430a      	orrs	r2, r1
    5f5c:	970f      	str	r7, [sp, #60]	; 0x3c
    5f5e:	1e53      	subs	r3, r2, #1
    5f60:	419a      	sbcs	r2, r3
    5f62:	2300      	movs	r3, #0
    5f64:	2000      	movs	r0, #0
    5f66:	464f      	mov	r7, r9
    5f68:	7038      	strb	r0, [r7, #0]
    5f6a:	e755      	b.n	5e18 <_svfprintf_r+0x3e0>
    5f6c:	9807      	ldr	r0, [sp, #28]
    5f6e:	9316      	str	r3, [sp, #88]	; 0x58
    5f70:	2310      	movs	r3, #16
    5f72:	4318      	orrs	r0, r3
    5f74:	9007      	str	r0, [sp, #28]
    5f76:	465e      	mov	r6, fp
    5f78:	468b      	mov	fp, r1
    5f7a:	9907      	ldr	r1, [sp, #28]
    5f7c:	2220      	movs	r2, #32
    5f7e:	400a      	ands	r2, r1
    5f80:	d100      	bne.n	5f84 <_svfprintf_r+0x54c>
    5f82:	e382      	b.n	668a <_svfprintf_r+0xc52>
    5f84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5f86:	2307      	movs	r3, #7
    5f88:	3207      	adds	r2, #7
    5f8a:	439a      	bics	r2, r3
    5f8c:	6810      	ldr	r0, [r2, #0]
    5f8e:	6851      	ldr	r1, [r2, #4]
    5f90:	3301      	adds	r3, #1
    5f92:	189b      	adds	r3, r3, r2
    5f94:	1c02      	adds	r2, r0, #0
    5f96:	430a      	orrs	r2, r1
    5f98:	930f      	str	r3, [sp, #60]	; 0x3c
    5f9a:	9010      	str	r0, [sp, #64]	; 0x40
    5f9c:	9111      	str	r1, [sp, #68]	; 0x44
    5f9e:	1e53      	subs	r3, r2, #1
    5fa0:	419a      	sbcs	r2, r3
    5fa2:	2301      	movs	r3, #1
    5fa4:	e7de      	b.n	5f64 <_svfprintf_r+0x52c>
    5fa6:	465e      	mov	r6, fp
    5fa8:	489a      	ldr	r0, [pc, #616]	; (6214 <_svfprintf_r+0x7dc>)
    5faa:	468b      	mov	fp, r1
    5fac:	9907      	ldr	r1, [sp, #28]
    5fae:	2220      	movs	r2, #32
    5fb0:	9316      	str	r3, [sp, #88]	; 0x58
    5fb2:	9017      	str	r0, [sp, #92]	; 0x5c
    5fb4:	400a      	ands	r2, r1
    5fb6:	d100      	bne.n	5fba <_svfprintf_r+0x582>
    5fb8:	e0f3      	b.n	61a2 <_svfprintf_r+0x76a>
    5fba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5fbc:	2307      	movs	r3, #7
    5fbe:	3207      	adds	r2, #7
    5fc0:	439a      	bics	r2, r3
    5fc2:	6810      	ldr	r0, [r2, #0]
    5fc4:	6851      	ldr	r1, [r2, #4]
    5fc6:	3301      	adds	r3, #1
    5fc8:	189b      	adds	r3, r3, r2
    5fca:	9010      	str	r0, [sp, #64]	; 0x40
    5fcc:	9111      	str	r1, [sp, #68]	; 0x44
    5fce:	930f      	str	r3, [sp, #60]	; 0x3c
    5fd0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    5fd2:	9f11      	ldr	r7, [sp, #68]	; 0x44
    5fd4:	433a      	orrs	r2, r7
    5fd6:	1e53      	subs	r3, r2, #1
    5fd8:	419a      	sbcs	r2, r3
    5fda:	2a00      	cmp	r2, #0
    5fdc:	d100      	bne.n	5fe0 <_svfprintf_r+0x5a8>
    5fde:	e365      	b.n	66ac <_svfprintf_r+0xc74>
    5fe0:	9807      	ldr	r0, [sp, #28]
    5fe2:	2301      	movs	r3, #1
    5fe4:	4218      	tst	r0, r3
    5fe6:	d100      	bne.n	5fea <_svfprintf_r+0x5b2>
    5fe8:	e360      	b.n	66ac <_svfprintf_r+0xc74>
    5fea:	aa43      	add	r2, sp, #268	; 0x10c
    5fec:	2130      	movs	r1, #48	; 0x30
    5fee:	7011      	strb	r1, [r2, #0]
    5ff0:	a916      	add	r1, sp, #88	; 0x58
    5ff2:	7809      	ldrb	r1, [r1, #0]
    5ff4:	7051      	strb	r1, [r2, #1]
    5ff6:	2102      	movs	r1, #2
    5ff8:	4308      	orrs	r0, r1
    5ffa:	1c1a      	adds	r2, r3, #0
    5ffc:	9007      	str	r0, [sp, #28]
    5ffe:	1c0b      	adds	r3, r1, #0
    6000:	e7b0      	b.n	5f64 <_svfprintf_r+0x52c>
    6002:	780b      	ldrb	r3, [r1, #0]
    6004:	3101      	adds	r1, #1
    6006:	2b2a      	cmp	r3, #42	; 0x2a
    6008:	d101      	bne.n	600e <_svfprintf_r+0x5d6>
    600a:	f000 ff9d 	bl	6f48 <_svfprintf_r+0x1510>
    600e:	2630      	movs	r6, #48	; 0x30
    6010:	4276      	negs	r6, r6
    6012:	18f6      	adds	r6, r6, r3
    6014:	2700      	movs	r7, #0
    6016:	960a      	str	r6, [sp, #40]	; 0x28
    6018:	46bb      	mov	fp, r7
    601a:	2e09      	cmp	r6, #9
    601c:	d900      	bls.n	6020 <_svfprintf_r+0x5e8>
    601e:	e571      	b.n	5b04 <_svfprintf_r+0xcc>
    6020:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    6022:	46a8      	mov	r8, r5
    6024:	1c3b      	adds	r3, r7, #0
    6026:	009d      	lsls	r5, r3, #2
    6028:	18eb      	adds	r3, r5, r3
    602a:	780d      	ldrb	r5, [r1, #0]
    602c:	005b      	lsls	r3, r3, #1
    602e:	199b      	adds	r3, r3, r6
    6030:	1c2e      	adds	r6, r5, #0
    6032:	3e30      	subs	r6, #48	; 0x30
    6034:	3101      	adds	r1, #1
    6036:	2e09      	cmp	r6, #9
    6038:	d9f5      	bls.n	6026 <_svfprintf_r+0x5ee>
    603a:	469b      	mov	fp, r3
    603c:	465e      	mov	r6, fp
    603e:	1c2b      	adds	r3, r5, #0
    6040:	4645      	mov	r5, r8
    6042:	2e00      	cmp	r6, #0
    6044:	46b3      	mov	fp, r6
    6046:	db00      	blt.n	604a <_svfprintf_r+0x612>
    6048:	e55c      	b.n	5b04 <_svfprintf_r+0xcc>
    604a:	2601      	movs	r6, #1
    604c:	4276      	negs	r6, r6
    604e:	46b3      	mov	fp, r6
    6050:	e558      	b.n	5b04 <_svfprintf_r+0xcc>
    6052:	9e07      	ldr	r6, [sp, #28]
    6054:	4667      	mov	r7, ip
    6056:	433e      	orrs	r6, r7
    6058:	9607      	str	r6, [sp, #28]
    605a:	780b      	ldrb	r3, [r1, #0]
    605c:	e551      	b.n	5b02 <_svfprintf_r+0xca>
    605e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6060:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6062:	681b      	ldr	r3, [r3, #0]
    6064:	3604      	adds	r6, #4
    6066:	930b      	str	r3, [sp, #44]	; 0x2c
    6068:	2b00      	cmp	r3, #0
    606a:	da00      	bge.n	606e <_svfprintf_r+0x636>
    606c:	e680      	b.n	5d70 <_svfprintf_r+0x338>
    606e:	780b      	ldrb	r3, [r1, #0]
    6070:	960f      	str	r6, [sp, #60]	; 0x3c
    6072:	e546      	b.n	5b02 <_svfprintf_r+0xca>
    6074:	232b      	movs	r3, #43	; 0x2b
    6076:	464f      	mov	r7, r9
    6078:	703b      	strb	r3, [r7, #0]
    607a:	780b      	ldrb	r3, [r1, #0]
    607c:	e541      	b.n	5b02 <_svfprintf_r+0xca>
    607e:	9f07      	ldr	r7, [sp, #28]
    6080:	4653      	mov	r3, sl
    6082:	431f      	orrs	r7, r3
    6084:	9707      	str	r7, [sp, #28]
    6086:	780b      	ldrb	r3, [r1, #0]
    6088:	e53b      	b.n	5b02 <_svfprintf_r+0xca>
    608a:	3b30      	subs	r3, #48	; 0x30
    608c:	2600      	movs	r6, #0
    608e:	930a      	str	r3, [sp, #40]	; 0x28
    6090:	960b      	str	r6, [sp, #44]	; 0x2c
    6092:	1c33      	adds	r3, r6, #0
    6094:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    6096:	46a8      	mov	r8, r5
    6098:	009d      	lsls	r5, r3, #2
    609a:	18eb      	adds	r3, r5, r3
    609c:	780d      	ldrb	r5, [r1, #0]
    609e:	005b      	lsls	r3, r3, #1
    60a0:	18f3      	adds	r3, r6, r3
    60a2:	1c2e      	adds	r6, r5, #0
    60a4:	3e30      	subs	r6, #48	; 0x30
    60a6:	3101      	adds	r1, #1
    60a8:	2e09      	cmp	r6, #9
    60aa:	d9f5      	bls.n	6098 <_svfprintf_r+0x660>
    60ac:	930b      	str	r3, [sp, #44]	; 0x2c
    60ae:	1c2b      	adds	r3, r5, #0
    60b0:	4645      	mov	r5, r8
    60b2:	e527      	b.n	5b04 <_svfprintf_r+0xcc>
    60b4:	464e      	mov	r6, r9
    60b6:	7833      	ldrb	r3, [r6, #0]
    60b8:	2b00      	cmp	r3, #0
    60ba:	d000      	beq.n	60be <_svfprintf_r+0x686>
    60bc:	e377      	b.n	67ae <_svfprintf_r+0xd76>
    60be:	7030      	strb	r0, [r6, #0]
    60c0:	780b      	ldrb	r3, [r1, #0]
    60c2:	e51e      	b.n	5b02 <_svfprintf_r+0xca>
    60c4:	9f07      	ldr	r7, [sp, #28]
    60c6:	2301      	movs	r3, #1
    60c8:	431f      	orrs	r7, r3
    60ca:	9707      	str	r7, [sp, #28]
    60cc:	780b      	ldrb	r3, [r1, #0]
    60ce:	e518      	b.n	5b02 <_svfprintf_r+0xca>
    60d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    60d2:	1c16      	adds	r6, r2, #0
    60d4:	6812      	ldr	r2, [r2, #0]
    60d6:	9316      	str	r3, [sp, #88]	; 0x58
    60d8:	ab2f      	add	r3, sp, #188	; 0xbc
    60da:	468b      	mov	fp, r1
    60dc:	3604      	adds	r6, #4
    60de:	2101      	movs	r1, #1
    60e0:	701a      	strb	r2, [r3, #0]
    60e2:	2000      	movs	r0, #0
    60e4:	2200      	movs	r2, #0
    60e6:	464f      	mov	r7, r9
    60e8:	960f      	str	r6, [sp, #60]	; 0x3c
    60ea:	7038      	strb	r0, [r7, #0]
    60ec:	910a      	str	r1, [sp, #40]	; 0x28
    60ee:	910c      	str	r1, [sp, #48]	; 0x30
    60f0:	9214      	str	r2, [sp, #80]	; 0x50
    60f2:	9218      	str	r2, [sp, #96]	; 0x60
    60f4:	9313      	str	r3, [sp, #76]	; 0x4c
    60f6:	e51d      	b.n	5b34 <_svfprintf_r+0xfc>
    60f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    60fa:	1c1f      	adds	r7, r3, #0
    60fc:	681b      	ldr	r3, [r3, #0]
    60fe:	465e      	mov	r6, fp
    6100:	468b      	mov	fp, r1
    6102:	9907      	ldr	r1, [sp, #28]
    6104:	9310      	str	r3, [sp, #64]	; 0x40
    6106:	2302      	movs	r3, #2
    6108:	2000      	movs	r0, #0
    610a:	4319      	orrs	r1, r3
    610c:	aa43      	add	r2, sp, #268	; 0x10c
    610e:	3704      	adds	r7, #4
    6110:	9011      	str	r0, [sp, #68]	; 0x44
    6112:	9107      	str	r1, [sp, #28]
    6114:	3078      	adds	r0, #120	; 0x78
    6116:	2130      	movs	r1, #48	; 0x30
    6118:	7011      	strb	r1, [r2, #0]
    611a:	970f      	str	r7, [sp, #60]	; 0x3c
    611c:	7050      	strb	r0, [r2, #1]
    611e:	4f3e      	ldr	r7, [pc, #248]	; (6218 <_svfprintf_r+0x7e0>)
    6120:	9a10      	ldr	r2, [sp, #64]	; 0x40
    6122:	9717      	str	r7, [sp, #92]	; 0x5c
    6124:	1e51      	subs	r1, r2, #1
    6126:	418a      	sbcs	r2, r1
    6128:	9016      	str	r0, [sp, #88]	; 0x58
    612a:	e71b      	b.n	5f64 <_svfprintf_r+0x52c>
    612c:	9b07      	ldr	r3, [sp, #28]
    612e:	4303      	orrs	r3, r0
    6130:	9307      	str	r3, [sp, #28]
    6132:	780b      	ldrb	r3, [r1, #0]
    6134:	e4e5      	b.n	5b02 <_svfprintf_r+0xca>
    6136:	465e      	mov	r6, fp
    6138:	4648      	mov	r0, r9
    613a:	468b      	mov	fp, r1
    613c:	2100      	movs	r1, #0
    613e:	7001      	strb	r1, [r0, #0]
    6140:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6142:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    6144:	6812      	ldr	r2, [r2, #0]
    6146:	9316      	str	r3, [sp, #88]	; 0x58
    6148:	3704      	adds	r7, #4
    614a:	9213      	str	r2, [sp, #76]	; 0x4c
    614c:	2a00      	cmp	r2, #0
    614e:	d101      	bne.n	6154 <_svfprintf_r+0x71c>
    6150:	f000 fe40 	bl	6dd4 <_svfprintf_r+0x139c>
    6154:	2e00      	cmp	r6, #0
    6156:	da01      	bge.n	615c <_svfprintf_r+0x724>
    6158:	f000 fdf8 	bl	6d4c <_svfprintf_r+0x1314>
    615c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    615e:	2100      	movs	r1, #0
    6160:	1c32      	adds	r2, r6, #0
    6162:	f003 fee3 	bl	9f2c <memchr>
    6166:	2800      	cmp	r0, #0
    6168:	d101      	bne.n	616e <_svfprintf_r+0x736>
    616a:	f000 fe88 	bl	6e7e <_svfprintf_r+0x1446>
    616e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6170:	1a80      	subs	r0, r0, r2
    6172:	900c      	str	r0, [sp, #48]	; 0x30
    6174:	42b0      	cmp	r0, r6
    6176:	dc01      	bgt.n	617c <_svfprintf_r+0x744>
    6178:	f000 fc7a 	bl	6a70 <_svfprintf_r+0x1038>
    617c:	960a      	str	r6, [sp, #40]	; 0x28
    617e:	464b      	mov	r3, r9
    6180:	960c      	str	r6, [sp, #48]	; 0x30
    6182:	2600      	movs	r6, #0
    6184:	781a      	ldrb	r2, [r3, #0]
    6186:	970f      	str	r7, [sp, #60]	; 0x3c
    6188:	9614      	str	r6, [sp, #80]	; 0x50
    618a:	9618      	str	r6, [sp, #96]	; 0x60
    618c:	e687      	b.n	5e9e <_svfprintf_r+0x466>
    618e:	465e      	mov	r6, fp
    6190:	4f21      	ldr	r7, [pc, #132]	; (6218 <_svfprintf_r+0x7e0>)
    6192:	468b      	mov	fp, r1
    6194:	9907      	ldr	r1, [sp, #28]
    6196:	2220      	movs	r2, #32
    6198:	9316      	str	r3, [sp, #88]	; 0x58
    619a:	9717      	str	r7, [sp, #92]	; 0x5c
    619c:	400a      	ands	r2, r1
    619e:	d000      	beq.n	61a2 <_svfprintf_r+0x76a>
    61a0:	e70b      	b.n	5fba <_svfprintf_r+0x582>
    61a2:	9907      	ldr	r1, [sp, #28]
    61a4:	2310      	movs	r3, #16
    61a6:	4019      	ands	r1, r3
    61a8:	d100      	bne.n	61ac <_svfprintf_r+0x774>
    61aa:	e364      	b.n	6876 <_svfprintf_r+0xe3e>
    61ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
    61ae:	6809      	ldr	r1, [r1, #0]
    61b0:	9211      	str	r2, [sp, #68]	; 0x44
    61b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    61b4:	3204      	adds	r2, #4
    61b6:	9110      	str	r1, [sp, #64]	; 0x40
    61b8:	920f      	str	r2, [sp, #60]	; 0x3c
    61ba:	e709      	b.n	5fd0 <_svfprintf_r+0x598>
    61bc:	780b      	ldrb	r3, [r1, #0]
    61be:	2b6c      	cmp	r3, #108	; 0x6c
    61c0:	d101      	bne.n	61c6 <_svfprintf_r+0x78e>
    61c2:	f000 fc4a 	bl	6a5a <_svfprintf_r+0x1022>
    61c6:	9e07      	ldr	r6, [sp, #28]
    61c8:	2710      	movs	r7, #16
    61ca:	433e      	orrs	r6, r7
    61cc:	9607      	str	r6, [sp, #28]
    61ce:	e498      	b.n	5b02 <_svfprintf_r+0xca>
    61d0:	468b      	mov	fp, r1
    61d2:	9907      	ldr	r1, [sp, #28]
    61d4:	0689      	lsls	r1, r1, #26
    61d6:	d400      	bmi.n	61da <_svfprintf_r+0x7a2>
    61d8:	e341      	b.n	685e <_svfprintf_r+0xe26>
    61da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    61dc:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    61de:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    61e0:	6813      	ldr	r3, [r2, #0]
    61e2:	3704      	adds	r7, #4
    61e4:	17f2      	asrs	r2, r6, #31
    61e6:	601e      	str	r6, [r3, #0]
    61e8:	605a      	str	r2, [r3, #4]
    61ea:	970f      	str	r7, [sp, #60]	; 0x3c
    61ec:	e44d      	b.n	5a8a <_svfprintf_r+0x52>
    61ee:	465e      	mov	r6, fp
    61f0:	9316      	str	r3, [sp, #88]	; 0x58
    61f2:	468b      	mov	fp, r1
    61f4:	e5f5      	b.n	5de2 <_svfprintf_r+0x3aa>
    61f6:	465e      	mov	r6, fp
    61f8:	9316      	str	r3, [sp, #88]	; 0x58
    61fa:	468b      	mov	fp, r1
    61fc:	e6bd      	b.n	5f7a <_svfprintf_r+0x542>
    61fe:	465e      	mov	r6, fp
    6200:	9316      	str	r3, [sp, #88]	; 0x58
    6202:	468b      	mov	fp, r1
    6204:	e699      	b.n	5f3a <_svfprintf_r+0x502>
    6206:	46c0      	nop			; (mov r8, r8)
	...
    6210:	0000ed04 	.word	0x0000ed04
    6214:	0000ed14 	.word	0x0000ed14
    6218:	0000ed28 	.word	0x0000ed28
    621c:	9e16      	ldr	r6, [sp, #88]	; 0x58
    621e:	2e65      	cmp	r6, #101	; 0x65
    6220:	dc00      	bgt.n	6224 <_svfprintf_r+0x7ec>
    6222:	e0bb      	b.n	639c <_svfprintf_r+0x964>
    6224:	981a      	ldr	r0, [sp, #104]	; 0x68
    6226:	991b      	ldr	r1, [sp, #108]	; 0x6c
    6228:	4bc8      	ldr	r3, [pc, #800]	; (654c <_svfprintf_r+0xb14>)
    622a:	4ac7      	ldr	r2, [pc, #796]	; (6548 <_svfprintf_r+0xb10>)
    622c:	f007 ff64 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    6230:	2800      	cmp	r0, #0
    6232:	d100      	bne.n	6236 <_svfprintf_r+0x7fe>
    6234:	e133      	b.n	649e <_svfprintf_r+0xa66>
    6236:	4bc6      	ldr	r3, [pc, #792]	; (6550 <_svfprintf_r+0xb18>)
    6238:	603b      	str	r3, [r7, #0]
    623a:	2301      	movs	r3, #1
    623c:	607b      	str	r3, [r7, #4]
    623e:	68a3      	ldr	r3, [r4, #8]
    6240:	3301      	adds	r3, #1
    6242:	60a3      	str	r3, [r4, #8]
    6244:	6863      	ldr	r3, [r4, #4]
    6246:	3301      	adds	r3, #1
    6248:	6063      	str	r3, [r4, #4]
    624a:	2b07      	cmp	r3, #7
    624c:	dd00      	ble.n	6250 <_svfprintf_r+0x818>
    624e:	e3a9      	b.n	69a4 <_svfprintf_r+0xf6c>
    6250:	1c3b      	adds	r3, r7, #0
    6252:	3308      	adds	r3, #8
    6254:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6256:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6258:	42ba      	cmp	r2, r7
    625a:	db03      	blt.n	6264 <_svfprintf_r+0x82c>
    625c:	9807      	ldr	r0, [sp, #28]
    625e:	07c0      	lsls	r0, r0, #31
    6260:	d400      	bmi.n	6264 <_svfprintf_r+0x82c>
    6262:	e52e      	b.n	5cc2 <_svfprintf_r+0x28a>
    6264:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    6266:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    6268:	605a      	str	r2, [r3, #4]
    626a:	68a2      	ldr	r2, [r4, #8]
    626c:	9919      	ldr	r1, [sp, #100]	; 0x64
    626e:	1952      	adds	r2, r2, r5
    6270:	6019      	str	r1, [r3, #0]
    6272:	60a2      	str	r2, [r4, #8]
    6274:	6862      	ldr	r2, [r4, #4]
    6276:	3201      	adds	r2, #1
    6278:	6062      	str	r2, [r4, #4]
    627a:	2a07      	cmp	r2, #7
    627c:	dd01      	ble.n	6282 <_svfprintf_r+0x84a>
    627e:	f000 fc1a 	bl	6ab6 <_svfprintf_r+0x107e>
    6282:	1c1a      	adds	r2, r3, #0
    6284:	3208      	adds	r2, #8
    6286:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    6288:	3d01      	subs	r5, #1
    628a:	2d00      	cmp	r5, #0
    628c:	dc00      	bgt.n	6290 <_svfprintf_r+0x858>
    628e:	e379      	b.n	6984 <_svfprintf_r+0xf4c>
    6290:	2d10      	cmp	r5, #16
    6292:	dc00      	bgt.n	6296 <_svfprintf_r+0x85e>
    6294:	e2a9      	b.n	67ea <_svfprintf_r+0xdb2>
    6296:	4eaf      	ldr	r6, [pc, #700]	; (6554 <_svfprintf_r+0xb1c>)
    6298:	2710      	movs	r7, #16
    629a:	46b0      	mov	r8, r6
    629c:	1c3e      	adds	r6, r7, #0
    629e:	4446      	add	r6, r8
    62a0:	e006      	b.n	62b0 <_svfprintf_r+0x878>
    62a2:	3208      	adds	r2, #8
    62a4:	1c13      	adds	r3, r2, #0
    62a6:	3308      	adds	r3, #8
    62a8:	3d10      	subs	r5, #16
    62aa:	2d10      	cmp	r5, #16
    62ac:	dc00      	bgt.n	62b0 <_svfprintf_r+0x878>
    62ae:	e2a0      	b.n	67f2 <_svfprintf_r+0xdba>
    62b0:	68a3      	ldr	r3, [r4, #8]
    62b2:	3310      	adds	r3, #16
    62b4:	6016      	str	r6, [r2, #0]
    62b6:	6057      	str	r7, [r2, #4]
    62b8:	60a3      	str	r3, [r4, #8]
    62ba:	6863      	ldr	r3, [r4, #4]
    62bc:	3301      	adds	r3, #1
    62be:	6063      	str	r3, [r4, #4]
    62c0:	2b07      	cmp	r3, #7
    62c2:	ddee      	ble.n	62a2 <_svfprintf_r+0x86a>
    62c4:	9809      	ldr	r0, [sp, #36]	; 0x24
    62c6:	9908      	ldr	r1, [sp, #32]
    62c8:	1c22      	adds	r2, r4, #0
    62ca:	f004 fe77 	bl	afbc <__ssprint_r>
    62ce:	2800      	cmp	r0, #0
    62d0:	d000      	beq.n	62d4 <_svfprintf_r+0x89c>
    62d2:	e568      	b.n	5da6 <_svfprintf_r+0x36e>
    62d4:	ab21      	add	r3, sp, #132	; 0x84
    62d6:	aa1f      	add	r2, sp, #124	; 0x7c
    62d8:	e7e6      	b.n	62a8 <_svfprintf_r+0x870>
    62da:	2b00      	cmp	r3, #0
    62dc:	d000      	beq.n	62e0 <_svfprintf_r+0x8a8>
    62de:	e0ba      	b.n	6456 <_svfprintf_r+0xa1e>
    62e0:	9807      	ldr	r0, [sp, #28]
    62e2:	07c0      	lsls	r0, r0, #31
    62e4:	d400      	bmi.n	62e8 <_svfprintf_r+0x8b0>
    62e6:	e12c      	b.n	6542 <_svfprintf_r+0xb0a>
    62e8:	2127      	movs	r1, #39	; 0x27
    62ea:	ab2f      	add	r3, sp, #188	; 0xbc
    62ec:	2230      	movs	r2, #48	; 0x30
    62ee:	545a      	strb	r2, [r3, r1]
    62f0:	185b      	adds	r3, r3, r1
    62f2:	1ae1      	subs	r1, r4, r3
    62f4:	910c      	str	r1, [sp, #48]	; 0x30
    62f6:	9313      	str	r3, [sp, #76]	; 0x4c
    62f8:	e5c7      	b.n	5e8a <_svfprintf_r+0x452>
    62fa:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    62fc:	980a      	ldr	r0, [sp, #40]	; 0x28
    62fe:	1a3e      	subs	r6, r7, r0
    6300:	2e00      	cmp	r6, #0
    6302:	dc00      	bgt.n	6306 <_svfprintf_r+0x8ce>
    6304:	e487      	b.n	5c16 <_svfprintf_r+0x1de>
    6306:	2e10      	cmp	r6, #16
    6308:	dc01      	bgt.n	630e <_svfprintf_r+0x8d6>
    630a:	f000 fd9b 	bl	6e44 <_svfprintf_r+0x140c>
    630e:	4a91      	ldr	r2, [pc, #580]	; (6554 <_svfprintf_r+0xb1c>)
    6310:	1c2b      	adds	r3, r5, #0
    6312:	2510      	movs	r5, #16
    6314:	1c2f      	adds	r7, r5, #0
    6316:	4690      	mov	r8, r2
    6318:	46a9      	mov	r9, r5
    631a:	4447      	add	r7, r8
    631c:	9d09      	ldr	r5, [sp, #36]	; 0x24
    631e:	e005      	b.n	632c <_svfprintf_r+0x8f4>
    6320:	3308      	adds	r3, #8
    6322:	1c1a      	adds	r2, r3, #0
    6324:	3e10      	subs	r6, #16
    6326:	3208      	adds	r2, #8
    6328:	2e10      	cmp	r6, #16
    632a:	dd17      	ble.n	635c <_svfprintf_r+0x924>
    632c:	68a2      	ldr	r2, [r4, #8]
    632e:	4648      	mov	r0, r9
    6330:	3210      	adds	r2, #16
    6332:	601f      	str	r7, [r3, #0]
    6334:	6058      	str	r0, [r3, #4]
    6336:	60a2      	str	r2, [r4, #8]
    6338:	6862      	ldr	r2, [r4, #4]
    633a:	3201      	adds	r2, #1
    633c:	6062      	str	r2, [r4, #4]
    633e:	2a07      	cmp	r2, #7
    6340:	ddee      	ble.n	6320 <_svfprintf_r+0x8e8>
    6342:	1c28      	adds	r0, r5, #0
    6344:	9908      	ldr	r1, [sp, #32]
    6346:	1c22      	adds	r2, r4, #0
    6348:	f004 fe38 	bl	afbc <__ssprint_r>
    634c:	2800      	cmp	r0, #0
    634e:	d000      	beq.n	6352 <_svfprintf_r+0x91a>
    6350:	e529      	b.n	5da6 <_svfprintf_r+0x36e>
    6352:	3e10      	subs	r6, #16
    6354:	aa21      	add	r2, sp, #132	; 0x84
    6356:	ab1f      	add	r3, sp, #124	; 0x7c
    6358:	2e10      	cmp	r6, #16
    635a:	dce7      	bgt.n	632c <_svfprintf_r+0x8f4>
    635c:	1c15      	adds	r5, r2, #0
    635e:	2110      	movs	r1, #16
    6360:	1c0a      	adds	r2, r1, #0
    6362:	4442      	add	r2, r8
    6364:	605e      	str	r6, [r3, #4]
    6366:	601a      	str	r2, [r3, #0]
    6368:	68a3      	ldr	r3, [r4, #8]
    636a:	18f6      	adds	r6, r6, r3
    636c:	6863      	ldr	r3, [r4, #4]
    636e:	3301      	adds	r3, #1
    6370:	60a6      	str	r6, [r4, #8]
    6372:	6063      	str	r3, [r4, #4]
    6374:	2b07      	cmp	r3, #7
    6376:	dc00      	bgt.n	637a <_svfprintf_r+0x942>
    6378:	e44d      	b.n	5c16 <_svfprintf_r+0x1de>
    637a:	9809      	ldr	r0, [sp, #36]	; 0x24
    637c:	9908      	ldr	r1, [sp, #32]
    637e:	1c22      	adds	r2, r4, #0
    6380:	f004 fe1c 	bl	afbc <__ssprint_r>
    6384:	2800      	cmp	r0, #0
    6386:	d000      	beq.n	638a <_svfprintf_r+0x952>
    6388:	e50d      	b.n	5da6 <_svfprintf_r+0x36e>
    638a:	9a14      	ldr	r2, [sp, #80]	; 0x50
    638c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    638e:	1ad6      	subs	r6, r2, r3
    6390:	ad1f      	add	r5, sp, #124	; 0x7c
    6392:	2e00      	cmp	r6, #0
    6394:	dd00      	ble.n	6398 <_svfprintf_r+0x960>
    6396:	e444      	b.n	5c22 <_svfprintf_r+0x1ea>
    6398:	1c2f      	adds	r7, r5, #0
    639a:	e47f      	b.n	5c9c <_svfprintf_r+0x264>
    639c:	980d      	ldr	r0, [sp, #52]	; 0x34
    639e:	2801      	cmp	r0, #1
    63a0:	dc00      	bgt.n	63a4 <_svfprintf_r+0x96c>
    63a2:	e1b1      	b.n	6708 <_svfprintf_r+0xcd0>
    63a4:	2301      	movs	r3, #1
    63a6:	607b      	str	r3, [r7, #4]
    63a8:	68a3      	ldr	r3, [r4, #8]
    63aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    63ac:	3301      	adds	r3, #1
    63ae:	603a      	str	r2, [r7, #0]
    63b0:	60a3      	str	r3, [r4, #8]
    63b2:	6863      	ldr	r3, [r4, #4]
    63b4:	3301      	adds	r3, #1
    63b6:	6063      	str	r3, [r4, #4]
    63b8:	2b07      	cmp	r3, #7
    63ba:	dd00      	ble.n	63be <_svfprintf_r+0x986>
    63bc:	e1ce      	b.n	675c <_svfprintf_r+0xd24>
    63be:	3708      	adds	r7, #8
    63c0:	1c3d      	adds	r5, r7, #0
    63c2:	3508      	adds	r5, #8
    63c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
    63c6:	9e1c      	ldr	r6, [sp, #112]	; 0x70
    63c8:	603b      	str	r3, [r7, #0]
    63ca:	68a3      	ldr	r3, [r4, #8]
    63cc:	199b      	adds	r3, r3, r6
    63ce:	607e      	str	r6, [r7, #4]
    63d0:	60a3      	str	r3, [r4, #8]
    63d2:	6863      	ldr	r3, [r4, #4]
    63d4:	3301      	adds	r3, #1
    63d6:	6063      	str	r3, [r4, #4]
    63d8:	2b07      	cmp	r3, #7
    63da:	dd00      	ble.n	63de <_svfprintf_r+0x9a6>
    63dc:	e1b2      	b.n	6744 <_svfprintf_r+0xd0c>
    63de:	1c2f      	adds	r7, r5, #0
    63e0:	3708      	adds	r7, #8
    63e2:	981a      	ldr	r0, [sp, #104]	; 0x68
    63e4:	991b      	ldr	r1, [sp, #108]	; 0x6c
    63e6:	4b59      	ldr	r3, [pc, #356]	; (654c <_svfprintf_r+0xb14>)
    63e8:	4a57      	ldr	r2, [pc, #348]	; (6548 <_svfprintf_r+0xb10>)
    63ea:	f007 fe85 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    63ee:	2800      	cmp	r0, #0
    63f0:	d000      	beq.n	63f4 <_svfprintf_r+0x9bc>
    63f2:	e10d      	b.n	6610 <_svfprintf_r+0xbd8>
    63f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    63f6:	3301      	adds	r3, #1
    63f8:	602b      	str	r3, [r5, #0]
    63fa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    63fc:	68a2      	ldr	r2, [r4, #8]
    63fe:	3b01      	subs	r3, #1
    6400:	606b      	str	r3, [r5, #4]
    6402:	189b      	adds	r3, r3, r2
    6404:	60a3      	str	r3, [r4, #8]
    6406:	6863      	ldr	r3, [r4, #4]
    6408:	3301      	adds	r3, #1
    640a:	6063      	str	r3, [r4, #4]
    640c:	2b07      	cmp	r3, #7
    640e:	dd00      	ble.n	6412 <_svfprintf_r+0x9da>
    6410:	e18c      	b.n	672c <_svfprintf_r+0xcf4>
    6412:	1c3b      	adds	r3, r7, #0
    6414:	3308      	adds	r3, #8
    6416:	aa3e      	add	r2, sp, #248	; 0xf8
    6418:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    641a:	603a      	str	r2, [r7, #0]
    641c:	68a2      	ldr	r2, [r4, #8]
    641e:	607e      	str	r6, [r7, #4]
    6420:	1992      	adds	r2, r2, r6
    6422:	60a2      	str	r2, [r4, #8]
    6424:	6862      	ldr	r2, [r4, #4]
    6426:	3201      	adds	r2, #1
    6428:	6062      	str	r2, [r4, #4]
    642a:	2a07      	cmp	r2, #7
    642c:	dc00      	bgt.n	6430 <_svfprintf_r+0x9f8>
    642e:	e448      	b.n	5cc2 <_svfprintf_r+0x28a>
    6430:	9809      	ldr	r0, [sp, #36]	; 0x24
    6432:	9908      	ldr	r1, [sp, #32]
    6434:	1c22      	adds	r2, r4, #0
    6436:	f004 fdc1 	bl	afbc <__ssprint_r>
    643a:	2800      	cmp	r0, #0
    643c:	d000      	beq.n	6440 <_svfprintf_r+0xa08>
    643e:	e4b2      	b.n	5da6 <_svfprintf_r+0x36e>
    6440:	ab1f      	add	r3, sp, #124	; 0x7c
    6442:	e43e      	b.n	5cc2 <_svfprintf_r+0x28a>
    6444:	9809      	ldr	r0, [sp, #36]	; 0x24
    6446:	9908      	ldr	r1, [sp, #32]
    6448:	1c22      	adds	r2, r4, #0
    644a:	f004 fdb7 	bl	afbc <__ssprint_r>
    644e:	2800      	cmp	r0, #0
    6450:	d100      	bne.n	6454 <_svfprintf_r+0xa1c>
    6452:	e47f      	b.n	5d54 <_svfprintf_r+0x31c>
    6454:	e4a7      	b.n	5da6 <_svfprintf_r+0x36e>
    6456:	920c      	str	r2, [sp, #48]	; 0x30
    6458:	9413      	str	r4, [sp, #76]	; 0x4c
    645a:	e516      	b.n	5e8a <_svfprintf_r+0x452>
    645c:	9809      	ldr	r0, [sp, #36]	; 0x24
    645e:	9908      	ldr	r1, [sp, #32]
    6460:	1c22      	adds	r2, r4, #0
    6462:	f004 fdab 	bl	afbc <__ssprint_r>
    6466:	2800      	cmp	r0, #0
    6468:	d000      	beq.n	646c <_svfprintf_r+0xa34>
    646a:	e49c      	b.n	5da6 <_svfprintf_r+0x36e>
    646c:	af1f      	add	r7, sp, #124	; 0x7c
    646e:	f7ff fc15 	bl	5c9c <_svfprintf_r+0x264>
    6472:	9809      	ldr	r0, [sp, #36]	; 0x24
    6474:	9908      	ldr	r1, [sp, #32]
    6476:	1c22      	adds	r2, r4, #0
    6478:	f004 fda0 	bl	afbc <__ssprint_r>
    647c:	2800      	cmp	r0, #0
    647e:	d000      	beq.n	6482 <_svfprintf_r+0xa4a>
    6480:	e491      	b.n	5da6 <_svfprintf_r+0x36e>
    6482:	ad1f      	add	r5, sp, #124	; 0x7c
    6484:	f7ff fbb1 	bl	5bea <_svfprintf_r+0x1b2>
    6488:	9809      	ldr	r0, [sp, #36]	; 0x24
    648a:	9908      	ldr	r1, [sp, #32]
    648c:	1c22      	adds	r2, r4, #0
    648e:	f004 fd95 	bl	afbc <__ssprint_r>
    6492:	2800      	cmp	r0, #0
    6494:	d000      	beq.n	6498 <_svfprintf_r+0xa60>
    6496:	e486      	b.n	5da6 <_svfprintf_r+0x36e>
    6498:	ad1f      	add	r5, sp, #124	; 0x7c
    649a:	f7ff fbb8 	bl	5c0e <_svfprintf_r+0x1d6>
    649e:	9d42      	ldr	r5, [sp, #264]	; 0x108
    64a0:	2d00      	cmp	r5, #0
    64a2:	dc00      	bgt.n	64a6 <_svfprintf_r+0xa6e>
    64a4:	e289      	b.n	69ba <_svfprintf_r+0xf82>
    64a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
    64a8:	468a      	mov	sl, r1
    64aa:	990d      	ldr	r1, [sp, #52]	; 0x34
    64ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    64ae:	448a      	add	sl, r1
    64b0:	4652      	mov	r2, sl
    64b2:	9e18      	ldr	r6, [sp, #96]	; 0x60
    64b4:	1ad5      	subs	r5, r2, r3
    64b6:	42b5      	cmp	r5, r6
    64b8:	dd00      	ble.n	64bc <_svfprintf_r+0xa84>
    64ba:	1c35      	adds	r5, r6, #0
    64bc:	2d00      	cmp	r5, #0
    64be:	dd0d      	ble.n	64dc <_svfprintf_r+0xaa4>
    64c0:	68a3      	ldr	r3, [r4, #8]
    64c2:	9813      	ldr	r0, [sp, #76]	; 0x4c
    64c4:	18eb      	adds	r3, r5, r3
    64c6:	6038      	str	r0, [r7, #0]
    64c8:	607d      	str	r5, [r7, #4]
    64ca:	60a3      	str	r3, [r4, #8]
    64cc:	6863      	ldr	r3, [r4, #4]
    64ce:	3301      	adds	r3, #1
    64d0:	6063      	str	r3, [r4, #4]
    64d2:	3708      	adds	r7, #8
    64d4:	2b07      	cmp	r3, #7
    64d6:	dd01      	ble.n	64dc <_svfprintf_r+0xaa4>
    64d8:	f000 fc4e 	bl	6d78 <_svfprintf_r+0x1340>
    64dc:	43eb      	mvns	r3, r5
    64de:	17db      	asrs	r3, r3, #31
    64e0:	9918      	ldr	r1, [sp, #96]	; 0x60
    64e2:	401d      	ands	r5, r3
    64e4:	1b4d      	subs	r5, r1, r5
    64e6:	2d00      	cmp	r5, #0
    64e8:	dc01      	bgt.n	64ee <_svfprintf_r+0xab6>
    64ea:	f000 fc2d 	bl	6d48 <_svfprintf_r+0x1310>
    64ee:	2d10      	cmp	r5, #16
    64f0:	dc01      	bgt.n	64f6 <_svfprintf_r+0xabe>
    64f2:	f000 fcfd 	bl	6ef0 <_svfprintf_r+0x14b8>
    64f6:	4a17      	ldr	r2, [pc, #92]	; (6554 <_svfprintf_r+0xb1c>)
    64f8:	2310      	movs	r3, #16
    64fa:	1c1e      	adds	r6, r3, #0
    64fc:	4690      	mov	r8, r2
    64fe:	4699      	mov	r9, r3
    6500:	4446      	add	r6, r8
    6502:	1c3b      	adds	r3, r7, #0
    6504:	9f09      	ldr	r7, [sp, #36]	; 0x24
    6506:	e006      	b.n	6516 <_svfprintf_r+0xade>
    6508:	3308      	adds	r3, #8
    650a:	1c1a      	adds	r2, r3, #0
    650c:	3208      	adds	r2, #8
    650e:	3d10      	subs	r5, #16
    6510:	2d10      	cmp	r5, #16
    6512:	dc00      	bgt.n	6516 <_svfprintf_r+0xade>
    6514:	e1bd      	b.n	6892 <_svfprintf_r+0xe5a>
    6516:	68a2      	ldr	r2, [r4, #8]
    6518:	4648      	mov	r0, r9
    651a:	3210      	adds	r2, #16
    651c:	601e      	str	r6, [r3, #0]
    651e:	6058      	str	r0, [r3, #4]
    6520:	60a2      	str	r2, [r4, #8]
    6522:	6862      	ldr	r2, [r4, #4]
    6524:	3201      	adds	r2, #1
    6526:	6062      	str	r2, [r4, #4]
    6528:	2a07      	cmp	r2, #7
    652a:	dded      	ble.n	6508 <_svfprintf_r+0xad0>
    652c:	1c38      	adds	r0, r7, #0
    652e:	9908      	ldr	r1, [sp, #32]
    6530:	1c22      	adds	r2, r4, #0
    6532:	f004 fd43 	bl	afbc <__ssprint_r>
    6536:	2800      	cmp	r0, #0
    6538:	d000      	beq.n	653c <_svfprintf_r+0xb04>
    653a:	e434      	b.n	5da6 <_svfprintf_r+0x36e>
    653c:	aa21      	add	r2, sp, #132	; 0x84
    653e:	ab1f      	add	r3, sp, #124	; 0x7c
    6540:	e7e5      	b.n	650e <_svfprintf_r+0xad6>
    6542:	930c      	str	r3, [sp, #48]	; 0x30
    6544:	9413      	str	r4, [sp, #76]	; 0x4c
    6546:	e4a0      	b.n	5e8a <_svfprintf_r+0x452>
	...
    6550:	0000ed44 	.word	0x0000ed44
    6554:	0000e2d8 	.word	0x0000e2d8
    6558:	9413      	str	r4, [sp, #76]	; 0x4c
    655a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    655c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    655e:	270f      	movs	r7, #15
    6560:	1c21      	adds	r1, r4, #0
    6562:	46ac      	mov	ip, r5
    6564:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    6566:	1c10      	adds	r0, r2, #0
    6568:	4038      	ands	r0, r7
    656a:	5c28      	ldrb	r0, [r5, r0]
    656c:	3901      	subs	r1, #1
    656e:	0915      	lsrs	r5, r2, #4
    6570:	46a8      	mov	r8, r5
    6572:	7008      	strb	r0, [r1, #0]
    6574:	0718      	lsls	r0, r3, #28
    6576:	1c05      	adds	r5, r0, #0
    6578:	4640      	mov	r0, r8
    657a:	4305      	orrs	r5, r0
    657c:	0918      	lsrs	r0, r3, #4
    657e:	1c2a      	adds	r2, r5, #0
    6580:	1c03      	adds	r3, r0, #0
    6582:	4305      	orrs	r5, r0
    6584:	d1ee      	bne.n	6564 <_svfprintf_r+0xb2c>
    6586:	1a67      	subs	r7, r4, r1
    6588:	9113      	str	r1, [sp, #76]	; 0x4c
    658a:	4665      	mov	r5, ip
    658c:	9210      	str	r2, [sp, #64]	; 0x40
    658e:	9311      	str	r3, [sp, #68]	; 0x44
    6590:	970c      	str	r7, [sp, #48]	; 0x30
    6592:	e47a      	b.n	5e8a <_svfprintf_r+0x452>
    6594:	9911      	ldr	r1, [sp, #68]	; 0x44
    6596:	2900      	cmp	r1, #0
    6598:	d102      	bne.n	65a0 <_svfprintf_r+0xb68>
    659a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    659c:	2a09      	cmp	r2, #9
    659e:	d920      	bls.n	65e2 <_svfprintf_r+0xbaa>
    65a0:	46aa      	mov	sl, r5
    65a2:	46b0      	mov	r8, r6
    65a4:	9413      	str	r4, [sp, #76]	; 0x4c
    65a6:	9d10      	ldr	r5, [sp, #64]	; 0x40
    65a8:	9e11      	ldr	r6, [sp, #68]	; 0x44
    65aa:	1c27      	adds	r7, r4, #0
    65ac:	1c28      	adds	r0, r5, #0
    65ae:	1c31      	adds	r1, r6, #0
    65b0:	220a      	movs	r2, #10
    65b2:	2300      	movs	r3, #0
    65b4:	f007 fd6c 	bl	e090 <____aeabi_uldivmod_from_thumb>
    65b8:	3f01      	subs	r7, #1
    65ba:	3230      	adds	r2, #48	; 0x30
    65bc:	703a      	strb	r2, [r7, #0]
    65be:	1c28      	adds	r0, r5, #0
    65c0:	1c31      	adds	r1, r6, #0
    65c2:	220a      	movs	r2, #10
    65c4:	2300      	movs	r3, #0
    65c6:	f007 fd63 	bl	e090 <____aeabi_uldivmod_from_thumb>
    65ca:	1c05      	adds	r5, r0, #0
    65cc:	1c0e      	adds	r6, r1, #0
    65ce:	4308      	orrs	r0, r1
    65d0:	d1ec      	bne.n	65ac <_svfprintf_r+0xb74>
    65d2:	1be1      	subs	r1, r4, r7
    65d4:	9510      	str	r5, [sp, #64]	; 0x40
    65d6:	9611      	str	r6, [sp, #68]	; 0x44
    65d8:	9713      	str	r7, [sp, #76]	; 0x4c
    65da:	4655      	mov	r5, sl
    65dc:	4646      	mov	r6, r8
    65de:	910c      	str	r1, [sp, #48]	; 0x30
    65e0:	e453      	b.n	5e8a <_svfprintf_r+0x452>
    65e2:	ab2f      	add	r3, sp, #188	; 0xbc
    65e4:	3230      	adds	r2, #48	; 0x30
    65e6:	3127      	adds	r1, #39	; 0x27
    65e8:	545a      	strb	r2, [r3, r1]
    65ea:	3327      	adds	r3, #39	; 0x27
    65ec:	1ae7      	subs	r7, r4, r3
    65ee:	970c      	str	r7, [sp, #48]	; 0x30
    65f0:	9313      	str	r3, [sp, #76]	; 0x4c
    65f2:	e44a      	b.n	5e8a <_svfprintf_r+0x452>
    65f4:	9809      	ldr	r0, [sp, #36]	; 0x24
    65f6:	9908      	ldr	r1, [sp, #32]
    65f8:	1c22      	adds	r2, r4, #0
    65fa:	f004 fcdf 	bl	afbc <__ssprint_r>
    65fe:	2800      	cmp	r0, #0
    6600:	d001      	beq.n	6606 <_svfprintf_r+0xbce>
    6602:	f7ff fbd0 	bl	5da6 <_svfprintf_r+0x36e>
    6606:	4649      	mov	r1, r9
    6608:	780a      	ldrb	r2, [r1, #0]
    660a:	ad1f      	add	r5, sp, #124	; 0x7c
    660c:	f7ff fadc 	bl	5bc8 <_svfprintf_r+0x190>
    6610:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    6612:	3e01      	subs	r6, #1
    6614:	2e00      	cmp	r6, #0
    6616:	dc00      	bgt.n	661a <_svfprintf_r+0xbe2>
    6618:	e226      	b.n	6a68 <_svfprintf_r+0x1030>
    661a:	2e10      	cmp	r6, #16
    661c:	dc01      	bgt.n	6622 <_svfprintf_r+0xbea>
    661e:	f000 fc63 	bl	6ee8 <_svfprintf_r+0x14b0>
    6622:	49d6      	ldr	r1, [pc, #856]	; (697c <_svfprintf_r+0xf44>)
    6624:	2210      	movs	r2, #16
    6626:	4688      	mov	r8, r1
    6628:	4691      	mov	r9, r2
    662a:	1c2b      	adds	r3, r5, #0
    662c:	44c1      	add	r9, r8
    662e:	4692      	mov	sl, r2
    6630:	9f09      	ldr	r7, [sp, #36]	; 0x24
    6632:	9d08      	ldr	r5, [sp, #32]
    6634:	e005      	b.n	6642 <_svfprintf_r+0xc0a>
    6636:	3308      	adds	r3, #8
    6638:	1c1a      	adds	r2, r3, #0
    663a:	3e10      	subs	r6, #16
    663c:	3208      	adds	r2, #8
    663e:	2e10      	cmp	r6, #16
    6640:	dd19      	ble.n	6676 <_svfprintf_r+0xc3e>
    6642:	68a2      	ldr	r2, [r4, #8]
    6644:	4648      	mov	r0, r9
    6646:	3210      	adds	r2, #16
    6648:	4651      	mov	r1, sl
    664a:	6018      	str	r0, [r3, #0]
    664c:	6059      	str	r1, [r3, #4]
    664e:	60a2      	str	r2, [r4, #8]
    6650:	6862      	ldr	r2, [r4, #4]
    6652:	3201      	adds	r2, #1
    6654:	6062      	str	r2, [r4, #4]
    6656:	2a07      	cmp	r2, #7
    6658:	dded      	ble.n	6636 <_svfprintf_r+0xbfe>
    665a:	1c38      	adds	r0, r7, #0
    665c:	1c29      	adds	r1, r5, #0
    665e:	1c22      	adds	r2, r4, #0
    6660:	f004 fcac 	bl	afbc <__ssprint_r>
    6664:	2800      	cmp	r0, #0
    6666:	d001      	beq.n	666c <_svfprintf_r+0xc34>
    6668:	f7ff fb9d 	bl	5da6 <_svfprintf_r+0x36e>
    666c:	3e10      	subs	r6, #16
    666e:	aa21      	add	r2, sp, #132	; 0x84
    6670:	ab1f      	add	r3, sp, #124	; 0x7c
    6672:	2e10      	cmp	r6, #16
    6674:	dce5      	bgt.n	6642 <_svfprintf_r+0xc0a>
    6676:	1c1d      	adds	r5, r3, #0
    6678:	1c17      	adds	r7, r2, #0
    667a:	2210      	movs	r2, #16
    667c:	1c13      	adds	r3, r2, #0
    667e:	4443      	add	r3, r8
    6680:	602b      	str	r3, [r5, #0]
    6682:	68a3      	ldr	r3, [r4, #8]
    6684:	606e      	str	r6, [r5, #4]
    6686:	18f3      	adds	r3, r6, r3
    6688:	e6bc      	b.n	6404 <_svfprintf_r+0x9cc>
    668a:	9907      	ldr	r1, [sp, #28]
    668c:	2310      	movs	r3, #16
    668e:	4019      	ands	r1, r3
    6690:	d100      	bne.n	6694 <_svfprintf_r+0xc5c>
    6692:	e0b6      	b.n	6802 <_svfprintf_r+0xdca>
    6694:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6696:	6809      	ldr	r1, [r1, #0]
    6698:	9110      	str	r1, [sp, #64]	; 0x40
    669a:	9211      	str	r2, [sp, #68]	; 0x44
    669c:	1c0a      	adds	r2, r1, #0
    669e:	1e53      	subs	r3, r2, #1
    66a0:	419a      	sbcs	r2, r3
    66a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    66a4:	3304      	adds	r3, #4
    66a6:	930f      	str	r3, [sp, #60]	; 0x3c
    66a8:	2301      	movs	r3, #1
    66aa:	e45b      	b.n	5f64 <_svfprintf_r+0x52c>
    66ac:	2302      	movs	r3, #2
    66ae:	e459      	b.n	5f64 <_svfprintf_r+0x52c>
    66b0:	9807      	ldr	r0, [sp, #28]
    66b2:	2310      	movs	r3, #16
    66b4:	4018      	ands	r0, r3
    66b6:	d11c      	bne.n	66f2 <_svfprintf_r+0xcba>
    66b8:	9907      	ldr	r1, [sp, #28]
    66ba:	2340      	movs	r3, #64	; 0x40
    66bc:	4019      	ands	r1, r3
    66be:	d018      	beq.n	66f2 <_svfprintf_r+0xcba>
    66c0:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    66c2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    66c4:	883f      	ldrh	r7, [r7, #0]
    66c6:	3104      	adds	r1, #4
    66c8:	1c3a      	adds	r2, r7, #0
    66ca:	1e53      	subs	r3, r2, #1
    66cc:	419a      	sbcs	r2, r3
    66ce:	9710      	str	r7, [sp, #64]	; 0x40
    66d0:	9011      	str	r0, [sp, #68]	; 0x44
    66d2:	910f      	str	r1, [sp, #60]	; 0x3c
    66d4:	1c03      	adds	r3, r0, #0
    66d6:	e445      	b.n	5f64 <_svfprintf_r+0x52c>
    66d8:	9907      	ldr	r1, [sp, #28]
    66da:	06c9      	lsls	r1, r1, #27
    66dc:	d400      	bmi.n	66e0 <_svfprintf_r+0xca8>
    66de:	e0a2      	b.n	6826 <_svfprintf_r+0xdee>
    66e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    66e2:	6813      	ldr	r3, [r2, #0]
    66e4:	3204      	adds	r2, #4
    66e6:	9310      	str	r3, [sp, #64]	; 0x40
    66e8:	17db      	asrs	r3, r3, #31
    66ea:	9311      	str	r3, [sp, #68]	; 0x44
    66ec:	920f      	str	r2, [sp, #60]	; 0x3c
    66ee:	f7ff fb88 	bl	5e02 <_svfprintf_r+0x3ca>
    66f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    66f4:	6812      	ldr	r2, [r2, #0]
    66f6:	9210      	str	r2, [sp, #64]	; 0x40
    66f8:	1e53      	subs	r3, r2, #1
    66fa:	419a      	sbcs	r2, r3
    66fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    66fe:	3304      	adds	r3, #4
    6700:	930f      	str	r3, [sp, #60]	; 0x3c
    6702:	9111      	str	r1, [sp, #68]	; 0x44
    6704:	1c0b      	adds	r3, r1, #0
    6706:	e42d      	b.n	5f64 <_svfprintf_r+0x52c>
    6708:	9907      	ldr	r1, [sp, #28]
    670a:	2301      	movs	r3, #1
    670c:	4219      	tst	r1, r3
    670e:	d000      	beq.n	6712 <_svfprintf_r+0xcda>
    6710:	e648      	b.n	63a4 <_svfprintf_r+0x96c>
    6712:	607b      	str	r3, [r7, #4]
    6714:	68a3      	ldr	r3, [r4, #8]
    6716:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    6718:	3301      	adds	r3, #1
    671a:	603d      	str	r5, [r7, #0]
    671c:	60a3      	str	r3, [r4, #8]
    671e:	6863      	ldr	r3, [r4, #4]
    6720:	3301      	adds	r3, #1
    6722:	6063      	str	r3, [r4, #4]
    6724:	2b07      	cmp	r3, #7
    6726:	dc01      	bgt.n	672c <_svfprintf_r+0xcf4>
    6728:	3708      	adds	r7, #8
    672a:	e672      	b.n	6412 <_svfprintf_r+0x9da>
    672c:	9809      	ldr	r0, [sp, #36]	; 0x24
    672e:	9908      	ldr	r1, [sp, #32]
    6730:	1c22      	adds	r2, r4, #0
    6732:	f004 fc43 	bl	afbc <__ssprint_r>
    6736:	2800      	cmp	r0, #0
    6738:	d001      	beq.n	673e <_svfprintf_r+0xd06>
    673a:	f7ff fb34 	bl	5da6 <_svfprintf_r+0x36e>
    673e:	ab21      	add	r3, sp, #132	; 0x84
    6740:	af1f      	add	r7, sp, #124	; 0x7c
    6742:	e668      	b.n	6416 <_svfprintf_r+0x9de>
    6744:	9809      	ldr	r0, [sp, #36]	; 0x24
    6746:	9908      	ldr	r1, [sp, #32]
    6748:	1c22      	adds	r2, r4, #0
    674a:	f004 fc37 	bl	afbc <__ssprint_r>
    674e:	2800      	cmp	r0, #0
    6750:	d001      	beq.n	6756 <_svfprintf_r+0xd1e>
    6752:	f7ff fb28 	bl	5da6 <_svfprintf_r+0x36e>
    6756:	af21      	add	r7, sp, #132	; 0x84
    6758:	ad1f      	add	r5, sp, #124	; 0x7c
    675a:	e642      	b.n	63e2 <_svfprintf_r+0x9aa>
    675c:	9809      	ldr	r0, [sp, #36]	; 0x24
    675e:	9908      	ldr	r1, [sp, #32]
    6760:	1c22      	adds	r2, r4, #0
    6762:	f004 fc2b 	bl	afbc <__ssprint_r>
    6766:	2800      	cmp	r0, #0
    6768:	d001      	beq.n	676e <_svfprintf_r+0xd36>
    676a:	f7ff fb1c 	bl	5da6 <_svfprintf_r+0x36e>
    676e:	ad21      	add	r5, sp, #132	; 0x84
    6770:	af1f      	add	r7, sp, #124	; 0x7c
    6772:	e627      	b.n	63c4 <_svfprintf_r+0x98c>
    6774:	2f30      	cmp	r7, #48	; 0x30
    6776:	d100      	bne.n	677a <_svfprintf_r+0xd42>
    6778:	e30a      	b.n	6d90 <_svfprintf_r+0x1358>
    677a:	9f13      	ldr	r7, [sp, #76]	; 0x4c
    677c:	3f01      	subs	r7, #1
    677e:	2330      	movs	r3, #48	; 0x30
    6780:	1be0      	subs	r0, r4, r7
    6782:	9713      	str	r7, [sp, #76]	; 0x4c
    6784:	703b      	strb	r3, [r7, #0]
    6786:	900c      	str	r0, [sp, #48]	; 0x30
    6788:	f7ff fb7f 	bl	5e8a <_svfprintf_r+0x452>
    678c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    678e:	9b11      	ldr	r3, [sp, #68]	; 0x44
    6790:	2100      	movs	r1, #0
    6792:	4250      	negs	r0, r2
    6794:	4199      	sbcs	r1, r3
    6796:	1c02      	adds	r2, r0, #0
    6798:	232d      	movs	r3, #45	; 0x2d
    679a:	464f      	mov	r7, r9
    679c:	430a      	orrs	r2, r1
    679e:	703b      	strb	r3, [r7, #0]
    67a0:	9010      	str	r0, [sp, #64]	; 0x40
    67a2:	9111      	str	r1, [sp, #68]	; 0x44
    67a4:	1e53      	subs	r3, r2, #1
    67a6:	419a      	sbcs	r2, r3
    67a8:	2301      	movs	r3, #1
    67aa:	f7ff fb35 	bl	5e18 <_svfprintf_r+0x3e0>
    67ae:	780b      	ldrb	r3, [r1, #0]
    67b0:	f7ff f9a7 	bl	5b02 <_svfprintf_r+0xca>
    67b4:	981a      	ldr	r0, [sp, #104]	; 0x68
    67b6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    67b8:	f004 fba8 	bl	af0c <__fpclassifyd>
    67bc:	2800      	cmp	r0, #0
    67be:	d000      	beq.n	67c2 <_svfprintf_r+0xd8a>
    67c0:	e185      	b.n	6ace <_svfprintf_r+0x1096>
    67c2:	9f16      	ldr	r7, [sp, #88]	; 0x58
    67c4:	2f47      	cmp	r7, #71	; 0x47
    67c6:	dc00      	bgt.n	67ca <_svfprintf_r+0xd92>
    67c8:	e26b      	b.n	6ca2 <_svfprintf_r+0x126a>
    67ca:	496d      	ldr	r1, [pc, #436]	; (6980 <_svfprintf_r+0xf48>)
    67cc:	9113      	str	r1, [sp, #76]	; 0x4c
    67ce:	9a07      	ldr	r2, [sp, #28]
    67d0:	2380      	movs	r3, #128	; 0x80
    67d2:	439a      	bics	r2, r3
    67d4:	2603      	movs	r6, #3
    67d6:	2700      	movs	r7, #0
    67d8:	464b      	mov	r3, r9
    67da:	9207      	str	r2, [sp, #28]
    67dc:	960a      	str	r6, [sp, #40]	; 0x28
    67de:	781a      	ldrb	r2, [r3, #0]
    67e0:	960c      	str	r6, [sp, #48]	; 0x30
    67e2:	9714      	str	r7, [sp, #80]	; 0x50
    67e4:	9718      	str	r7, [sp, #96]	; 0x60
    67e6:	f7ff fb5a 	bl	5e9e <_svfprintf_r+0x466>
    67ea:	4864      	ldr	r0, [pc, #400]	; (697c <_svfprintf_r+0xf44>)
    67ec:	1c13      	adds	r3, r2, #0
    67ee:	3308      	adds	r3, #8
    67f0:	4680      	mov	r8, r0
    67f2:	2610      	movs	r6, #16
    67f4:	1c31      	adds	r1, r6, #0
    67f6:	6055      	str	r5, [r2, #4]
    67f8:	4441      	add	r1, r8
    67fa:	6011      	str	r1, [r2, #0]
    67fc:	68a2      	ldr	r2, [r4, #8]
    67fe:	18aa      	adds	r2, r5, r2
    6800:	e60f      	b.n	6422 <_svfprintf_r+0x9ea>
    6802:	9f07      	ldr	r7, [sp, #28]
    6804:	2340      	movs	r3, #64	; 0x40
    6806:	403b      	ands	r3, r7
    6808:	d100      	bne.n	680c <_svfprintf_r+0xdd4>
    680a:	e221      	b.n	6c50 <_svfprintf_r+0x1218>
    680c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    680e:	8800      	ldrh	r0, [r0, #0]
    6810:	9111      	str	r1, [sp, #68]	; 0x44
    6812:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6814:	1c02      	adds	r2, r0, #0
    6816:	3104      	adds	r1, #4
    6818:	1e53      	subs	r3, r2, #1
    681a:	419a      	sbcs	r2, r3
    681c:	9010      	str	r0, [sp, #64]	; 0x40
    681e:	910f      	str	r1, [sp, #60]	; 0x3c
    6820:	2301      	movs	r3, #1
    6822:	f7ff fb9f 	bl	5f64 <_svfprintf_r+0x52c>
    6826:	9b07      	ldr	r3, [sp, #28]
    6828:	065b      	lsls	r3, r3, #25
    682a:	d400      	bmi.n	682e <_svfprintf_r+0xdf6>
    682c:	e136      	b.n	6a9c <_svfprintf_r+0x1064>
    682e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    6830:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6832:	2300      	movs	r3, #0
    6834:	5efb      	ldrsh	r3, [r7, r3]
    6836:	3004      	adds	r0, #4
    6838:	9310      	str	r3, [sp, #64]	; 0x40
    683a:	17db      	asrs	r3, r3, #31
    683c:	9311      	str	r3, [sp, #68]	; 0x44
    683e:	900f      	str	r0, [sp, #60]	; 0x3c
    6840:	f7ff fadf 	bl	5e02 <_svfprintf_r+0x3ca>
    6844:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6846:	2307      	movs	r3, #7
    6848:	3207      	adds	r2, #7
    684a:	439a      	bics	r2, r3
    684c:	6810      	ldr	r0, [r2, #0]
    684e:	2708      	movs	r7, #8
    6850:	18bf      	adds	r7, r7, r2
    6852:	970f      	str	r7, [sp, #60]	; 0x3c
    6854:	901a      	str	r0, [sp, #104]	; 0x68
    6856:	6852      	ldr	r2, [r2, #4]
    6858:	921b      	str	r2, [sp, #108]	; 0x6c
    685a:	f7ff fb3b 	bl	5ed4 <_svfprintf_r+0x49c>
    685e:	9807      	ldr	r0, [sp, #28]
    6860:	06c0      	lsls	r0, r0, #27
    6862:	d400      	bmi.n	6866 <_svfprintf_r+0xe2e>
    6864:	e1f9      	b.n	6c5a <_svfprintf_r+0x1222>
    6866:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6868:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    686a:	680b      	ldr	r3, [r1, #0]
    686c:	3104      	adds	r1, #4
    686e:	601a      	str	r2, [r3, #0]
    6870:	910f      	str	r1, [sp, #60]	; 0x3c
    6872:	f7ff f90a 	bl	5a8a <_svfprintf_r+0x52>
    6876:	9f07      	ldr	r7, [sp, #28]
    6878:	2340      	movs	r3, #64	; 0x40
    687a:	403b      	ands	r3, r7
    687c:	d100      	bne.n	6880 <_svfprintf_r+0xe48>
    687e:	e104      	b.n	6a8a <_svfprintf_r+0x1052>
    6880:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6882:	8800      	ldrh	r0, [r0, #0]
    6884:	9111      	str	r1, [sp, #68]	; 0x44
    6886:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6888:	3104      	adds	r1, #4
    688a:	9010      	str	r0, [sp, #64]	; 0x40
    688c:	910f      	str	r1, [sp, #60]	; 0x3c
    688e:	f7ff fb9f 	bl	5fd0 <_svfprintf_r+0x598>
    6892:	1c1f      	adds	r7, r3, #0
    6894:	2110      	movs	r1, #16
    6896:	1c0b      	adds	r3, r1, #0
    6898:	4443      	add	r3, r8
    689a:	603b      	str	r3, [r7, #0]
    689c:	68a3      	ldr	r3, [r4, #8]
    689e:	18eb      	adds	r3, r5, r3
    68a0:	607d      	str	r5, [r7, #4]
    68a2:	60a3      	str	r3, [r4, #8]
    68a4:	6863      	ldr	r3, [r4, #4]
    68a6:	3301      	adds	r3, #1
    68a8:	6063      	str	r3, [r4, #4]
    68aa:	2b07      	cmp	r3, #7
    68ac:	dd00      	ble.n	68b0 <_svfprintf_r+0xe78>
    68ae:	e286      	b.n	6dbe <_svfprintf_r+0x1386>
    68b0:	9d42      	ldr	r5, [sp, #264]	; 0x108
    68b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    68b4:	429d      	cmp	r5, r3
    68b6:	db47      	blt.n	6948 <_svfprintf_r+0xf10>
    68b8:	9e07      	ldr	r6, [sp, #28]
    68ba:	07f6      	lsls	r6, r6, #31
    68bc:	d444      	bmi.n	6948 <_svfprintf_r+0xf10>
    68be:	9913      	ldr	r1, [sp, #76]	; 0x4c
    68c0:	1c0b      	adds	r3, r1, #0
    68c2:	9918      	ldr	r1, [sp, #96]	; 0x60
    68c4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    68c6:	185b      	adds	r3, r3, r1
    68c8:	4656      	mov	r6, sl
    68ca:	1af0      	subs	r0, r6, r3
    68cc:	1b79      	subs	r1, r7, r5
    68ce:	1c0e      	adds	r6, r1, #0
    68d0:	4281      	cmp	r1, r0
    68d2:	dd00      	ble.n	68d6 <_svfprintf_r+0xe9e>
    68d4:	1c06      	adds	r6, r0, #0
    68d6:	2e00      	cmp	r6, #0
    68d8:	dd0b      	ble.n	68f2 <_svfprintf_r+0xeba>
    68da:	6013      	str	r3, [r2, #0]
    68dc:	68a3      	ldr	r3, [r4, #8]
    68de:	18f3      	adds	r3, r6, r3
    68e0:	6056      	str	r6, [r2, #4]
    68e2:	60a3      	str	r3, [r4, #8]
    68e4:	6863      	ldr	r3, [r4, #4]
    68e6:	3301      	adds	r3, #1
    68e8:	6063      	str	r3, [r4, #4]
    68ea:	3208      	adds	r2, #8
    68ec:	2b07      	cmp	r3, #7
    68ee:	dd00      	ble.n	68f2 <_svfprintf_r+0xeba>
    68f0:	e253      	b.n	6d9a <_svfprintf_r+0x1362>
    68f2:	43f5      	mvns	r5, r6
    68f4:	17ed      	asrs	r5, r5, #31
    68f6:	4035      	ands	r5, r6
    68f8:	1b4d      	subs	r5, r1, r5
    68fa:	2d00      	cmp	r5, #0
    68fc:	dd42      	ble.n	6984 <_svfprintf_r+0xf4c>
    68fe:	2d10      	cmp	r5, #16
    6900:	dd43      	ble.n	698a <_svfprintf_r+0xf52>
    6902:	491e      	ldr	r1, [pc, #120]	; (697c <_svfprintf_r+0xf44>)
    6904:	2310      	movs	r3, #16
    6906:	4688      	mov	r8, r1
    6908:	1c1e      	adds	r6, r3, #0
    690a:	4446      	add	r6, r8
    690c:	1c1f      	adds	r7, r3, #0
    690e:	e005      	b.n	691c <_svfprintf_r+0xee4>
    6910:	3208      	adds	r2, #8
    6912:	1c13      	adds	r3, r2, #0
    6914:	3308      	adds	r3, #8
    6916:	3d10      	subs	r5, #16
    6918:	2d10      	cmp	r5, #16
    691a:	dd3a      	ble.n	6992 <_svfprintf_r+0xf5a>
    691c:	68a3      	ldr	r3, [r4, #8]
    691e:	3310      	adds	r3, #16
    6920:	6016      	str	r6, [r2, #0]
    6922:	6057      	str	r7, [r2, #4]
    6924:	60a3      	str	r3, [r4, #8]
    6926:	6863      	ldr	r3, [r4, #4]
    6928:	3301      	adds	r3, #1
    692a:	6063      	str	r3, [r4, #4]
    692c:	2b07      	cmp	r3, #7
    692e:	ddef      	ble.n	6910 <_svfprintf_r+0xed8>
    6930:	9809      	ldr	r0, [sp, #36]	; 0x24
    6932:	9908      	ldr	r1, [sp, #32]
    6934:	1c22      	adds	r2, r4, #0
    6936:	f004 fb41 	bl	afbc <__ssprint_r>
    693a:	2800      	cmp	r0, #0
    693c:	d001      	beq.n	6942 <_svfprintf_r+0xf0a>
    693e:	f7ff fa32 	bl	5da6 <_svfprintf_r+0x36e>
    6942:	ab21      	add	r3, sp, #132	; 0x84
    6944:	aa1f      	add	r2, sp, #124	; 0x7c
    6946:	e7e6      	b.n	6916 <_svfprintf_r+0xede>
    6948:	981c      	ldr	r0, [sp, #112]	; 0x70
    694a:	68a3      	ldr	r3, [r4, #8]
    694c:	9f19      	ldr	r7, [sp, #100]	; 0x64
    694e:	181b      	adds	r3, r3, r0
    6950:	6017      	str	r7, [r2, #0]
    6952:	6050      	str	r0, [r2, #4]
    6954:	60a3      	str	r3, [r4, #8]
    6956:	6863      	ldr	r3, [r4, #4]
    6958:	3301      	adds	r3, #1
    695a:	6063      	str	r3, [r4, #4]
    695c:	3208      	adds	r2, #8
    695e:	2b07      	cmp	r3, #7
    6960:	ddad      	ble.n	68be <_svfprintf_r+0xe86>
    6962:	9809      	ldr	r0, [sp, #36]	; 0x24
    6964:	9908      	ldr	r1, [sp, #32]
    6966:	1c22      	adds	r2, r4, #0
    6968:	f004 fb28 	bl	afbc <__ssprint_r>
    696c:	2800      	cmp	r0, #0
    696e:	d001      	beq.n	6974 <_svfprintf_r+0xf3c>
    6970:	f7ff fa19 	bl	5da6 <_svfprintf_r+0x36e>
    6974:	9d42      	ldr	r5, [sp, #264]	; 0x108
    6976:	aa1f      	add	r2, sp, #124	; 0x7c
    6978:	e7a1      	b.n	68be <_svfprintf_r+0xe86>
    697a:	46c0      	nop			; (mov r8, r8)
    697c:	0000e2d8 	.word	0x0000e2d8
    6980:	0000ed10 	.word	0x0000ed10
    6984:	1c13      	adds	r3, r2, #0
    6986:	f7ff f99c 	bl	5cc2 <_svfprintf_r+0x28a>
    698a:	4ed3      	ldr	r6, [pc, #844]	; (6cd8 <_svfprintf_r+0x12a0>)
    698c:	1c13      	adds	r3, r2, #0
    698e:	3308      	adds	r3, #8
    6990:	46b0      	mov	r8, r6
    6992:	2710      	movs	r7, #16
    6994:	1c39      	adds	r1, r7, #0
    6996:	e72e      	b.n	67f6 <_svfprintf_r+0xdbe>
    6998:	49cf      	ldr	r1, [pc, #828]	; (6cd8 <_svfprintf_r+0x12a0>)
    699a:	1c2f      	adds	r7, r5, #0
    699c:	3708      	adds	r7, #8
    699e:	4688      	mov	r8, r1
    69a0:	f7ff f96e 	bl	5c80 <_svfprintf_r+0x248>
    69a4:	9809      	ldr	r0, [sp, #36]	; 0x24
    69a6:	9908      	ldr	r1, [sp, #32]
    69a8:	1c22      	adds	r2, r4, #0
    69aa:	f004 fb07 	bl	afbc <__ssprint_r>
    69ae:	2800      	cmp	r0, #0
    69b0:	d001      	beq.n	69b6 <_svfprintf_r+0xf7e>
    69b2:	f7ff f9f8 	bl	5da6 <_svfprintf_r+0x36e>
    69b6:	ab1f      	add	r3, sp, #124	; 0x7c
    69b8:	e44c      	b.n	6254 <_svfprintf_r+0x81c>
    69ba:	4bc8      	ldr	r3, [pc, #800]	; (6cdc <_svfprintf_r+0x12a4>)
    69bc:	603b      	str	r3, [r7, #0]
    69be:	2301      	movs	r3, #1
    69c0:	607b      	str	r3, [r7, #4]
    69c2:	68a3      	ldr	r3, [r4, #8]
    69c4:	3301      	adds	r3, #1
    69c6:	60a3      	str	r3, [r4, #8]
    69c8:	6863      	ldr	r3, [r4, #4]
    69ca:	3301      	adds	r3, #1
    69cc:	6063      	str	r3, [r4, #4]
    69ce:	2b07      	cmp	r3, #7
    69d0:	dd00      	ble.n	69d4 <_svfprintf_r+0xf9c>
    69d2:	e169      	b.n	6ca8 <_svfprintf_r+0x1270>
    69d4:	1c3b      	adds	r3, r7, #0
    69d6:	3308      	adds	r3, #8
    69d8:	2d00      	cmp	r5, #0
    69da:	d107      	bne.n	69ec <_svfprintf_r+0xfb4>
    69dc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    69de:	2f00      	cmp	r7, #0
    69e0:	d104      	bne.n	69ec <_svfprintf_r+0xfb4>
    69e2:	9807      	ldr	r0, [sp, #28]
    69e4:	07c0      	lsls	r0, r0, #31
    69e6:	d401      	bmi.n	69ec <_svfprintf_r+0xfb4>
    69e8:	f7ff f96b 	bl	5cc2 <_svfprintf_r+0x28a>
    69ec:	9a1c      	ldr	r2, [sp, #112]	; 0x70
    69ee:	9e1c      	ldr	r6, [sp, #112]	; 0x70
    69f0:	605a      	str	r2, [r3, #4]
    69f2:	68a2      	ldr	r2, [r4, #8]
    69f4:	9919      	ldr	r1, [sp, #100]	; 0x64
    69f6:	1992      	adds	r2, r2, r6
    69f8:	6019      	str	r1, [r3, #0]
    69fa:	60a2      	str	r2, [r4, #8]
    69fc:	6862      	ldr	r2, [r4, #4]
    69fe:	3201      	adds	r2, #1
    6a00:	6062      	str	r2, [r4, #4]
    6a02:	3308      	adds	r3, #8
    6a04:	2a07      	cmp	r2, #7
    6a06:	dd00      	ble.n	6a0a <_svfprintf_r+0xfd2>
    6a08:	e242      	b.n	6e90 <_svfprintf_r+0x1458>
    6a0a:	426d      	negs	r5, r5
    6a0c:	2d00      	cmp	r5, #0
    6a0e:	dc00      	bgt.n	6a12 <_svfprintf_r+0xfda>
    6a10:	e184      	b.n	6d1c <_svfprintf_r+0x12e4>
    6a12:	2d10      	cmp	r5, #16
    6a14:	dc00      	bgt.n	6a18 <_svfprintf_r+0xfe0>
    6a16:	e167      	b.n	6ce8 <_svfprintf_r+0x12b0>
    6a18:	48af      	ldr	r0, [pc, #700]	; (6cd8 <_svfprintf_r+0x12a0>)
    6a1a:	2110      	movs	r1, #16
    6a1c:	4680      	mov	r8, r0
    6a1e:	1c0e      	adds	r6, r1, #0
    6a20:	4446      	add	r6, r8
    6a22:	1c0f      	adds	r7, r1, #0
    6a24:	e003      	b.n	6a2e <_svfprintf_r+0xff6>
    6a26:	3d10      	subs	r5, #16
    6a28:	2d10      	cmp	r5, #16
    6a2a:	dc00      	bgt.n	6a2e <_svfprintf_r+0xff6>
    6a2c:	e15e      	b.n	6cec <_svfprintf_r+0x12b4>
    6a2e:	68a2      	ldr	r2, [r4, #8]
    6a30:	3210      	adds	r2, #16
    6a32:	601e      	str	r6, [r3, #0]
    6a34:	605f      	str	r7, [r3, #4]
    6a36:	60a2      	str	r2, [r4, #8]
    6a38:	6862      	ldr	r2, [r4, #4]
    6a3a:	3201      	adds	r2, #1
    6a3c:	6062      	str	r2, [r4, #4]
    6a3e:	3308      	adds	r3, #8
    6a40:	2a07      	cmp	r2, #7
    6a42:	ddf0      	ble.n	6a26 <_svfprintf_r+0xfee>
    6a44:	9809      	ldr	r0, [sp, #36]	; 0x24
    6a46:	9908      	ldr	r1, [sp, #32]
    6a48:	1c22      	adds	r2, r4, #0
    6a4a:	f004 fab7 	bl	afbc <__ssprint_r>
    6a4e:	2800      	cmp	r0, #0
    6a50:	d001      	beq.n	6a56 <_svfprintf_r+0x101e>
    6a52:	f7ff f9a8 	bl	5da6 <_svfprintf_r+0x36e>
    6a56:	ab1f      	add	r3, sp, #124	; 0x7c
    6a58:	e7e5      	b.n	6a26 <_svfprintf_r+0xfee>
    6a5a:	9b07      	ldr	r3, [sp, #28]
    6a5c:	4303      	orrs	r3, r0
    6a5e:	9307      	str	r3, [sp, #28]
    6a60:	3101      	adds	r1, #1
    6a62:	780b      	ldrb	r3, [r1, #0]
    6a64:	f7ff f84d 	bl	5b02 <_svfprintf_r+0xca>
    6a68:	1c2b      	adds	r3, r5, #0
    6a6a:	3308      	adds	r3, #8
    6a6c:	1c2f      	adds	r7, r5, #0
    6a6e:	e4d2      	b.n	6416 <_svfprintf_r+0x9de>
    6a70:	980c      	ldr	r0, [sp, #48]	; 0x30
    6a72:	43c3      	mvns	r3, r0
    6a74:	17db      	asrs	r3, r3, #31
    6a76:	4018      	ands	r0, r3
    6a78:	4649      	mov	r1, r9
    6a7a:	2300      	movs	r3, #0
    6a7c:	900a      	str	r0, [sp, #40]	; 0x28
    6a7e:	780a      	ldrb	r2, [r1, #0]
    6a80:	970f      	str	r7, [sp, #60]	; 0x3c
    6a82:	9314      	str	r3, [sp, #80]	; 0x50
    6a84:	9318      	str	r3, [sp, #96]	; 0x60
    6a86:	f7ff fa0a 	bl	5e9e <_svfprintf_r+0x466>
    6a8a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6a8c:	6812      	ldr	r2, [r2, #0]
    6a8e:	9311      	str	r3, [sp, #68]	; 0x44
    6a90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6a92:	3304      	adds	r3, #4
    6a94:	9210      	str	r2, [sp, #64]	; 0x40
    6a96:	930f      	str	r3, [sp, #60]	; 0x3c
    6a98:	f7ff fa9a 	bl	5fd0 <_svfprintf_r+0x598>
    6a9c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    6a9e:	680b      	ldr	r3, [r1, #0]
    6aa0:	3104      	adds	r1, #4
    6aa2:	9310      	str	r3, [sp, #64]	; 0x40
    6aa4:	17db      	asrs	r3, r3, #31
    6aa6:	9311      	str	r3, [sp, #68]	; 0x44
    6aa8:	910f      	str	r1, [sp, #60]	; 0x3c
    6aaa:	f7ff f9aa 	bl	5e02 <_svfprintf_r+0x3ca>
    6aae:	488c      	ldr	r0, [pc, #560]	; (6ce0 <_svfprintf_r+0x12a8>)
    6ab0:	9013      	str	r0, [sp, #76]	; 0x4c
    6ab2:	f7ff fa2a 	bl	5f0a <_svfprintf_r+0x4d2>
    6ab6:	9809      	ldr	r0, [sp, #36]	; 0x24
    6ab8:	9908      	ldr	r1, [sp, #32]
    6aba:	1c22      	adds	r2, r4, #0
    6abc:	f004 fa7e 	bl	afbc <__ssprint_r>
    6ac0:	2800      	cmp	r0, #0
    6ac2:	d001      	beq.n	6ac8 <_svfprintf_r+0x1090>
    6ac4:	f7ff f96f 	bl	5da6 <_svfprintf_r+0x36e>
    6ac8:	aa1f      	add	r2, sp, #124	; 0x7c
    6aca:	f7ff fbdc 	bl	6286 <_svfprintf_r+0x84e>
    6ace:	1c70      	adds	r0, r6, #1
    6ad0:	d100      	bne.n	6ad4 <_svfprintf_r+0x109c>
    6ad2:	e0f5      	b.n	6cc0 <_svfprintf_r+0x1288>
    6ad4:	9916      	ldr	r1, [sp, #88]	; 0x58
    6ad6:	3947      	subs	r1, #71	; 0x47
    6ad8:	910c      	str	r1, [sp, #48]	; 0x30
    6ada:	2900      	cmp	r1, #0
    6adc:	d002      	beq.n	6ae4 <_svfprintf_r+0x10ac>
    6ade:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6ae0:	2a67      	cmp	r2, #103	; 0x67
    6ae2:	d102      	bne.n	6aea <_svfprintf_r+0x10b2>
    6ae4:	2e00      	cmp	r6, #0
    6ae6:	d100      	bne.n	6aea <_svfprintf_r+0x10b2>
    6ae8:	2601      	movs	r6, #1
    6aea:	9f07      	ldr	r7, [sp, #28]
    6aec:	2380      	movs	r3, #128	; 0x80
    6aee:	005b      	lsls	r3, r3, #1
    6af0:	431f      	orrs	r7, r3
    6af2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6af4:	9707      	str	r7, [sp, #28]
    6af6:	2b00      	cmp	r3, #0
    6af8:	da00      	bge.n	6afc <_svfprintf_r+0x10c4>
    6afa:	e1d5      	b.n	6ea8 <_svfprintf_r+0x1470>
    6afc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    6afe:	2700      	movs	r7, #0
    6b00:	930a      	str	r3, [sp, #40]	; 0x28
    6b02:	9714      	str	r7, [sp, #80]	; 0x50
    6b04:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6b06:	3b46      	subs	r3, #70	; 0x46
    6b08:	4259      	negs	r1, r3
    6b0a:	4159      	adcs	r1, r3
    6b0c:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6b0e:	3b66      	subs	r3, #102	; 0x66
    6b10:	425a      	negs	r2, r3
    6b12:	4153      	adcs	r3, r2
    6b14:	1c08      	adds	r0, r1, #0
    6b16:	4318      	orrs	r0, r3
    6b18:	900d      	str	r0, [sp, #52]	; 0x34
    6b1a:	d000      	beq.n	6b1e <_svfprintf_r+0x10e6>
    6b1c:	e16e      	b.n	6dfc <_svfprintf_r+0x13c4>
    6b1e:	9916      	ldr	r1, [sp, #88]	; 0x58
    6b20:	2945      	cmp	r1, #69	; 0x45
    6b22:	d002      	beq.n	6b2a <_svfprintf_r+0x10f2>
    6b24:	2965      	cmp	r1, #101	; 0x65
    6b26:	d000      	beq.n	6b2a <_svfprintf_r+0x10f2>
    6b28:	e1c7      	b.n	6eba <_svfprintf_r+0x1482>
    6b2a:	1c72      	adds	r2, r6, #1
    6b2c:	4692      	mov	sl, r2
    6b2e:	2302      	movs	r3, #2
    6b30:	9300      	str	r3, [sp, #0]
    6b32:	4653      	mov	r3, sl
    6b34:	9301      	str	r3, [sp, #4]
    6b36:	ab42      	add	r3, sp, #264	; 0x108
    6b38:	9302      	str	r3, [sp, #8]
    6b3a:	ab41      	add	r3, sp, #260	; 0x104
    6b3c:	9303      	str	r3, [sp, #12]
    6b3e:	ab40      	add	r3, sp, #256	; 0x100
    6b40:	9304      	str	r3, [sp, #16]
    6b42:	9809      	ldr	r0, [sp, #36]	; 0x24
    6b44:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    6b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    6b48:	f001 ff9c 	bl	8a84 <_dtoa_r>
    6b4c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6b4e:	9013      	str	r0, [sp, #76]	; 0x4c
    6b50:	2f00      	cmp	r7, #0
    6b52:	d002      	beq.n	6b5a <_svfprintf_r+0x1122>
    6b54:	9816      	ldr	r0, [sp, #88]	; 0x58
    6b56:	2867      	cmp	r0, #103	; 0x67
    6b58:	d103      	bne.n	6b62 <_svfprintf_r+0x112a>
    6b5a:	9907      	ldr	r1, [sp, #28]
    6b5c:	07c9      	lsls	r1, r1, #31
    6b5e:	d400      	bmi.n	6b62 <_svfprintf_r+0x112a>
    6b60:	e1b5      	b.n	6ece <_svfprintf_r+0x1496>
    6b62:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6b64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    6b66:	1c17      	adds	r7, r2, #0
    6b68:	4457      	add	r7, sl
    6b6a:	2b00      	cmp	r3, #0
    6b6c:	d005      	beq.n	6b7a <_svfprintf_r+0x1142>
    6b6e:	7813      	ldrb	r3, [r2, #0]
    6b70:	2b30      	cmp	r3, #48	; 0x30
    6b72:	d100      	bne.n	6b76 <_svfprintf_r+0x113e>
    6b74:	e1c1      	b.n	6efa <_svfprintf_r+0x14c2>
    6b76:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6b78:	18bf      	adds	r7, r7, r2
    6b7a:	981a      	ldr	r0, [sp, #104]	; 0x68
    6b7c:	990a      	ldr	r1, [sp, #40]	; 0x28
    6b7e:	4b55      	ldr	r3, [pc, #340]	; (6cd4 <_svfprintf_r+0x129c>)
    6b80:	4a53      	ldr	r2, [pc, #332]	; (6cd0 <_svfprintf_r+0x1298>)
    6b82:	f007 fab9 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    6b86:	2800      	cmp	r0, #0
    6b88:	d100      	bne.n	6b8c <_svfprintf_r+0x1154>
    6b8a:	e161      	b.n	6e50 <_svfprintf_r+0x1418>
    6b8c:	9740      	str	r7, [sp, #256]	; 0x100
    6b8e:	1c3b      	adds	r3, r7, #0
    6b90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    6b92:	1a9b      	subs	r3, r3, r2
    6b94:	930d      	str	r3, [sp, #52]	; 0x34
    6b96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    6b98:	2b00      	cmp	r3, #0
    6b9a:	d003      	beq.n	6ba4 <_svfprintf_r+0x116c>
    6b9c:	9f16      	ldr	r7, [sp, #88]	; 0x58
    6b9e:	2f67      	cmp	r7, #103	; 0x67
    6ba0:	d000      	beq.n	6ba4 <_svfprintf_r+0x116c>
    6ba2:	e12e      	b.n	6e02 <_svfprintf_r+0x13ca>
    6ba4:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6ba6:	920c      	str	r2, [sp, #48]	; 0x30
    6ba8:	1cd0      	adds	r0, r2, #3
    6baa:	db02      	blt.n	6bb2 <_svfprintf_r+0x117a>
    6bac:	4296      	cmp	r6, r2
    6bae:	db00      	blt.n	6bb2 <_svfprintf_r+0x117a>
    6bb0:	e15a      	b.n	6e68 <_svfprintf_r+0x1430>
    6bb2:	9916      	ldr	r1, [sp, #88]	; 0x58
    6bb4:	3902      	subs	r1, #2
    6bb6:	9116      	str	r1, [sp, #88]	; 0x58
    6bb8:	af16      	add	r7, sp, #88	; 0x58
    6bba:	783f      	ldrb	r7, [r7, #0]
    6bbc:	ab3e      	add	r3, sp, #248	; 0xf8
    6bbe:	1e56      	subs	r6, r2, #1
    6bc0:	9642      	str	r6, [sp, #264]	; 0x108
    6bc2:	469a      	mov	sl, r3
    6bc4:	701f      	strb	r7, [r3, #0]
    6bc6:	2e00      	cmp	r6, #0
    6bc8:	da00      	bge.n	6bcc <_svfprintf_r+0x1194>
    6bca:	e1a4      	b.n	6f16 <_svfprintf_r+0x14de>
    6bcc:	232b      	movs	r3, #43	; 0x2b
    6bce:	4651      	mov	r1, sl
    6bd0:	704b      	strb	r3, [r1, #1]
    6bd2:	2e09      	cmp	r6, #9
    6bd4:	dc00      	bgt.n	6bd8 <_svfprintf_r+0x11a0>
    6bd6:	e173      	b.n	6ec0 <_svfprintf_r+0x1488>
    6bd8:	22f7      	movs	r2, #247	; 0xf7
    6bda:	446a      	add	r2, sp
    6bdc:	4690      	mov	r8, r2
    6bde:	1c17      	adds	r7, r2, #0
    6be0:	1c30      	adds	r0, r6, #0
    6be2:	210a      	movs	r1, #10
    6be4:	f007 fa22 	bl	e02c <____aeabi_idivmod_from_thumb>
    6be8:	3f01      	subs	r7, #1
    6bea:	3130      	adds	r1, #48	; 0x30
    6bec:	7039      	strb	r1, [r7, #0]
    6bee:	1c30      	adds	r0, r6, #0
    6bf0:	210a      	movs	r1, #10
    6bf2:	f007 fa13 	bl	e01c <____aeabi_idiv_from_thumb>
    6bf6:	1c06      	adds	r6, r0, #0
    6bf8:	2809      	cmp	r0, #9
    6bfa:	dcf1      	bgt.n	6be0 <_svfprintf_r+0x11a8>
    6bfc:	1c02      	adds	r2, r0, #0
    6bfe:	1e7b      	subs	r3, r7, #1
    6c00:	3230      	adds	r2, #48	; 0x30
    6c02:	4669      	mov	r1, sp
    6c04:	701a      	strb	r2, [r3, #0]
    6c06:	31fa      	adds	r1, #250	; 0xfa
    6c08:	4543      	cmp	r3, r8
    6c0a:	d205      	bcs.n	6c18 <_svfprintf_r+0x11e0>
    6c0c:	781a      	ldrb	r2, [r3, #0]
    6c0e:	3301      	adds	r3, #1
    6c10:	700a      	strb	r2, [r1, #0]
    6c12:	3101      	adds	r1, #1
    6c14:	4543      	cmp	r3, r8
    6c16:	d3f9      	bcc.n	6c0c <_svfprintf_r+0x11d4>
    6c18:	4650      	mov	r0, sl
    6c1a:	1a08      	subs	r0, r1, r0
    6c1c:	990d      	ldr	r1, [sp, #52]	; 0x34
    6c1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    6c20:	901d      	str	r0, [sp, #116]	; 0x74
    6c22:	1840      	adds	r0, r0, r1
    6c24:	900c      	str	r0, [sp, #48]	; 0x30
    6c26:	2a01      	cmp	r2, #1
    6c28:	dc00      	bgt.n	6c2c <_svfprintf_r+0x11f4>
    6c2a:	e179      	b.n	6f20 <_svfprintf_r+0x14e8>
    6c2c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6c2e:	2000      	movs	r0, #0
    6c30:	3701      	adds	r7, #1
    6c32:	970c      	str	r7, [sp, #48]	; 0x30
    6c34:	9018      	str	r0, [sp, #96]	; 0x60
    6c36:	9814      	ldr	r0, [sp, #80]	; 0x50
    6c38:	2800      	cmp	r0, #0
    6c3a:	d000      	beq.n	6c3e <_svfprintf_r+0x1206>
    6c3c:	e0f6      	b.n	6e2c <_svfprintf_r+0x13f4>
    6c3e:	990c      	ldr	r1, [sp, #48]	; 0x30
    6c40:	43cb      	mvns	r3, r1
    6c42:	17db      	asrs	r3, r3, #31
    6c44:	4019      	ands	r1, r3
    6c46:	464b      	mov	r3, r9
    6c48:	910a      	str	r1, [sp, #40]	; 0x28
    6c4a:	781a      	ldrb	r2, [r3, #0]
    6c4c:	f7ff f927 	bl	5e9e <_svfprintf_r+0x466>
    6c50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    6c52:	6812      	ldr	r2, [r2, #0]
    6c54:	9311      	str	r3, [sp, #68]	; 0x44
    6c56:	9210      	str	r2, [sp, #64]	; 0x40
    6c58:	e521      	b.n	669e <_svfprintf_r+0xc66>
    6c5a:	9b07      	ldr	r3, [sp, #28]
    6c5c:	065b      	lsls	r3, r3, #25
    6c5e:	d518      	bpl.n	6c92 <_svfprintf_r+0x125a>
    6c60:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6c62:	466f      	mov	r7, sp
    6c64:	2038      	movs	r0, #56	; 0x38
    6c66:	6833      	ldr	r3, [r6, #0]
    6c68:	5bc7      	ldrh	r7, [r0, r7]
    6c6a:	3604      	adds	r6, #4
    6c6c:	801f      	strh	r7, [r3, #0]
    6c6e:	960f      	str	r6, [sp, #60]	; 0x3c
    6c70:	f7fe ff0b 	bl	5a8a <_svfprintf_r+0x52>
    6c74:	9809      	ldr	r0, [sp, #36]	; 0x24
    6c76:	2140      	movs	r1, #64	; 0x40
    6c78:	f7fe fa16 	bl	50a8 <_malloc_r>
    6c7c:	9a08      	ldr	r2, [sp, #32]
    6c7e:	6010      	str	r0, [r2, #0]
    6c80:	6110      	str	r0, [r2, #16]
    6c82:	2800      	cmp	r0, #0
    6c84:	d100      	bne.n	6c88 <_svfprintf_r+0x1250>
    6c86:	e170      	b.n	6f6a <_svfprintf_r+0x1532>
    6c88:	9e08      	ldr	r6, [sp, #32]
    6c8a:	2340      	movs	r3, #64	; 0x40
    6c8c:	6173      	str	r3, [r6, #20]
    6c8e:	f7fe feee 	bl	5a6e <_svfprintf_r+0x36>
    6c92:	980f      	ldr	r0, [sp, #60]	; 0x3c
    6c94:	990e      	ldr	r1, [sp, #56]	; 0x38
    6c96:	6803      	ldr	r3, [r0, #0]
    6c98:	3004      	adds	r0, #4
    6c9a:	6019      	str	r1, [r3, #0]
    6c9c:	900f      	str	r0, [sp, #60]	; 0x3c
    6c9e:	f7fe fef4 	bl	5a8a <_svfprintf_r+0x52>
    6ca2:	4810      	ldr	r0, [pc, #64]	; (6ce4 <_svfprintf_r+0x12ac>)
    6ca4:	9013      	str	r0, [sp, #76]	; 0x4c
    6ca6:	e592      	b.n	67ce <_svfprintf_r+0xd96>
    6ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
    6caa:	9908      	ldr	r1, [sp, #32]
    6cac:	1c22      	adds	r2, r4, #0
    6cae:	f004 f985 	bl	afbc <__ssprint_r>
    6cb2:	2800      	cmp	r0, #0
    6cb4:	d001      	beq.n	6cba <_svfprintf_r+0x1282>
    6cb6:	f7ff f876 	bl	5da6 <_svfprintf_r+0x36e>
    6cba:	9d42      	ldr	r5, [sp, #264]	; 0x108
    6cbc:	ab1f      	add	r3, sp, #124	; 0x7c
    6cbe:	e68b      	b.n	69d8 <_svfprintf_r+0xfa0>
    6cc0:	9b16      	ldr	r3, [sp, #88]	; 0x58
    6cc2:	3b47      	subs	r3, #71	; 0x47
    6cc4:	2606      	movs	r6, #6
    6cc6:	930c      	str	r3, [sp, #48]	; 0x30
    6cc8:	e70f      	b.n	6aea <_svfprintf_r+0x10b2>
    6cca:	46c0      	nop			; (mov r8, r8)
    6ccc:	46c0      	nop			; (mov r8, r8)
    6cce:	46c0      	nop			; (mov r8, r8)
	...
    6cd8:	0000e2d8 	.word	0x0000e2d8
    6cdc:	0000ed44 	.word	0x0000ed44
    6ce0:	0000ed08 	.word	0x0000ed08
    6ce4:	0000ed0c 	.word	0x0000ed0c
    6ce8:	4fa7      	ldr	r7, [pc, #668]	; (6f88 <_svfprintf_r+0x1550>)
    6cea:	46b8      	mov	r8, r7
    6cec:	2610      	movs	r6, #16
    6cee:	1c32      	adds	r2, r6, #0
    6cf0:	4442      	add	r2, r8
    6cf2:	601a      	str	r2, [r3, #0]
    6cf4:	68a2      	ldr	r2, [r4, #8]
    6cf6:	18aa      	adds	r2, r5, r2
    6cf8:	605d      	str	r5, [r3, #4]
    6cfa:	60a2      	str	r2, [r4, #8]
    6cfc:	6862      	ldr	r2, [r4, #4]
    6cfe:	3201      	adds	r2, #1
    6d00:	6062      	str	r2, [r4, #4]
    6d02:	3308      	adds	r3, #8
    6d04:	2a07      	cmp	r2, #7
    6d06:	dd09      	ble.n	6d1c <_svfprintf_r+0x12e4>
    6d08:	9809      	ldr	r0, [sp, #36]	; 0x24
    6d0a:	9908      	ldr	r1, [sp, #32]
    6d0c:	1c22      	adds	r2, r4, #0
    6d0e:	f004 f955 	bl	afbc <__ssprint_r>
    6d12:	2800      	cmp	r0, #0
    6d14:	d001      	beq.n	6d1a <_svfprintf_r+0x12e2>
    6d16:	f7ff f846 	bl	5da6 <_svfprintf_r+0x36e>
    6d1a:	ab1f      	add	r3, sp, #124	; 0x7c
    6d1c:	980d      	ldr	r0, [sp, #52]	; 0x34
    6d1e:	68a2      	ldr	r2, [r4, #8]
    6d20:	9f13      	ldr	r7, [sp, #76]	; 0x4c
    6d22:	1812      	adds	r2, r2, r0
    6d24:	601f      	str	r7, [r3, #0]
    6d26:	6058      	str	r0, [r3, #4]
    6d28:	60a2      	str	r2, [r4, #8]
    6d2a:	6862      	ldr	r2, [r4, #4]
    6d2c:	3201      	adds	r2, #1
    6d2e:	6062      	str	r2, [r4, #4]
    6d30:	3308      	adds	r3, #8
    6d32:	2a07      	cmp	r2, #7
    6d34:	dc01      	bgt.n	6d3a <_svfprintf_r+0x1302>
    6d36:	f7fe ffc4 	bl	5cc2 <_svfprintf_r+0x28a>
    6d3a:	f7ff fb79 	bl	6430 <_svfprintf_r+0x9f8>
    6d3e:	222d      	movs	r2, #45	; 0x2d
    6d40:	464b      	mov	r3, r9
    6d42:	701a      	strb	r2, [r3, #0]
    6d44:	f7ff f8da 	bl	5efc <_svfprintf_r+0x4c4>
    6d48:	1c3a      	adds	r2, r7, #0
    6d4a:	e5b1      	b.n	68b0 <_svfprintf_r+0xe78>
    6d4c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    6d4e:	f7fe fe33 	bl	59b8 <strlen>
    6d52:	43c3      	mvns	r3, r0
    6d54:	17db      	asrs	r3, r3, #31
    6d56:	900c      	str	r0, [sp, #48]	; 0x30
    6d58:	464e      	mov	r6, r9
    6d5a:	4018      	ands	r0, r3
    6d5c:	970f      	str	r7, [sp, #60]	; 0x3c
    6d5e:	2700      	movs	r7, #0
    6d60:	900a      	str	r0, [sp, #40]	; 0x28
    6d62:	7832      	ldrb	r2, [r6, #0]
    6d64:	9714      	str	r7, [sp, #80]	; 0x50
    6d66:	9718      	str	r7, [sp, #96]	; 0x60
    6d68:	f7ff f899 	bl	5e9e <_svfprintf_r+0x466>
    6d6c:	4a86      	ldr	r2, [pc, #536]	; (6f88 <_svfprintf_r+0x1550>)
    6d6e:	1c2b      	adds	r3, r5, #0
    6d70:	3308      	adds	r3, #8
    6d72:	4690      	mov	r8, r2
    6d74:	f7fe ff18 	bl	5ba8 <_svfprintf_r+0x170>
    6d78:	9809      	ldr	r0, [sp, #36]	; 0x24
    6d7a:	9908      	ldr	r1, [sp, #32]
    6d7c:	1c22      	adds	r2, r4, #0
    6d7e:	f004 f91d 	bl	afbc <__ssprint_r>
    6d82:	2800      	cmp	r0, #0
    6d84:	d001      	beq.n	6d8a <_svfprintf_r+0x1352>
    6d86:	f7ff f80e 	bl	5da6 <_svfprintf_r+0x36e>
    6d8a:	af1f      	add	r7, sp, #124	; 0x7c
    6d8c:	f7ff fba6 	bl	64dc <_svfprintf_r+0xaa4>
    6d90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    6d92:	1ae3      	subs	r3, r4, r3
    6d94:	930c      	str	r3, [sp, #48]	; 0x30
    6d96:	f7ff f878 	bl	5e8a <_svfprintf_r+0x452>
    6d9a:	9809      	ldr	r0, [sp, #36]	; 0x24
    6d9c:	9908      	ldr	r1, [sp, #32]
    6d9e:	1c22      	adds	r2, r4, #0
    6da0:	f004 f90c 	bl	afbc <__ssprint_r>
    6da4:	2800      	cmp	r0, #0
    6da6:	d001      	beq.n	6dac <_svfprintf_r+0x1374>
    6da8:	f7fe fffd 	bl	5da6 <_svfprintf_r+0x36e>
    6dac:	9942      	ldr	r1, [sp, #264]	; 0x108
    6dae:	980d      	ldr	r0, [sp, #52]	; 0x34
    6db0:	aa1f      	add	r2, sp, #124	; 0x7c
    6db2:	1a41      	subs	r1, r0, r1
    6db4:	e59d      	b.n	68f2 <_svfprintf_r+0xeba>
    6db6:	4a74      	ldr	r2, [pc, #464]	; (6f88 <_svfprintf_r+0x1550>)
    6db8:	4690      	mov	r8, r2
    6dba:	f7fe ffad 	bl	5d18 <_svfprintf_r+0x2e0>
    6dbe:	9809      	ldr	r0, [sp, #36]	; 0x24
    6dc0:	9908      	ldr	r1, [sp, #32]
    6dc2:	1c22      	adds	r2, r4, #0
    6dc4:	f004 f8fa 	bl	afbc <__ssprint_r>
    6dc8:	2800      	cmp	r0, #0
    6dca:	d001      	beq.n	6dd0 <_svfprintf_r+0x1398>
    6dcc:	f7fe ffeb 	bl	5da6 <_svfprintf_r+0x36e>
    6dd0:	aa1f      	add	r2, sp, #124	; 0x7c
    6dd2:	e56d      	b.n	68b0 <_svfprintf_r+0xe78>
    6dd4:	960c      	str	r6, [sp, #48]	; 0x30
    6dd6:	2e06      	cmp	r6, #6
    6dd8:	d90a      	bls.n	6df0 <_svfprintf_r+0x13b8>
    6dda:	2306      	movs	r3, #6
    6ddc:	930c      	str	r3, [sp, #48]	; 0x30
    6dde:	930a      	str	r3, [sp, #40]	; 0x28
    6de0:	970f      	str	r7, [sp, #60]	; 0x3c
    6de2:	4f6a      	ldr	r7, [pc, #424]	; (6f8c <_svfprintf_r+0x1554>)
    6de4:	2200      	movs	r2, #0
    6de6:	9214      	str	r2, [sp, #80]	; 0x50
    6de8:	9218      	str	r2, [sp, #96]	; 0x60
    6dea:	9713      	str	r7, [sp, #76]	; 0x4c
    6dec:	f7fe fea2 	bl	5b34 <_svfprintf_r+0xfc>
    6df0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    6df2:	43f3      	mvns	r3, r6
    6df4:	17db      	asrs	r3, r3, #31
    6df6:	401e      	ands	r6, r3
    6df8:	960a      	str	r6, [sp, #40]	; 0x28
    6dfa:	e7f1      	b.n	6de0 <_svfprintf_r+0x13a8>
    6dfc:	46b2      	mov	sl, r6
    6dfe:	2303      	movs	r3, #3
    6e00:	e696      	b.n	6b30 <_svfprintf_r+0x10f8>
    6e02:	9a16      	ldr	r2, [sp, #88]	; 0x58
    6e04:	2a66      	cmp	r2, #102	; 0x66
    6e06:	d000      	beq.n	6e0a <_svfprintf_r+0x13d2>
    6e08:	e091      	b.n	6f2e <_svfprintf_r+0x14f6>
    6e0a:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6e0c:	920c      	str	r2, [sp, #48]	; 0x30
    6e0e:	2a00      	cmp	r2, #0
    6e10:	dc00      	bgt.n	6e14 <_svfprintf_r+0x13dc>
    6e12:	e08e      	b.n	6f32 <_svfprintf_r+0x14fa>
    6e14:	2e00      	cmp	r6, #0
    6e16:	d102      	bne.n	6e1e <_svfprintf_r+0x13e6>
    6e18:	9907      	ldr	r1, [sp, #28]
    6e1a:	07c9      	lsls	r1, r1, #31
    6e1c:	d502      	bpl.n	6e24 <_svfprintf_r+0x13ec>
    6e1e:	1c53      	adds	r3, r2, #1
    6e20:	199b      	adds	r3, r3, r6
    6e22:	930c      	str	r3, [sp, #48]	; 0x30
    6e24:	4641      	mov	r1, r8
    6e26:	9218      	str	r2, [sp, #96]	; 0x60
    6e28:	9116      	str	r1, [sp, #88]	; 0x58
    6e2a:	e704      	b.n	6c36 <_svfprintf_r+0x11fe>
    6e2c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    6e2e:	43fb      	mvns	r3, r7
    6e30:	17db      	asrs	r3, r3, #31
    6e32:	222d      	movs	r2, #45	; 0x2d
    6e34:	464e      	mov	r6, r9
    6e36:	401f      	ands	r7, r3
    6e38:	2000      	movs	r0, #0
    6e3a:	7032      	strb	r2, [r6, #0]
    6e3c:	970a      	str	r7, [sp, #40]	; 0x28
    6e3e:	9014      	str	r0, [sp, #80]	; 0x50
    6e40:	f7ff f830 	bl	5ea4 <_svfprintf_r+0x46c>
    6e44:	4950      	ldr	r1, [pc, #320]	; (6f88 <_svfprintf_r+0x1550>)
    6e46:	1c2b      	adds	r3, r5, #0
    6e48:	4688      	mov	r8, r1
    6e4a:	3508      	adds	r5, #8
    6e4c:	f7ff fa87 	bl	635e <_svfprintf_r+0x926>
    6e50:	9b40      	ldr	r3, [sp, #256]	; 0x100
    6e52:	429f      	cmp	r7, r3
    6e54:	d800      	bhi.n	6e58 <_svfprintf_r+0x1420>
    6e56:	e69b      	b.n	6b90 <_svfprintf_r+0x1158>
    6e58:	2230      	movs	r2, #48	; 0x30
    6e5a:	701a      	strb	r2, [r3, #0]
    6e5c:	3301      	adds	r3, #1
    6e5e:	9340      	str	r3, [sp, #256]	; 0x100
    6e60:	429f      	cmp	r7, r3
    6e62:	d8fa      	bhi.n	6e5a <_svfprintf_r+0x1422>
    6e64:	1c3b      	adds	r3, r7, #0
    6e66:	e693      	b.n	6b90 <_svfprintf_r+0x1158>
    6e68:	980d      	ldr	r0, [sp, #52]	; 0x34
    6e6a:	4282      	cmp	r2, r0
    6e6c:	db31      	blt.n	6ed2 <_svfprintf_r+0x149a>
    6e6e:	9b07      	ldr	r3, [sp, #28]
    6e70:	2167      	movs	r1, #103	; 0x67
    6e72:	4688      	mov	r8, r1
    6e74:	07db      	lsls	r3, r3, #31
    6e76:	d5d5      	bpl.n	6e24 <_svfprintf_r+0x13ec>
    6e78:	1c56      	adds	r6, r2, #1
    6e7a:	960c      	str	r6, [sp, #48]	; 0x30
    6e7c:	e7d2      	b.n	6e24 <_svfprintf_r+0x13ec>
    6e7e:	4649      	mov	r1, r9
    6e80:	960a      	str	r6, [sp, #40]	; 0x28
    6e82:	780a      	ldrb	r2, [r1, #0]
    6e84:	970f      	str	r7, [sp, #60]	; 0x3c
    6e86:	960c      	str	r6, [sp, #48]	; 0x30
    6e88:	9014      	str	r0, [sp, #80]	; 0x50
    6e8a:	9018      	str	r0, [sp, #96]	; 0x60
    6e8c:	f7ff f807 	bl	5e9e <_svfprintf_r+0x466>
    6e90:	9809      	ldr	r0, [sp, #36]	; 0x24
    6e92:	9908      	ldr	r1, [sp, #32]
    6e94:	1c22      	adds	r2, r4, #0
    6e96:	f004 f891 	bl	afbc <__ssprint_r>
    6e9a:	2800      	cmp	r0, #0
    6e9c:	d001      	beq.n	6ea2 <_svfprintf_r+0x146a>
    6e9e:	f7fe ff82 	bl	5da6 <_svfprintf_r+0x36e>
    6ea2:	9d42      	ldr	r5, [sp, #264]	; 0x108
    6ea4:	ab1f      	add	r3, sp, #124	; 0x7c
    6ea6:	e5b0      	b.n	6a0a <_svfprintf_r+0xfd2>
    6ea8:	981b      	ldr	r0, [sp, #108]	; 0x6c
    6eaa:	1c01      	adds	r1, r0, #0
    6eac:	2080      	movs	r0, #128	; 0x80
    6eae:	0600      	lsls	r0, r0, #24
    6eb0:	1809      	adds	r1, r1, r0
    6eb2:	222d      	movs	r2, #45	; 0x2d
    6eb4:	910a      	str	r1, [sp, #40]	; 0x28
    6eb6:	9214      	str	r2, [sp, #80]	; 0x50
    6eb8:	e624      	b.n	6b04 <_svfprintf_r+0x10cc>
    6eba:	46b2      	mov	sl, r6
    6ebc:	2302      	movs	r3, #2
    6ebe:	e637      	b.n	6b30 <_svfprintf_r+0x10f8>
    6ec0:	2330      	movs	r3, #48	; 0x30
    6ec2:	4657      	mov	r7, sl
    6ec4:	18f6      	adds	r6, r6, r3
    6ec6:	70bb      	strb	r3, [r7, #2]
    6ec8:	70fe      	strb	r6, [r7, #3]
    6eca:	a93f      	add	r1, sp, #252	; 0xfc
    6ecc:	e6a4      	b.n	6c18 <_svfprintf_r+0x11e0>
    6ece:	9b40      	ldr	r3, [sp, #256]	; 0x100
    6ed0:	e65e      	b.n	6b90 <_svfprintf_r+0x1158>
    6ed2:	2301      	movs	r3, #1
    6ed4:	2a00      	cmp	r2, #0
    6ed6:	dc01      	bgt.n	6edc <_svfprintf_r+0x14a4>
    6ed8:	18db      	adds	r3, r3, r3
    6eda:	1a9b      	subs	r3, r3, r2
    6edc:	9f0d      	ldr	r7, [sp, #52]	; 0x34
    6ede:	2067      	movs	r0, #103	; 0x67
    6ee0:	18ff      	adds	r7, r7, r3
    6ee2:	970c      	str	r7, [sp, #48]	; 0x30
    6ee4:	4680      	mov	r8, r0
    6ee6:	e79d      	b.n	6e24 <_svfprintf_r+0x13ec>
    6ee8:	4827      	ldr	r0, [pc, #156]	; (6f88 <_svfprintf_r+0x1550>)
    6eea:	4680      	mov	r8, r0
    6eec:	f7ff fbc5 	bl	667a <_svfprintf_r+0xc42>
    6ef0:	4e25      	ldr	r6, [pc, #148]	; (6f88 <_svfprintf_r+0x1550>)
    6ef2:	1c3a      	adds	r2, r7, #0
    6ef4:	3208      	adds	r2, #8
    6ef6:	46b0      	mov	r8, r6
    6ef8:	e4cc      	b.n	6894 <_svfprintf_r+0xe5c>
    6efa:	981a      	ldr	r0, [sp, #104]	; 0x68
    6efc:	990a      	ldr	r1, [sp, #40]	; 0x28
    6efe:	4b21      	ldr	r3, [pc, #132]	; (6f84 <_svfprintf_r+0x154c>)
    6f00:	4a1f      	ldr	r2, [pc, #124]	; (6f80 <_svfprintf_r+0x1548>)
    6f02:	f007 f8f9 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    6f06:	2800      	cmp	r0, #0
    6f08:	d000      	beq.n	6f0c <_svfprintf_r+0x14d4>
    6f0a:	e634      	b.n	6b76 <_svfprintf_r+0x113e>
    6f0c:	2301      	movs	r3, #1
    6f0e:	4651      	mov	r1, sl
    6f10:	1a5b      	subs	r3, r3, r1
    6f12:	9342      	str	r3, [sp, #264]	; 0x108
    6f14:	e62f      	b.n	6b76 <_svfprintf_r+0x113e>
    6f16:	232d      	movs	r3, #45	; 0x2d
    6f18:	4650      	mov	r0, sl
    6f1a:	4276      	negs	r6, r6
    6f1c:	7043      	strb	r3, [r0, #1]
    6f1e:	e658      	b.n	6bd2 <_svfprintf_r+0x119a>
    6f20:	9e07      	ldr	r6, [sp, #28]
    6f22:	2301      	movs	r3, #1
    6f24:	401e      	ands	r6, r3
    6f26:	9618      	str	r6, [sp, #96]	; 0x60
    6f28:	d100      	bne.n	6f2c <_svfprintf_r+0x14f4>
    6f2a:	e684      	b.n	6c36 <_svfprintf_r+0x11fe>
    6f2c:	e67e      	b.n	6c2c <_svfprintf_r+0x11f4>
    6f2e:	9a42      	ldr	r2, [sp, #264]	; 0x108
    6f30:	e642      	b.n	6bb8 <_svfprintf_r+0x1180>
    6f32:	2e00      	cmp	r6, #0
    6f34:	d105      	bne.n	6f42 <_svfprintf_r+0x150a>
    6f36:	9f07      	ldr	r7, [sp, #28]
    6f38:	2301      	movs	r3, #1
    6f3a:	930c      	str	r3, [sp, #48]	; 0x30
    6f3c:	421f      	tst	r7, r3
    6f3e:	d100      	bne.n	6f42 <_svfprintf_r+0x150a>
    6f40:	e770      	b.n	6e24 <_svfprintf_r+0x13ec>
    6f42:	3602      	adds	r6, #2
    6f44:	960c      	str	r6, [sp, #48]	; 0x30
    6f46:	e76d      	b.n	6e24 <_svfprintf_r+0x13ec>
    6f48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    6f4a:	681b      	ldr	r3, [r3, #0]
    6f4c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    6f4e:	469b      	mov	fp, r3
    6f50:	2700      	movs	r7, #0
    6f52:	3604      	adds	r6, #4
    6f54:	45bb      	cmp	fp, r7
    6f56:	db01      	blt.n	6f5c <_svfprintf_r+0x1524>
    6f58:	f7ff f889 	bl	606e <_svfprintf_r+0x636>
    6f5c:	780b      	ldrb	r3, [r1, #0]
    6f5e:	960f      	str	r6, [sp, #60]	; 0x3c
    6f60:	2601      	movs	r6, #1
    6f62:	4276      	negs	r6, r6
    6f64:	46b3      	mov	fp, r6
    6f66:	f7fe fdcc 	bl	5b02 <_svfprintf_r+0xca>
    6f6a:	9d09      	ldr	r5, [sp, #36]	; 0x24
    6f6c:	230c      	movs	r3, #12
    6f6e:	602b      	str	r3, [r5, #0]
    6f70:	3b0b      	subs	r3, #11
    6f72:	425b      	negs	r3, r3
    6f74:	930e      	str	r3, [sp, #56]	; 0x38
    6f76:	f7fe ff1d 	bl	5db4 <_svfprintf_r+0x37c>
    6f7a:	46c0      	nop			; (mov r8, r8)
    6f7c:	46c0      	nop			; (mov r8, r8)
    6f7e:	46c0      	nop			; (mov r8, r8)
	...
    6f88:	0000e2d8 	.word	0x0000e2d8
    6f8c:	0000ed3c 	.word	0x0000ed3c

00006f90 <_vfprintf_r>:
    6f90:	b5f0      	push	{r4, r5, r6, r7, lr}
    6f92:	465f      	mov	r7, fp
    6f94:	4656      	mov	r6, sl
    6f96:	464d      	mov	r5, r9
    6f98:	4644      	mov	r4, r8
    6f9a:	b4f0      	push	{r4, r5, r6, r7}
    6f9c:	4cbc      	ldr	r4, [pc, #752]	; (7290 <_vfprintf_r+0x300>)
    6f9e:	44a5      	add	sp, r4
    6fa0:	468a      	mov	sl, r1
    6fa2:	1c15      	adds	r5, r2, #0
    6fa4:	930f      	str	r3, [sp, #60]	; 0x3c
    6fa6:	9009      	str	r0, [sp, #36]	; 0x24
    6fa8:	f002 ff34 	bl	9e14 <_localeconv_r>
    6fac:	6800      	ldr	r0, [r0, #0]
    6fae:	9018      	str	r0, [sp, #96]	; 0x60
    6fb0:	f7fe fd02 	bl	59b8 <strlen>
    6fb4:	901c      	str	r0, [sp, #112]	; 0x70
    6fb6:	9809      	ldr	r0, [sp, #36]	; 0x24
    6fb8:	2800      	cmp	r0, #0
    6fba:	d003      	beq.n	6fc4 <_vfprintf_r+0x34>
    6fbc:	6b83      	ldr	r3, [r0, #56]	; 0x38
    6fbe:	2b00      	cmp	r3, #0
    6fc0:	d100      	bne.n	6fc4 <_vfprintf_r+0x34>
    6fc2:	e22a      	b.n	741a <_vfprintf_r+0x48a>
    6fc4:	4651      	mov	r1, sl
    6fc6:	898a      	ldrh	r2, [r1, #12]
    6fc8:	2180      	movs	r1, #128	; 0x80
    6fca:	0189      	lsls	r1, r1, #6
    6fcc:	1c13      	adds	r3, r2, #0
    6fce:	420a      	tst	r2, r1
    6fd0:	d108      	bne.n	6fe4 <_vfprintf_r+0x54>
    6fd2:	430a      	orrs	r2, r1
    6fd4:	4653      	mov	r3, sl
    6fd6:	6e59      	ldr	r1, [r3, #100]	; 0x64
    6fd8:	819a      	strh	r2, [r3, #12]
    6fda:	4bae      	ldr	r3, [pc, #696]	; (7294 <_vfprintf_r+0x304>)
    6fdc:	4656      	mov	r6, sl
    6fde:	400b      	ands	r3, r1
    6fe0:	6673      	str	r3, [r6, #100]	; 0x64
    6fe2:	1c13      	adds	r3, r2, #0
    6fe4:	071f      	lsls	r7, r3, #28
    6fe6:	d401      	bmi.n	6fec <_vfprintf_r+0x5c>
    6fe8:	f001 fab0 	bl	854c <_vfprintf_r+0x15bc>
    6fec:	4650      	mov	r0, sl
    6fee:	6901      	ldr	r1, [r0, #16]
    6ff0:	2900      	cmp	r1, #0
    6ff2:	d101      	bne.n	6ff8 <_vfprintf_r+0x68>
    6ff4:	f001 faaa 	bl	854c <_vfprintf_r+0x15bc>
    6ff8:	211a      	movs	r1, #26
    6ffa:	400b      	ands	r3, r1
    6ffc:	2b0a      	cmp	r3, #10
    6ffe:	d100      	bne.n	7002 <_vfprintf_r+0x72>
    7000:	e1d1      	b.n	73a6 <_vfprintf_r+0x416>
    7002:	4aa5      	ldr	r2, [pc, #660]	; (7298 <_vfprintf_r+0x308>)
    7004:	4ca5      	ldr	r4, [pc, #660]	; (729c <_vfprintf_r+0x30c>)
    7006:	2300      	movs	r3, #0
    7008:	446c      	add	r4, sp
    700a:	446a      	add	r2, sp
    700c:	6022      	str	r2, [r4, #0]
    700e:	60a3      	str	r3, [r4, #8]
    7010:	6063      	str	r3, [r4, #4]
    7012:	930e      	str	r3, [sp, #56]	; 0x38
    7014:	931a      	str	r3, [sp, #104]	; 0x68
    7016:	931b      	str	r3, [sp, #108]	; 0x6c
    7018:	9317      	str	r3, [sp, #92]	; 0x5c
    701a:	931d      	str	r3, [sp, #116]	; 0x74
    701c:	930d      	str	r3, [sp, #52]	; 0x34
    701e:	9508      	str	r5, [sp, #32]
    7020:	46d3      	mov	fp, sl
    7022:	1c15      	adds	r5, r2, #0
    7024:	9e08      	ldr	r6, [sp, #32]
    7026:	7833      	ldrb	r3, [r6, #0]
    7028:	2b00      	cmp	r3, #0
    702a:	d100      	bne.n	702e <_vfprintf_r+0x9e>
    702c:	e186      	b.n	733c <_vfprintf_r+0x3ac>
    702e:	2b25      	cmp	r3, #37	; 0x25
    7030:	d102      	bne.n	7038 <_vfprintf_r+0xa8>
    7032:	e183      	b.n	733c <_vfprintf_r+0x3ac>
    7034:	2b00      	cmp	r3, #0
    7036:	d003      	beq.n	7040 <_vfprintf_r+0xb0>
    7038:	3601      	adds	r6, #1
    703a:	7833      	ldrb	r3, [r6, #0]
    703c:	2b25      	cmp	r3, #37	; 0x25
    703e:	d1f9      	bne.n	7034 <_vfprintf_r+0xa4>
    7040:	9808      	ldr	r0, [sp, #32]
    7042:	1a37      	subs	r7, r6, r0
    7044:	2f00      	cmp	r7, #0
    7046:	d00f      	beq.n	7068 <_vfprintf_r+0xd8>
    7048:	68a3      	ldr	r3, [r4, #8]
    704a:	19db      	adds	r3, r3, r7
    704c:	6028      	str	r0, [r5, #0]
    704e:	606f      	str	r7, [r5, #4]
    7050:	60a3      	str	r3, [r4, #8]
    7052:	6863      	ldr	r3, [r4, #4]
    7054:	3301      	adds	r3, #1
    7056:	6063      	str	r3, [r4, #4]
    7058:	3508      	adds	r5, #8
    705a:	2b07      	cmp	r3, #7
    705c:	dd00      	ble.n	7060 <_vfprintf_r+0xd0>
    705e:	e17e      	b.n	735e <_vfprintf_r+0x3ce>
    7060:	990d      	ldr	r1, [sp, #52]	; 0x34
    7062:	19c9      	adds	r1, r1, r7
    7064:	910d      	str	r1, [sp, #52]	; 0x34
    7066:	7833      	ldrb	r3, [r6, #0]
    7068:	2b00      	cmp	r3, #0
    706a:	d101      	bne.n	7070 <_vfprintf_r+0xe0>
    706c:	f000 fbed 	bl	784a <_vfprintf_r+0x8ba>
    7070:	4b8b      	ldr	r3, [pc, #556]	; (72a0 <_vfprintf_r+0x310>)
    7072:	1c72      	adds	r2, r6, #1
    7074:	446b      	add	r3, sp
    7076:	2700      	movs	r7, #0
    7078:	9208      	str	r2, [sp, #32]
    707a:	701f      	strb	r7, [r3, #0]
    707c:	2000      	movs	r0, #0
    707e:	4699      	mov	r9, r3
    7080:	2108      	movs	r1, #8
    7082:	7873      	ldrb	r3, [r6, #1]
    7084:	2780      	movs	r7, #128	; 0x80
    7086:	2601      	movs	r6, #1
    7088:	4a86      	ldr	r2, [pc, #536]	; (72a4 <_vfprintf_r+0x314>)
    708a:	900b      	str	r0, [sp, #44]	; 0x2c
    708c:	9007      	str	r0, [sp, #28]
    708e:	4276      	negs	r6, r6
    7090:	3020      	adds	r0, #32
    7092:	4688      	mov	r8, r1
    7094:	46ba      	mov	sl, r7
    7096:	9f08      	ldr	r7, [sp, #32]
    7098:	3701      	adds	r7, #1
    709a:	9708      	str	r7, [sp, #32]
    709c:	1c19      	adds	r1, r3, #0
    709e:	3920      	subs	r1, #32
    70a0:	2958      	cmp	r1, #88	; 0x58
    70a2:	d800      	bhi.n	70a6 <_vfprintf_r+0x116>
    70a4:	e14d      	b.n	7342 <_vfprintf_r+0x3b2>
    70a6:	9316      	str	r3, [sp, #88]	; 0x58
    70a8:	2b00      	cmp	r3, #0
    70aa:	d100      	bne.n	70ae <_vfprintf_r+0x11e>
    70ac:	e3cd      	b.n	784a <_vfprintf_r+0x8ba>
    70ae:	4b7e      	ldr	r3, [pc, #504]	; (72a8 <_vfprintf_r+0x318>)
    70b0:	af16      	add	r7, sp, #88	; 0x58
    70b2:	783f      	ldrb	r7, [r7, #0]
    70b4:	446b      	add	r3, sp
    70b6:	2100      	movs	r1, #0
    70b8:	4648      	mov	r0, r9
    70ba:	701f      	strb	r7, [r3, #0]
    70bc:	7001      	strb	r1, [r0, #0]
    70be:	2200      	movs	r2, #0
    70c0:	2601      	movs	r6, #1
    70c2:	960a      	str	r6, [sp, #40]	; 0x28
    70c4:	960c      	str	r6, [sp, #48]	; 0x30
    70c6:	9214      	str	r2, [sp, #80]	; 0x50
    70c8:	9219      	str	r2, [sp, #100]	; 0x64
    70ca:	9313      	str	r3, [sp, #76]	; 0x4c
    70cc:	9807      	ldr	r0, [sp, #28]
    70ce:	2302      	movs	r3, #2
    70d0:	4018      	ands	r0, r3
    70d2:	4682      	mov	sl, r0
    70d4:	d002      	beq.n	70dc <_vfprintf_r+0x14c>
    70d6:	990a      	ldr	r1, [sp, #40]	; 0x28
    70d8:	18c9      	adds	r1, r1, r3
    70da:	910a      	str	r1, [sp, #40]	; 0x28
    70dc:	9e07      	ldr	r6, [sp, #28]
    70de:	2384      	movs	r3, #132	; 0x84
    70e0:	401e      	ands	r6, r3
    70e2:	9615      	str	r6, [sp, #84]	; 0x54
    70e4:	d13e      	bne.n	7164 <_vfprintf_r+0x1d4>
    70e6:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    70e8:	980a      	ldr	r0, [sp, #40]	; 0x28
    70ea:	1a3e      	subs	r6, r7, r0
    70ec:	2e00      	cmp	r6, #0
    70ee:	dd39      	ble.n	7164 <_vfprintf_r+0x1d4>
    70f0:	2e10      	cmp	r6, #16
    70f2:	dc01      	bgt.n	70f8 <_vfprintf_r+0x168>
    70f4:	f001 f9d0 	bl	8498 <_vfprintf_r+0x1508>
    70f8:	496c      	ldr	r1, [pc, #432]	; (72ac <_vfprintf_r+0x31c>)
    70fa:	1c2a      	adds	r2, r5, #0
    70fc:	2710      	movs	r7, #16
    70fe:	1c0d      	adds	r5, r1, #0
    7100:	e005      	b.n	710e <_vfprintf_r+0x17e>
    7102:	3208      	adds	r2, #8
    7104:	1c13      	adds	r3, r2, #0
    7106:	3e10      	subs	r6, #16
    7108:	3308      	adds	r3, #8
    710a:	2e10      	cmp	r6, #16
    710c:	dd18      	ble.n	7140 <_vfprintf_r+0x1b0>
    710e:	68a3      	ldr	r3, [r4, #8]
    7110:	3310      	adds	r3, #16
    7112:	6015      	str	r5, [r2, #0]
    7114:	6057      	str	r7, [r2, #4]
    7116:	60a3      	str	r3, [r4, #8]
    7118:	6863      	ldr	r3, [r4, #4]
    711a:	3301      	adds	r3, #1
    711c:	6063      	str	r3, [r4, #4]
    711e:	2b07      	cmp	r3, #7
    7120:	ddef      	ble.n	7102 <_vfprintf_r+0x172>
    7122:	9809      	ldr	r0, [sp, #36]	; 0x24
    7124:	4659      	mov	r1, fp
    7126:	1c22      	adds	r2, r4, #0
    7128:	f004 fd72 	bl	bc10 <__sprint_r>
    712c:	2800      	cmp	r0, #0
    712e:	d000      	beq.n	7132 <_vfprintf_r+0x1a2>
    7130:	e126      	b.n	7380 <_vfprintf_r+0x3f0>
    7132:	4b5f      	ldr	r3, [pc, #380]	; (72b0 <_vfprintf_r+0x320>)
    7134:	4a58      	ldr	r2, [pc, #352]	; (7298 <_vfprintf_r+0x308>)
    7136:	3e10      	subs	r6, #16
    7138:	446b      	add	r3, sp
    713a:	446a      	add	r2, sp
    713c:	2e10      	cmp	r6, #16
    713e:	dce6      	bgt.n	710e <_vfprintf_r+0x17e>
    7140:	46a8      	mov	r8, r5
    7142:	1c15      	adds	r5, r2, #0
    7144:	68a2      	ldr	r2, [r4, #8]
    7146:	4647      	mov	r7, r8
    7148:	18b2      	adds	r2, r6, r2
    714a:	602f      	str	r7, [r5, #0]
    714c:	606e      	str	r6, [r5, #4]
    714e:	60a2      	str	r2, [r4, #8]
    7150:	6862      	ldr	r2, [r4, #4]
    7152:	3201      	adds	r2, #1
    7154:	6062      	str	r2, [r4, #4]
    7156:	2a07      	cmp	r2, #7
    7158:	dd01      	ble.n	715e <_vfprintf_r+0x1ce>
    715a:	f000 fd90 	bl	7c7e <_vfprintf_r+0xcee>
    715e:	4648      	mov	r0, r9
    7160:	7802      	ldrb	r2, [r0, #0]
    7162:	1c1d      	adds	r5, r3, #0
    7164:	2a00      	cmp	r2, #0
    7166:	d00e      	beq.n	7186 <_vfprintf_r+0x1f6>
    7168:	2301      	movs	r3, #1
    716a:	606b      	str	r3, [r5, #4]
    716c:	68a3      	ldr	r3, [r4, #8]
    716e:	464a      	mov	r2, r9
    7170:	3301      	adds	r3, #1
    7172:	602a      	str	r2, [r5, #0]
    7174:	60a3      	str	r3, [r4, #8]
    7176:	6863      	ldr	r3, [r4, #4]
    7178:	3301      	adds	r3, #1
    717a:	6063      	str	r3, [r4, #4]
    717c:	3508      	adds	r5, #8
    717e:	2b07      	cmp	r3, #7
    7180:	dd01      	ble.n	7186 <_vfprintf_r+0x1f6>
    7182:	f000 fcc7 	bl	7b14 <_vfprintf_r+0xb84>
    7186:	2300      	movs	r3, #0
    7188:	459a      	cmp	sl, r3
    718a:	d00f      	beq.n	71ac <_vfprintf_r+0x21c>
    718c:	4b49      	ldr	r3, [pc, #292]	; (72b4 <_vfprintf_r+0x324>)
    718e:	446b      	add	r3, sp
    7190:	602b      	str	r3, [r5, #0]
    7192:	2302      	movs	r3, #2
    7194:	606b      	str	r3, [r5, #4]
    7196:	68a3      	ldr	r3, [r4, #8]
    7198:	3302      	adds	r3, #2
    719a:	60a3      	str	r3, [r4, #8]
    719c:	6863      	ldr	r3, [r4, #4]
    719e:	3301      	adds	r3, #1
    71a0:	6063      	str	r3, [r4, #4]
    71a2:	3508      	adds	r5, #8
    71a4:	2b07      	cmp	r3, #7
    71a6:	dd01      	ble.n	71ac <_vfprintf_r+0x21c>
    71a8:	f000 fca8 	bl	7afc <_vfprintf_r+0xb6c>
    71ac:	9e15      	ldr	r6, [sp, #84]	; 0x54
    71ae:	2e80      	cmp	r6, #128	; 0x80
    71b0:	d100      	bne.n	71b4 <_vfprintf_r+0x224>
    71b2:	e3cf      	b.n	7954 <_vfprintf_r+0x9c4>
    71b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
    71b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    71b8:	1ad6      	subs	r6, r2, r3
    71ba:	2e00      	cmp	r6, #0
    71bc:	dc01      	bgt.n	71c2 <_vfprintf_r+0x232>
    71be:	f000 fc19 	bl	79f4 <_vfprintf_r+0xa64>
    71c2:	2e10      	cmp	r6, #16
    71c4:	dc01      	bgt.n	71ca <_vfprintf_r+0x23a>
    71c6:	f001 f80e 	bl	81e6 <_vfprintf_r+0x1256>
    71ca:	4f38      	ldr	r7, [pc, #224]	; (72ac <_vfprintf_r+0x31c>)
    71cc:	2010      	movs	r0, #16
    71ce:	46b8      	mov	r8, r7
    71d0:	4681      	mov	r9, r0
    71d2:	1c2b      	adds	r3, r5, #0
    71d4:	44c1      	add	r9, r8
    71d6:	4682      	mov	sl, r0
    71d8:	9d09      	ldr	r5, [sp, #36]	; 0x24
    71da:	465f      	mov	r7, fp
    71dc:	e005      	b.n	71ea <_vfprintf_r+0x25a>
    71de:	3308      	adds	r3, #8
    71e0:	1c1a      	adds	r2, r3, #0
    71e2:	3e10      	subs	r6, #16
    71e4:	3208      	adds	r2, #8
    71e6:	2e10      	cmp	r6, #16
    71e8:	dd1b      	ble.n	7222 <_vfprintf_r+0x292>
    71ea:	464a      	mov	r2, r9
    71ec:	601a      	str	r2, [r3, #0]
    71ee:	68a2      	ldr	r2, [r4, #8]
    71f0:	4650      	mov	r0, sl
    71f2:	3210      	adds	r2, #16
    71f4:	6058      	str	r0, [r3, #4]
    71f6:	60a2      	str	r2, [r4, #8]
    71f8:	6862      	ldr	r2, [r4, #4]
    71fa:	3201      	adds	r2, #1
    71fc:	6062      	str	r2, [r4, #4]
    71fe:	2a07      	cmp	r2, #7
    7200:	dded      	ble.n	71de <_vfprintf_r+0x24e>
    7202:	1c28      	adds	r0, r5, #0
    7204:	1c39      	adds	r1, r7, #0
    7206:	1c22      	adds	r2, r4, #0
    7208:	f004 fd02 	bl	bc10 <__sprint_r>
    720c:	2800      	cmp	r0, #0
    720e:	d001      	beq.n	7214 <_vfprintf_r+0x284>
    7210:	f000 fc66 	bl	7ae0 <_vfprintf_r+0xb50>
    7214:	4a26      	ldr	r2, [pc, #152]	; (72b0 <_vfprintf_r+0x320>)
    7216:	4b20      	ldr	r3, [pc, #128]	; (7298 <_vfprintf_r+0x308>)
    7218:	3e10      	subs	r6, #16
    721a:	446a      	add	r2, sp
    721c:	446b      	add	r3, sp
    721e:	2e10      	cmp	r6, #16
    7220:	dce3      	bgt.n	71ea <_vfprintf_r+0x25a>
    7222:	46bb      	mov	fp, r7
    7224:	1c1d      	adds	r5, r3, #0
    7226:	1c17      	adds	r7, r2, #0
    7228:	2110      	movs	r1, #16
    722a:	1c0b      	adds	r3, r1, #0
    722c:	4443      	add	r3, r8
    722e:	602b      	str	r3, [r5, #0]
    7230:	68a3      	ldr	r3, [r4, #8]
    7232:	606e      	str	r6, [r5, #4]
    7234:	18f6      	adds	r6, r6, r3
    7236:	6863      	ldr	r3, [r4, #4]
    7238:	3301      	adds	r3, #1
    723a:	60a6      	str	r6, [r4, #8]
    723c:	6063      	str	r3, [r4, #4]
    723e:	2b07      	cmp	r3, #7
    7240:	dd01      	ble.n	7246 <_vfprintf_r+0x2b6>
    7242:	f000 fc4f 	bl	7ae4 <_vfprintf_r+0xb54>
    7246:	9a07      	ldr	r2, [sp, #28]
    7248:	05d2      	lsls	r2, r2, #23
    724a:	d500      	bpl.n	724e <_vfprintf_r+0x2be>
    724c:	e308      	b.n	7860 <_vfprintf_r+0x8d0>
    724e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7250:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    7252:	603b      	str	r3, [r7, #0]
    7254:	607d      	str	r5, [r7, #4]
    7256:	68a3      	ldr	r3, [r4, #8]
    7258:	195b      	adds	r3, r3, r5
    725a:	60a3      	str	r3, [r4, #8]
    725c:	6863      	ldr	r3, [r4, #4]
    725e:	3301      	adds	r3, #1
    7260:	6063      	str	r3, [r4, #4]
    7262:	3708      	adds	r7, #8
    7264:	2b07      	cmp	r3, #7
    7266:	dd01      	ble.n	726c <_vfprintf_r+0x2dc>
    7268:	f000 fc17 	bl	7a9a <_vfprintf_r+0xb0a>
    726c:	9907      	ldr	r1, [sp, #28]
    726e:	0749      	lsls	r1, r1, #29
    7270:	d550      	bpl.n	7314 <_vfprintf_r+0x384>
    7272:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7274:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7276:	1ad5      	subs	r5, r2, r3
    7278:	2d00      	cmp	r5, #0
    727a:	dd4b      	ble.n	7314 <_vfprintf_r+0x384>
    727c:	2d10      	cmp	r5, #16
    727e:	dc01      	bgt.n	7284 <_vfprintf_r+0x2f4>
    7280:	f001 f971 	bl	8566 <_vfprintf_r+0x15d6>
    7284:	4809      	ldr	r0, [pc, #36]	; (72ac <_vfprintf_r+0x31c>)
    7286:	1c3b      	adds	r3, r7, #0
    7288:	2610      	movs	r6, #16
    728a:	1c07      	adds	r7, r0, #0
    728c:	e017      	b.n	72be <_vfprintf_r+0x32e>
    728e:	46c0      	nop			; (mov r8, r8)
    7290:	fffffa8c 	.word	0xfffffa8c
    7294:	ffffdfff 	.word	0xffffdfff
    7298:	000004e4 	.word	0x000004e4
    729c:	0000054c 	.word	0x0000054c
    72a0:	0000056f 	.word	0x0000056f
    72a4:	0000e2f8 	.word	0x0000e2f8
    72a8:	00000524 	.word	0x00000524
    72ac:	0000e45c 	.word	0x0000e45c
    72b0:	000004ec 	.word	0x000004ec
    72b4:	0000056c 	.word	0x0000056c
    72b8:	3d10      	subs	r5, #16
    72ba:	2d10      	cmp	r5, #16
    72bc:	dd16      	ble.n	72ec <_vfprintf_r+0x35c>
    72be:	68a2      	ldr	r2, [r4, #8]
    72c0:	3210      	adds	r2, #16
    72c2:	601f      	str	r7, [r3, #0]
    72c4:	605e      	str	r6, [r3, #4]
    72c6:	60a2      	str	r2, [r4, #8]
    72c8:	6862      	ldr	r2, [r4, #4]
    72ca:	3201      	adds	r2, #1
    72cc:	6062      	str	r2, [r4, #4]
    72ce:	3308      	adds	r3, #8
    72d0:	2a07      	cmp	r2, #7
    72d2:	ddf1      	ble.n	72b8 <_vfprintf_r+0x328>
    72d4:	9809      	ldr	r0, [sp, #36]	; 0x24
    72d6:	4659      	mov	r1, fp
    72d8:	1c22      	adds	r2, r4, #0
    72da:	f004 fc99 	bl	bc10 <__sprint_r>
    72de:	2800      	cmp	r0, #0
    72e0:	d14e      	bne.n	7380 <_vfprintf_r+0x3f0>
    72e2:	4bcf      	ldr	r3, [pc, #828]	; (7620 <_vfprintf_r+0x690>)
    72e4:	3d10      	subs	r5, #16
    72e6:	446b      	add	r3, sp
    72e8:	2d10      	cmp	r5, #16
    72ea:	dce8      	bgt.n	72be <_vfprintf_r+0x32e>
    72ec:	46b8      	mov	r8, r7
    72ee:	1c1f      	adds	r7, r3, #0
    72f0:	68a3      	ldr	r3, [r4, #8]
    72f2:	607d      	str	r5, [r7, #4]
    72f4:	18ed      	adds	r5, r5, r3
    72f6:	6863      	ldr	r3, [r4, #4]
    72f8:	4641      	mov	r1, r8
    72fa:	3301      	adds	r3, #1
    72fc:	6039      	str	r1, [r7, #0]
    72fe:	60a5      	str	r5, [r4, #8]
    7300:	6063      	str	r3, [r4, #4]
    7302:	2b07      	cmp	r3, #7
    7304:	dd07      	ble.n	7316 <_vfprintf_r+0x386>
    7306:	9809      	ldr	r0, [sp, #36]	; 0x24
    7308:	4659      	mov	r1, fp
    730a:	1c22      	adds	r2, r4, #0
    730c:	f004 fc80 	bl	bc10 <__sprint_r>
    7310:	2800      	cmp	r0, #0
    7312:	d135      	bne.n	7380 <_vfprintf_r+0x3f0>
    7314:	68a5      	ldr	r5, [r4, #8]
    7316:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7318:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    731a:	4293      	cmp	r3, r2
    731c:	da00      	bge.n	7320 <_vfprintf_r+0x390>
    731e:	1c13      	adds	r3, r2, #0
    7320:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    7322:	18f6      	adds	r6, r6, r3
    7324:	960d      	str	r6, [sp, #52]	; 0x34
    7326:	2d00      	cmp	r5, #0
    7328:	d123      	bne.n	7372 <_vfprintf_r+0x3e2>
    732a:	2700      	movs	r7, #0
    732c:	6067      	str	r7, [r4, #4]
    732e:	9e08      	ldr	r6, [sp, #32]
    7330:	4dbb      	ldr	r5, [pc, #748]	; (7620 <_vfprintf_r+0x690>)
    7332:	7833      	ldrb	r3, [r6, #0]
    7334:	446d      	add	r5, sp
    7336:	2b00      	cmp	r3, #0
    7338:	d000      	beq.n	733c <_vfprintf_r+0x3ac>
    733a:	e678      	b.n	702e <_vfprintf_r+0x9e>
    733c:	9e08      	ldr	r6, [sp, #32]
    733e:	7833      	ldrb	r3, [r6, #0]
    7340:	e692      	b.n	7068 <_vfprintf_r+0xd8>
    7342:	0089      	lsls	r1, r1, #2
    7344:	5851      	ldr	r1, [r2, r1]
    7346:	468f      	mov	pc, r1
    7348:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    734a:	425b      	negs	r3, r3
    734c:	930b      	str	r3, [sp, #44]	; 0x2c
    734e:	970f      	str	r7, [sp, #60]	; 0x3c
    7350:	9f07      	ldr	r7, [sp, #28]
    7352:	2304      	movs	r3, #4
    7354:	431f      	orrs	r7, r3
    7356:	9707      	str	r7, [sp, #28]
    7358:	9908      	ldr	r1, [sp, #32]
    735a:	780b      	ldrb	r3, [r1, #0]
    735c:	e69b      	b.n	7096 <_vfprintf_r+0x106>
    735e:	9809      	ldr	r0, [sp, #36]	; 0x24
    7360:	4659      	mov	r1, fp
    7362:	1c22      	adds	r2, r4, #0
    7364:	f004 fc54 	bl	bc10 <__sprint_r>
    7368:	2800      	cmp	r0, #0
    736a:	d109      	bne.n	7380 <_vfprintf_r+0x3f0>
    736c:	4dac      	ldr	r5, [pc, #688]	; (7620 <_vfprintf_r+0x690>)
    736e:	446d      	add	r5, sp
    7370:	e676      	b.n	7060 <_vfprintf_r+0xd0>
    7372:	9809      	ldr	r0, [sp, #36]	; 0x24
    7374:	4659      	mov	r1, fp
    7376:	1c22      	adds	r2, r4, #0
    7378:	f004 fc4a 	bl	bc10 <__sprint_r>
    737c:	2800      	cmp	r0, #0
    737e:	d0d4      	beq.n	732a <_vfprintf_r+0x39a>
    7380:	46da      	mov	sl, fp
    7382:	4650      	mov	r0, sl
    7384:	8983      	ldrh	r3, [r0, #12]
    7386:	0659      	lsls	r1, r3, #25
    7388:	d502      	bpl.n	7390 <_vfprintf_r+0x400>
    738a:	2301      	movs	r3, #1
    738c:	425b      	negs	r3, r3
    738e:	930d      	str	r3, [sp, #52]	; 0x34
    7390:	4ba4      	ldr	r3, [pc, #656]	; (7624 <_vfprintf_r+0x694>)
    7392:	980d      	ldr	r0, [sp, #52]	; 0x34
    7394:	449d      	add	sp, r3
    7396:	bc3c      	pop	{r2, r3, r4, r5}
    7398:	4690      	mov	r8, r2
    739a:	4699      	mov	r9, r3
    739c:	46a2      	mov	sl, r4
    739e:	46ab      	mov	fp, r5
    73a0:	bcf0      	pop	{r4, r5, r6, r7}
    73a2:	bc02      	pop	{r1}
    73a4:	4708      	bx	r1
    73a6:	4653      	mov	r3, sl
    73a8:	89d9      	ldrh	r1, [r3, #14]
    73aa:	040b      	lsls	r3, r1, #16
    73ac:	141b      	asrs	r3, r3, #16
    73ae:	2b00      	cmp	r3, #0
    73b0:	da00      	bge.n	73b4 <_vfprintf_r+0x424>
    73b2:	e626      	b.n	7002 <_vfprintf_r+0x72>
    73b4:	4656      	mov	r6, sl
    73b6:	2302      	movs	r3, #2
    73b8:	4c9b      	ldr	r4, [pc, #620]	; (7628 <_vfprintf_r+0x698>)
    73ba:	439a      	bics	r2, r3
    73bc:	6e73      	ldr	r3, [r6, #100]	; 0x64
    73be:	446c      	add	r4, sp
    73c0:	6663      	str	r3, [r4, #100]	; 0x64
    73c2:	69f3      	ldr	r3, [r6, #28]
    73c4:	61e3      	str	r3, [r4, #28]
    73c6:	6a73      	ldr	r3, [r6, #36]	; 0x24
    73c8:	81a2      	strh	r2, [r4, #12]
    73ca:	81e1      	strh	r1, [r4, #14]
    73cc:	6263      	str	r3, [r4, #36]	; 0x24
    73ce:	4c96      	ldr	r4, [pc, #600]	; (7628 <_vfprintf_r+0x698>)
    73d0:	2380      	movs	r3, #128	; 0x80
    73d2:	446c      	add	r4, sp
    73d4:	00db      	lsls	r3, r3, #3
    73d6:	af1f      	add	r7, sp, #124	; 0x7c
    73d8:	60a3      	str	r3, [r4, #8]
    73da:	6163      	str	r3, [r4, #20]
    73dc:	2300      	movs	r3, #0
    73de:	61a3      	str	r3, [r4, #24]
    73e0:	6027      	str	r7, [r4, #0]
    73e2:	6127      	str	r7, [r4, #16]
    73e4:	9809      	ldr	r0, [sp, #36]	; 0x24
    73e6:	1c21      	adds	r1, r4, #0
    73e8:	1c2a      	adds	r2, r5, #0
    73ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    73ec:	f7ff fdd0 	bl	6f90 <_vfprintf_r>
    73f0:	900d      	str	r0, [sp, #52]	; 0x34
    73f2:	2800      	cmp	r0, #0
    73f4:	db07      	blt.n	7406 <_vfprintf_r+0x476>
    73f6:	9809      	ldr	r0, [sp, #36]	; 0x24
    73f8:	1c21      	adds	r1, r4, #0
    73fa:	f7fd fad9 	bl	49b0 <_fflush_r>
    73fe:	2800      	cmp	r0, #0
    7400:	d001      	beq.n	7406 <_vfprintf_r+0x476>
    7402:	f001 f99c 	bl	873e <_vfprintf_r+0x17ae>
    7406:	89a2      	ldrh	r2, [r4, #12]
    7408:	2340      	movs	r3, #64	; 0x40
    740a:	421a      	tst	r2, r3
    740c:	d0c0      	beq.n	7390 <_vfprintf_r+0x400>
    740e:	4650      	mov	r0, sl
    7410:	8982      	ldrh	r2, [r0, #12]
    7412:	4651      	mov	r1, sl
    7414:	4313      	orrs	r3, r2
    7416:	818b      	strh	r3, [r1, #12]
    7418:	e7ba      	b.n	7390 <_vfprintf_r+0x400>
    741a:	f7fd fbbd 	bl	4b98 <__sinit>
    741e:	e5d1      	b.n	6fc4 <_vfprintf_r+0x34>
    7420:	9f07      	ldr	r7, [sp, #28]
    7422:	9316      	str	r3, [sp, #88]	; 0x58
    7424:	2310      	movs	r3, #16
    7426:	431f      	orrs	r7, r3
    7428:	9707      	str	r7, [sp, #28]
    742a:	9807      	ldr	r0, [sp, #28]
    742c:	0680      	lsls	r0, r0, #26
    742e:	d401      	bmi.n	7434 <_vfprintf_r+0x4a4>
    7430:	f000 fc64 	bl	7cfc <_vfprintf_r+0xd6c>
    7434:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7436:	2307      	movs	r3, #7
    7438:	3207      	adds	r2, #7
    743a:	439a      	bics	r2, r3
    743c:	2108      	movs	r1, #8
    743e:	1889      	adds	r1, r1, r2
    7440:	910f      	str	r1, [sp, #60]	; 0x3c
    7442:	6810      	ldr	r0, [r2, #0]
    7444:	6851      	ldr	r1, [r2, #4]
    7446:	9010      	str	r0, [sp, #64]	; 0x40
    7448:	9111      	str	r1, [sp, #68]	; 0x44
    744a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    744c:	2a00      	cmp	r2, #0
    744e:	da01      	bge.n	7454 <_vfprintf_r+0x4c4>
    7450:	f000 fcc7 	bl	7de2 <_vfprintf_r+0xe52>
    7454:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7456:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7458:	431a      	orrs	r2, r3
    745a:	1e53      	subs	r3, r2, #1
    745c:	419a      	sbcs	r2, r3
    745e:	2301      	movs	r3, #1
    7460:	2e00      	cmp	r6, #0
    7462:	db03      	blt.n	746c <_vfprintf_r+0x4dc>
    7464:	9f07      	ldr	r7, [sp, #28]
    7466:	2180      	movs	r1, #128	; 0x80
    7468:	438f      	bics	r7, r1
    746a:	9707      	str	r7, [sp, #28]
    746c:	2e00      	cmp	r6, #0
    746e:	d102      	bne.n	7476 <_vfprintf_r+0x4e6>
    7470:	2a00      	cmp	r2, #0
    7472:	d100      	bne.n	7476 <_vfprintf_r+0x4e6>
    7474:	e25c      	b.n	7930 <_vfprintf_r+0x9a0>
    7476:	2b01      	cmp	r3, #1
    7478:	d100      	bne.n	747c <_vfprintf_r+0x4ec>
    747a:	e3ce      	b.n	7c1a <_vfprintf_r+0xc8a>
    747c:	2b02      	cmp	r3, #2
    747e:	d100      	bne.n	7482 <_vfprintf_r+0x4f2>
    7480:	e3ad      	b.n	7bde <_vfprintf_r+0xc4e>
    7482:	2007      	movs	r0, #7
    7484:	9413      	str	r4, [sp, #76]	; 0x4c
    7486:	950a      	str	r5, [sp, #40]	; 0x28
    7488:	9a10      	ldr	r2, [sp, #64]	; 0x40
    748a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    748c:	4684      	mov	ip, r0
    748e:	1c21      	adds	r1, r4, #0
    7490:	08d7      	lsrs	r7, r2, #3
    7492:	075d      	lsls	r5, r3, #29
    7494:	46b8      	mov	r8, r7
    7496:	4660      	mov	r0, ip
    7498:	4010      	ands	r0, r2
    749a:	1c2f      	adds	r7, r5, #0
    749c:	4645      	mov	r5, r8
    749e:	432f      	orrs	r7, r5
    74a0:	3901      	subs	r1, #1
    74a2:	3030      	adds	r0, #48	; 0x30
    74a4:	08dd      	lsrs	r5, r3, #3
    74a6:	7008      	strb	r0, [r1, #0]
    74a8:	1c3a      	adds	r2, r7, #0
    74aa:	1c2b      	adds	r3, r5, #0
    74ac:	432f      	orrs	r7, r5
    74ae:	d1ef      	bne.n	7490 <_vfprintf_r+0x500>
    74b0:	9113      	str	r1, [sp, #76]	; 0x4c
    74b2:	9907      	ldr	r1, [sp, #28]
    74b4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    74b6:	9210      	str	r2, [sp, #64]	; 0x40
    74b8:	9311      	str	r3, [sp, #68]	; 0x44
    74ba:	07c9      	lsls	r1, r1, #31
    74bc:	d501      	bpl.n	74c2 <_vfprintf_r+0x532>
    74be:	f000 fc84 	bl	7dca <_vfprintf_r+0xe3a>
    74c2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    74c4:	1aa2      	subs	r2, r4, r2
    74c6:	920c      	str	r2, [sp, #48]	; 0x30
    74c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    74ca:	920a      	str	r2, [sp, #40]	; 0x28
    74cc:	42b2      	cmp	r2, r6
    74ce:	da00      	bge.n	74d2 <_vfprintf_r+0x542>
    74d0:	960a      	str	r6, [sp, #40]	; 0x28
    74d2:	464b      	mov	r3, r9
    74d4:	9614      	str	r6, [sp, #80]	; 0x50
    74d6:	2600      	movs	r6, #0
    74d8:	781a      	ldrb	r2, [r3, #0]
    74da:	9619      	str	r6, [sp, #100]	; 0x64
    74dc:	2a00      	cmp	r2, #0
    74de:	d100      	bne.n	74e2 <_vfprintf_r+0x552>
    74e0:	e5f4      	b.n	70cc <_vfprintf_r+0x13c>
    74e2:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    74e4:	3701      	adds	r7, #1
    74e6:	970a      	str	r7, [sp, #40]	; 0x28
    74e8:	e5f0      	b.n	70cc <_vfprintf_r+0x13c>
    74ea:	9807      	ldr	r0, [sp, #28]
    74ec:	9316      	str	r3, [sp, #88]	; 0x58
    74ee:	4698      	mov	r8, r3
    74f0:	0700      	lsls	r0, r0, #28
    74f2:	d401      	bmi.n	74f8 <_vfprintf_r+0x568>
    74f4:	f000 fd93 	bl	801e <_vfprintf_r+0x108e>
    74f8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    74fa:	2307      	movs	r3, #7
    74fc:	3207      	adds	r2, #7
    74fe:	439a      	bics	r2, r3
    7500:	6813      	ldr	r3, [r2, #0]
    7502:	2108      	movs	r1, #8
    7504:	1889      	adds	r1, r1, r2
    7506:	910f      	str	r1, [sp, #60]	; 0x3c
    7508:	931a      	str	r3, [sp, #104]	; 0x68
    750a:	6852      	ldr	r2, [r2, #4]
    750c:	921b      	str	r2, [sp, #108]	; 0x6c
    750e:	981a      	ldr	r0, [sp, #104]	; 0x68
    7510:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7512:	f003 fcfb 	bl	af0c <__fpclassifyd>
    7516:	2801      	cmp	r0, #1
    7518:	d001      	beq.n	751e <_vfprintf_r+0x58e>
    751a:	f000 fc93 	bl	7e44 <_vfprintf_r+0xeb4>
    751e:	981a      	ldr	r0, [sp, #104]	; 0x68
    7520:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7522:	4b3e      	ldr	r3, [pc, #248]	; (761c <_vfprintf_r+0x68c>)
    7524:	4a3c      	ldr	r2, [pc, #240]	; (7618 <_vfprintf_r+0x688>)
    7526:	f006 fde3 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    752a:	2800      	cmp	r0, #0
    752c:	d001      	beq.n	7532 <_vfprintf_r+0x5a2>
    752e:	f000 ff36 	bl	839e <_vfprintf_r+0x140e>
    7532:	4649      	mov	r1, r9
    7534:	780a      	ldrb	r2, [r1, #0]
    7536:	9e16      	ldr	r6, [sp, #88]	; 0x58
    7538:	2e47      	cmp	r6, #71	; 0x47
    753a:	dd01      	ble.n	7540 <_vfprintf_r+0x5b0>
    753c:	f000 ff69 	bl	8412 <_vfprintf_r+0x1482>
    7540:	4f3a      	ldr	r7, [pc, #232]	; (762c <_vfprintf_r+0x69c>)
    7542:	9713      	str	r7, [sp, #76]	; 0x4c
    7544:	9907      	ldr	r1, [sp, #28]
    7546:	2380      	movs	r3, #128	; 0x80
    7548:	4399      	bics	r1, r3
    754a:	2600      	movs	r6, #0
    754c:	3b7d      	subs	r3, #125	; 0x7d
    754e:	9107      	str	r1, [sp, #28]
    7550:	930a      	str	r3, [sp, #40]	; 0x28
    7552:	930c      	str	r3, [sp, #48]	; 0x30
    7554:	9614      	str	r6, [sp, #80]	; 0x50
    7556:	9619      	str	r6, [sp, #100]	; 0x64
    7558:	e7c0      	b.n	74dc <_vfprintf_r+0x54c>
    755a:	9907      	ldr	r1, [sp, #28]
    755c:	4643      	mov	r3, r8
    755e:	4319      	orrs	r1, r3
    7560:	9107      	str	r1, [sp, #28]
    7562:	9f08      	ldr	r7, [sp, #32]
    7564:	783b      	ldrb	r3, [r7, #0]
    7566:	e596      	b.n	7096 <_vfprintf_r+0x106>
    7568:	4831      	ldr	r0, [pc, #196]	; (7630 <_vfprintf_r+0x6a0>)
    756a:	9907      	ldr	r1, [sp, #28]
    756c:	2220      	movs	r2, #32
    756e:	9316      	str	r3, [sp, #88]	; 0x58
    7570:	9017      	str	r0, [sp, #92]	; 0x5c
    7572:	400a      	ands	r2, r1
    7574:	d100      	bne.n	7578 <_vfprintf_r+0x5e8>
    7576:	e132      	b.n	77de <_vfprintf_r+0x84e>
    7578:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    757a:	2307      	movs	r3, #7
    757c:	3207      	adds	r2, #7
    757e:	439a      	bics	r2, r3
    7580:	6810      	ldr	r0, [r2, #0]
    7582:	6851      	ldr	r1, [r2, #4]
    7584:	3301      	adds	r3, #1
    7586:	189b      	adds	r3, r3, r2
    7588:	9010      	str	r0, [sp, #64]	; 0x40
    758a:	9111      	str	r1, [sp, #68]	; 0x44
    758c:	930f      	str	r3, [sp, #60]	; 0x3c
    758e:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7590:	9f11      	ldr	r7, [sp, #68]	; 0x44
    7592:	433a      	orrs	r2, r7
    7594:	1e53      	subs	r3, r2, #1
    7596:	419a      	sbcs	r2, r3
    7598:	2a00      	cmp	r2, #0
    759a:	d100      	bne.n	759e <_vfprintf_r+0x60e>
    759c:	e3bb      	b.n	7d16 <_vfprintf_r+0xd86>
    759e:	9807      	ldr	r0, [sp, #28]
    75a0:	2101      	movs	r1, #1
    75a2:	4208      	tst	r0, r1
    75a4:	d100      	bne.n	75a8 <_vfprintf_r+0x618>
    75a6:	e3b6      	b.n	7d16 <_vfprintf_r+0xd86>
    75a8:	4b22      	ldr	r3, [pc, #136]	; (7634 <_vfprintf_r+0x6a4>)
    75aa:	2230      	movs	r2, #48	; 0x30
    75ac:	446b      	add	r3, sp
    75ae:	701a      	strb	r2, [r3, #0]
    75b0:	aa16      	add	r2, sp, #88	; 0x58
    75b2:	7812      	ldrb	r2, [r2, #0]
    75b4:	705a      	strb	r2, [r3, #1]
    75b6:	2302      	movs	r3, #2
    75b8:	4318      	orrs	r0, r3
    75ba:	9007      	str	r0, [sp, #28]
    75bc:	1c0a      	adds	r2, r1, #0
    75be:	2000      	movs	r0, #0
    75c0:	464f      	mov	r7, r9
    75c2:	7038      	strb	r0, [r7, #0]
    75c4:	e74c      	b.n	7460 <_vfprintf_r+0x4d0>
    75c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    75c8:	9316      	str	r3, [sp, #88]	; 0x58
    75ca:	4b1b      	ldr	r3, [pc, #108]	; (7638 <_vfprintf_r+0x6a8>)
    75cc:	1c10      	adds	r0, r2, #0
    75ce:	6812      	ldr	r2, [r2, #0]
    75d0:	446b      	add	r3, sp
    75d2:	3004      	adds	r0, #4
    75d4:	701a      	strb	r2, [r3, #0]
    75d6:	4649      	mov	r1, r9
    75d8:	2200      	movs	r2, #0
    75da:	900f      	str	r0, [sp, #60]	; 0x3c
    75dc:	700a      	strb	r2, [r1, #0]
    75de:	e56e      	b.n	70be <_vfprintf_r+0x12e>
    75e0:	9a07      	ldr	r2, [sp, #28]
    75e2:	9316      	str	r3, [sp, #88]	; 0x58
    75e4:	2310      	movs	r3, #16
    75e6:	431a      	orrs	r2, r3
    75e8:	9207      	str	r2, [sp, #28]
    75ea:	9f07      	ldr	r7, [sp, #28]
    75ec:	2320      	movs	r3, #32
    75ee:	403b      	ands	r3, r7
    75f0:	d100      	bne.n	75f4 <_vfprintf_r+0x664>
    75f2:	e3a3      	b.n	7d3c <_vfprintf_r+0xdac>
    75f4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    75f6:	2307      	movs	r3, #7
    75f8:	3207      	adds	r2, #7
    75fa:	439a      	bics	r2, r3
    75fc:	2008      	movs	r0, #8
    75fe:	1880      	adds	r0, r0, r2
    7600:	900f      	str	r0, [sp, #60]	; 0x3c
    7602:	6810      	ldr	r0, [r2, #0]
    7604:	6851      	ldr	r1, [r2, #4]
    7606:	1c02      	adds	r2, r0, #0
    7608:	430a      	orrs	r2, r1
    760a:	1e53      	subs	r3, r2, #1
    760c:	419a      	sbcs	r2, r3
    760e:	9010      	str	r0, [sp, #64]	; 0x40
    7610:	9111      	str	r1, [sp, #68]	; 0x44
    7612:	2300      	movs	r3, #0
    7614:	e7d3      	b.n	75be <_vfprintf_r+0x62e>
    7616:	46c0      	nop			; (mov r8, r8)
	...
    7620:	000004e4 	.word	0x000004e4
    7624:	00000574 	.word	0x00000574
    7628:	0000047c 	.word	0x0000047c
    762c:	0000ed04 	.word	0x0000ed04
    7630:	0000ed14 	.word	0x0000ed14
    7634:	0000056c 	.word	0x0000056c
    7638:	00000524 	.word	0x00000524
    763c:	9807      	ldr	r0, [sp, #28]
    763e:	9316      	str	r3, [sp, #88]	; 0x58
    7640:	2310      	movs	r3, #16
    7642:	4318      	orrs	r0, r3
    7644:	9007      	str	r0, [sp, #28]
    7646:	9907      	ldr	r1, [sp, #28]
    7648:	2220      	movs	r2, #32
    764a:	400a      	ands	r2, r1
    764c:	d100      	bne.n	7650 <_vfprintf_r+0x6c0>
    764e:	e364      	b.n	7d1a <_vfprintf_r+0xd8a>
    7650:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7652:	2307      	movs	r3, #7
    7654:	3207      	adds	r2, #7
    7656:	439a      	bics	r2, r3
    7658:	6810      	ldr	r0, [r2, #0]
    765a:	6851      	ldr	r1, [r2, #4]
    765c:	3301      	adds	r3, #1
    765e:	189b      	adds	r3, r3, r2
    7660:	1c02      	adds	r2, r0, #0
    7662:	430a      	orrs	r2, r1
    7664:	930f      	str	r3, [sp, #60]	; 0x3c
    7666:	9010      	str	r0, [sp, #64]	; 0x40
    7668:	9111      	str	r1, [sp, #68]	; 0x44
    766a:	1e53      	subs	r3, r2, #1
    766c:	419a      	sbcs	r2, r3
    766e:	2301      	movs	r3, #1
    7670:	e7a5      	b.n	75be <_vfprintf_r+0x62e>
    7672:	9e08      	ldr	r6, [sp, #32]
    7674:	7833      	ldrb	r3, [r6, #0]
    7676:	3601      	adds	r6, #1
    7678:	9608      	str	r6, [sp, #32]
    767a:	2b2a      	cmp	r3, #42	; 0x2a
    767c:	d101      	bne.n	7682 <_vfprintf_r+0x6f2>
    767e:	f001 f84f 	bl	8720 <_vfprintf_r+0x1790>
    7682:	1c19      	adds	r1, r3, #0
    7684:	3930      	subs	r1, #48	; 0x30
    7686:	2600      	movs	r6, #0
    7688:	2909      	cmp	r1, #9
    768a:	d900      	bls.n	768e <_vfprintf_r+0x6fe>
    768c:	e506      	b.n	709c <_vfprintf_r+0x10c>
    768e:	9b08      	ldr	r3, [sp, #32]
    7690:	46ac      	mov	ip, r5
    7692:	00b5      	lsls	r5, r6, #2
    7694:	19ae      	adds	r6, r5, r6
    7696:	781d      	ldrb	r5, [r3, #0]
    7698:	0076      	lsls	r6, r6, #1
    769a:	1876      	adds	r6, r6, r1
    769c:	1c29      	adds	r1, r5, #0
    769e:	3930      	subs	r1, #48	; 0x30
    76a0:	3301      	adds	r3, #1
    76a2:	2909      	cmp	r1, #9
    76a4:	d9f5      	bls.n	7692 <_vfprintf_r+0x702>
    76a6:	9308      	str	r3, [sp, #32]
    76a8:	1c2b      	adds	r3, r5, #0
    76aa:	4665      	mov	r5, ip
    76ac:	2e00      	cmp	r6, #0
    76ae:	db00      	blt.n	76b2 <_vfprintf_r+0x722>
    76b0:	e4f4      	b.n	709c <_vfprintf_r+0x10c>
    76b2:	2601      	movs	r6, #1
    76b4:	4276      	negs	r6, r6
    76b6:	e4f1      	b.n	709c <_vfprintf_r+0x10c>
    76b8:	990f      	ldr	r1, [sp, #60]	; 0x3c
    76ba:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    76bc:	6809      	ldr	r1, [r1, #0]
    76be:	3704      	adds	r7, #4
    76c0:	910b      	str	r1, [sp, #44]	; 0x2c
    76c2:	2900      	cmp	r1, #0
    76c4:	da00      	bge.n	76c8 <_vfprintf_r+0x738>
    76c6:	e63f      	b.n	7348 <_vfprintf_r+0x3b8>
    76c8:	9908      	ldr	r1, [sp, #32]
    76ca:	780b      	ldrb	r3, [r1, #0]
    76cc:	970f      	str	r7, [sp, #60]	; 0x3c
    76ce:	e4e2      	b.n	7096 <_vfprintf_r+0x106>
    76d0:	232b      	movs	r3, #43	; 0x2b
    76d2:	464f      	mov	r7, r9
    76d4:	703b      	strb	r3, [r7, #0]
    76d6:	9908      	ldr	r1, [sp, #32]
    76d8:	780b      	ldrb	r3, [r1, #0]
    76da:	e4dc      	b.n	7096 <_vfprintf_r+0x106>
    76dc:	9b07      	ldr	r3, [sp, #28]
    76de:	4657      	mov	r7, sl
    76e0:	433b      	orrs	r3, r7
    76e2:	9307      	str	r3, [sp, #28]
    76e4:	9908      	ldr	r1, [sp, #32]
    76e6:	780b      	ldrb	r3, [r1, #0]
    76e8:	e4d5      	b.n	7096 <_vfprintf_r+0x106>
    76ea:	2700      	movs	r7, #0
    76ec:	1c19      	adds	r1, r3, #0
    76ee:	950a      	str	r5, [sp, #40]	; 0x28
    76f0:	970b      	str	r7, [sp, #44]	; 0x2c
    76f2:	9d08      	ldr	r5, [sp, #32]
    76f4:	3930      	subs	r1, #48	; 0x30
    76f6:	1c3b      	adds	r3, r7, #0
    76f8:	46b4      	mov	ip, r6
    76fa:	009e      	lsls	r6, r3, #2
    76fc:	18f3      	adds	r3, r6, r3
    76fe:	782e      	ldrb	r6, [r5, #0]
    7700:	005b      	lsls	r3, r3, #1
    7702:	18cb      	adds	r3, r1, r3
    7704:	1c31      	adds	r1, r6, #0
    7706:	3930      	subs	r1, #48	; 0x30
    7708:	3501      	adds	r5, #1
    770a:	2909      	cmp	r1, #9
    770c:	d9f5      	bls.n	76fa <_vfprintf_r+0x76a>
    770e:	9508      	str	r5, [sp, #32]
    7710:	930b      	str	r3, [sp, #44]	; 0x2c
    7712:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    7714:	1c33      	adds	r3, r6, #0
    7716:	4666      	mov	r6, ip
    7718:	e4c0      	b.n	709c <_vfprintf_r+0x10c>
    771a:	4649      	mov	r1, r9
    771c:	780b      	ldrb	r3, [r1, #0]
    771e:	2b00      	cmp	r3, #0
    7720:	d001      	beq.n	7726 <_vfprintf_r+0x796>
    7722:	f000 fc6a 	bl	7ffa <_vfprintf_r+0x106a>
    7726:	7008      	strb	r0, [r1, #0]
    7728:	9f08      	ldr	r7, [sp, #32]
    772a:	783b      	ldrb	r3, [r7, #0]
    772c:	e4b3      	b.n	7096 <_vfprintf_r+0x106>
    772e:	9907      	ldr	r1, [sp, #28]
    7730:	2301      	movs	r3, #1
    7732:	4319      	orrs	r1, r3
    7734:	9107      	str	r1, [sp, #28]
    7736:	9f08      	ldr	r7, [sp, #32]
    7738:	783b      	ldrb	r3, [r7, #0]
    773a:	e4ac      	b.n	7096 <_vfprintf_r+0x106>
    773c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    773e:	1c1a      	adds	r2, r3, #0
    7740:	3204      	adds	r2, #4
    7742:	681b      	ldr	r3, [r3, #0]
    7744:	920f      	str	r2, [sp, #60]	; 0x3c
    7746:	4ade      	ldr	r2, [pc, #888]	; (7ac0 <_vfprintf_r+0xb30>)
    7748:	2130      	movs	r1, #48	; 0x30
    774a:	446a      	add	r2, sp
    774c:	9310      	str	r3, [sp, #64]	; 0x40
    774e:	2078      	movs	r0, #120	; 0x78
    7750:	7011      	strb	r1, [r2, #0]
    7752:	7050      	strb	r0, [r2, #1]
    7754:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7756:	2300      	movs	r3, #0
    7758:	9f07      	ldr	r7, [sp, #28]
    775a:	9311      	str	r3, [sp, #68]	; 0x44
    775c:	1e51      	subs	r1, r2, #1
    775e:	418a      	sbcs	r2, r1
    7760:	3302      	adds	r3, #2
    7762:	49d8      	ldr	r1, [pc, #864]	; (7ac4 <_vfprintf_r+0xb34>)
    7764:	431f      	orrs	r7, r3
    7766:	9707      	str	r7, [sp, #28]
    7768:	9117      	str	r1, [sp, #92]	; 0x5c
    776a:	9016      	str	r0, [sp, #88]	; 0x58
    776c:	e727      	b.n	75be <_vfprintf_r+0x62e>
    776e:	9b07      	ldr	r3, [sp, #28]
    7770:	4303      	orrs	r3, r0
    7772:	9307      	str	r3, [sp, #28]
    7774:	9f08      	ldr	r7, [sp, #32]
    7776:	783b      	ldrb	r3, [r7, #0]
    7778:	e48d      	b.n	7096 <_vfprintf_r+0x106>
    777a:	9316      	str	r3, [sp, #88]	; 0x58
    777c:	464a      	mov	r2, r9
    777e:	2300      	movs	r3, #0
    7780:	7013      	strb	r3, [r2, #0]
    7782:	980f      	ldr	r0, [sp, #60]	; 0x3c
    7784:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    7786:	6800      	ldr	r0, [r0, #0]
    7788:	3704      	adds	r7, #4
    778a:	9013      	str	r0, [sp, #76]	; 0x4c
    778c:	2800      	cmp	r0, #0
    778e:	d101      	bne.n	7794 <_vfprintf_r+0x804>
    7790:	f000 fec8 	bl	8524 <_vfprintf_r+0x1594>
    7794:	2e00      	cmp	r6, #0
    7796:	da01      	bge.n	779c <_vfprintf_r+0x80c>
    7798:	f000 fe6e 	bl	8478 <_vfprintf_r+0x14e8>
    779c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    779e:	2100      	movs	r1, #0
    77a0:	1c32      	adds	r2, r6, #0
    77a2:	f002 fbc3 	bl	9f2c <memchr>
    77a6:	2800      	cmp	r0, #0
    77a8:	d101      	bne.n	77ae <_vfprintf_r+0x81e>
    77aa:	f000 ff3b 	bl	8624 <_vfprintf_r+0x1694>
    77ae:	9913      	ldr	r1, [sp, #76]	; 0x4c
    77b0:	1a40      	subs	r0, r0, r1
    77b2:	900c      	str	r0, [sp, #48]	; 0x30
    77b4:	42b0      	cmp	r0, r6
    77b6:	dc01      	bgt.n	77bc <_vfprintf_r+0x82c>
    77b8:	f000 fda4 	bl	8304 <_vfprintf_r+0x1374>
    77bc:	960a      	str	r6, [sp, #40]	; 0x28
    77be:	464b      	mov	r3, r9
    77c0:	960c      	str	r6, [sp, #48]	; 0x30
    77c2:	2600      	movs	r6, #0
    77c4:	781a      	ldrb	r2, [r3, #0]
    77c6:	970f      	str	r7, [sp, #60]	; 0x3c
    77c8:	9614      	str	r6, [sp, #80]	; 0x50
    77ca:	9619      	str	r6, [sp, #100]	; 0x64
    77cc:	e686      	b.n	74dc <_vfprintf_r+0x54c>
    77ce:	4fbd      	ldr	r7, [pc, #756]	; (7ac4 <_vfprintf_r+0xb34>)
    77d0:	9907      	ldr	r1, [sp, #28]
    77d2:	2220      	movs	r2, #32
    77d4:	9316      	str	r3, [sp, #88]	; 0x58
    77d6:	9717      	str	r7, [sp, #92]	; 0x5c
    77d8:	400a      	ands	r2, r1
    77da:	d000      	beq.n	77de <_vfprintf_r+0x84e>
    77dc:	e6cc      	b.n	7578 <_vfprintf_r+0x5e8>
    77de:	9907      	ldr	r1, [sp, #28]
    77e0:	2310      	movs	r3, #16
    77e2:	4019      	ands	r1, r3
    77e4:	d101      	bne.n	77ea <_vfprintf_r+0x85a>
    77e6:	f000 fc0c 	bl	8002 <_vfprintf_r+0x1072>
    77ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
    77ec:	6809      	ldr	r1, [r1, #0]
    77ee:	9211      	str	r2, [sp, #68]	; 0x44
    77f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    77f2:	3204      	adds	r2, #4
    77f4:	9110      	str	r1, [sp, #64]	; 0x40
    77f6:	920f      	str	r2, [sp, #60]	; 0x3c
    77f8:	e6c9      	b.n	758e <_vfprintf_r+0x5fe>
    77fa:	9908      	ldr	r1, [sp, #32]
    77fc:	780b      	ldrb	r3, [r1, #0]
    77fe:	2b6c      	cmp	r3, #108	; 0x6c
    7800:	d101      	bne.n	7806 <_vfprintf_r+0x876>
    7802:	f000 fd77 	bl	82f4 <_vfprintf_r+0x1364>
    7806:	9f07      	ldr	r7, [sp, #28]
    7808:	2110      	movs	r1, #16
    780a:	430f      	orrs	r7, r1
    780c:	9707      	str	r7, [sp, #28]
    780e:	e442      	b.n	7096 <_vfprintf_r+0x106>
    7810:	9907      	ldr	r1, [sp, #28]
    7812:	0689      	lsls	r1, r1, #26
    7814:	d401      	bmi.n	781a <_vfprintf_r+0x88a>
    7816:	f000 fc0f 	bl	8038 <_vfprintf_r+0x10a8>
    781a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    781c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    781e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    7820:	6813      	ldr	r3, [r2, #0]
    7822:	3704      	adds	r7, #4
    7824:	17f2      	asrs	r2, r6, #31
    7826:	601e      	str	r6, [r3, #0]
    7828:	605a      	str	r2, [r3, #4]
    782a:	970f      	str	r7, [sp, #60]	; 0x3c
    782c:	f7ff fbfa 	bl	7024 <_vfprintf_r+0x94>
    7830:	9907      	ldr	r1, [sp, #28]
    7832:	2340      	movs	r3, #64	; 0x40
    7834:	4319      	orrs	r1, r3
    7836:	9107      	str	r1, [sp, #28]
    7838:	9f08      	ldr	r7, [sp, #32]
    783a:	783b      	ldrb	r3, [r7, #0]
    783c:	e42b      	b.n	7096 <_vfprintf_r+0x106>
    783e:	9316      	str	r3, [sp, #88]	; 0x58
    7840:	e5f3      	b.n	742a <_vfprintf_r+0x49a>
    7842:	9316      	str	r3, [sp, #88]	; 0x58
    7844:	e6d1      	b.n	75ea <_vfprintf_r+0x65a>
    7846:	9316      	str	r3, [sp, #88]	; 0x58
    7848:	e6fd      	b.n	7646 <_vfprintf_r+0x6b6>
    784a:	68a3      	ldr	r3, [r4, #8]
    784c:	46da      	mov	sl, fp
    784e:	2b00      	cmp	r3, #0
    7850:	d100      	bne.n	7854 <_vfprintf_r+0x8c4>
    7852:	e596      	b.n	7382 <_vfprintf_r+0x3f2>
    7854:	9809      	ldr	r0, [sp, #36]	; 0x24
    7856:	4659      	mov	r1, fp
    7858:	1c22      	adds	r2, r4, #0
    785a:	f004 f9d9 	bl	bc10 <__sprint_r>
    785e:	e590      	b.n	7382 <_vfprintf_r+0x3f2>
    7860:	9e16      	ldr	r6, [sp, #88]	; 0x58
    7862:	2e65      	cmp	r6, #101	; 0x65
    7864:	dc00      	bgt.n	7868 <_vfprintf_r+0x8d8>
    7866:	e0c7      	b.n	79f8 <_vfprintf_r+0xa68>
    7868:	981a      	ldr	r0, [sp, #104]	; 0x68
    786a:	991b      	ldr	r1, [sp, #108]	; 0x6c
    786c:	4b93      	ldr	r3, [pc, #588]	; (7abc <_vfprintf_r+0xb2c>)
    786e:	4a92      	ldr	r2, [pc, #584]	; (7ab8 <_vfprintf_r+0xb28>)
    7870:	f006 fc42 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    7874:	2800      	cmp	r0, #0
    7876:	d100      	bne.n	787a <_vfprintf_r+0x8ea>
    7878:	e158      	b.n	7b2c <_vfprintf_r+0xb9c>
    787a:	4b93      	ldr	r3, [pc, #588]	; (7ac8 <_vfprintf_r+0xb38>)
    787c:	603b      	str	r3, [r7, #0]
    787e:	2301      	movs	r3, #1
    7880:	607b      	str	r3, [r7, #4]
    7882:	68a3      	ldr	r3, [r4, #8]
    7884:	3301      	adds	r3, #1
    7886:	60a3      	str	r3, [r4, #8]
    7888:	6863      	ldr	r3, [r4, #4]
    788a:	3301      	adds	r3, #1
    788c:	6063      	str	r3, [r4, #4]
    788e:	3708      	adds	r7, #8
    7890:	2b07      	cmp	r3, #7
    7892:	dd01      	ble.n	7898 <_vfprintf_r+0x908>
    7894:	f000 fcad 	bl	81f2 <_vfprintf_r+0x1262>
    7898:	20ad      	movs	r0, #173	; 0xad
    789a:	00c0      	lsls	r0, r0, #3
    789c:	4468      	add	r0, sp
    789e:	6803      	ldr	r3, [r0, #0]
    78a0:	990e      	ldr	r1, [sp, #56]	; 0x38
    78a2:	428b      	cmp	r3, r1
    78a4:	db03      	blt.n	78ae <_vfprintf_r+0x91e>
    78a6:	9a07      	ldr	r2, [sp, #28]
    78a8:	07d2      	lsls	r2, r2, #31
    78aa:	d400      	bmi.n	78ae <_vfprintf_r+0x91e>
    78ac:	e4de      	b.n	726c <_vfprintf_r+0x2dc>
    78ae:	9b18      	ldr	r3, [sp, #96]	; 0x60
    78b0:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    78b2:	603b      	str	r3, [r7, #0]
    78b4:	68a3      	ldr	r3, [r4, #8]
    78b6:	195b      	adds	r3, r3, r5
    78b8:	607d      	str	r5, [r7, #4]
    78ba:	60a3      	str	r3, [r4, #8]
    78bc:	6863      	ldr	r3, [r4, #4]
    78be:	3301      	adds	r3, #1
    78c0:	6063      	str	r3, [r4, #4]
    78c2:	2b07      	cmp	r3, #7
    78c4:	dd01      	ble.n	78ca <_vfprintf_r+0x93a>
    78c6:	f000 fda8 	bl	841a <_vfprintf_r+0x148a>
    78ca:	1c3b      	adds	r3, r7, #0
    78cc:	3308      	adds	r3, #8
    78ce:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    78d0:	3d01      	subs	r5, #1
    78d2:	2d00      	cmp	r5, #0
    78d4:	dc01      	bgt.n	78da <_vfprintf_r+0x94a>
    78d6:	f000 fc7e 	bl	81d6 <_vfprintf_r+0x1246>
    78da:	2d10      	cmp	r5, #16
    78dc:	dc01      	bgt.n	78e2 <_vfprintf_r+0x952>
    78de:	f000 ff05 	bl	86ec <_vfprintf_r+0x175c>
    78e2:	4e7a      	ldr	r6, [pc, #488]	; (7acc <_vfprintf_r+0xb3c>)
    78e4:	2710      	movs	r7, #16
    78e6:	46b0      	mov	r8, r6
    78e8:	1c3e      	adds	r6, r7, #0
    78ea:	46b9      	mov	r9, r7
    78ec:	4446      	add	r6, r8
    78ee:	465f      	mov	r7, fp
    78f0:	e006      	b.n	7900 <_vfprintf_r+0x970>
    78f2:	3308      	adds	r3, #8
    78f4:	1c1a      	adds	r2, r3, #0
    78f6:	3208      	adds	r2, #8
    78f8:	3d10      	subs	r5, #16
    78fa:	2d10      	cmp	r5, #16
    78fc:	dc00      	bgt.n	7900 <_vfprintf_r+0x970>
    78fe:	e3e0      	b.n	80c2 <_vfprintf_r+0x1132>
    7900:	68a2      	ldr	r2, [r4, #8]
    7902:	4649      	mov	r1, r9
    7904:	3210      	adds	r2, #16
    7906:	601e      	str	r6, [r3, #0]
    7908:	6059      	str	r1, [r3, #4]
    790a:	60a2      	str	r2, [r4, #8]
    790c:	6862      	ldr	r2, [r4, #4]
    790e:	3201      	adds	r2, #1
    7910:	6062      	str	r2, [r4, #4]
    7912:	2a07      	cmp	r2, #7
    7914:	dded      	ble.n	78f2 <_vfprintf_r+0x962>
    7916:	9809      	ldr	r0, [sp, #36]	; 0x24
    7918:	1c39      	adds	r1, r7, #0
    791a:	1c22      	adds	r2, r4, #0
    791c:	f004 f978 	bl	bc10 <__sprint_r>
    7920:	2800      	cmp	r0, #0
    7922:	d000      	beq.n	7926 <_vfprintf_r+0x996>
    7924:	e0dc      	b.n	7ae0 <_vfprintf_r+0xb50>
    7926:	4a6a      	ldr	r2, [pc, #424]	; (7ad0 <_vfprintf_r+0xb40>)
    7928:	4b6a      	ldr	r3, [pc, #424]	; (7ad4 <_vfprintf_r+0xb44>)
    792a:	446a      	add	r2, sp
    792c:	446b      	add	r3, sp
    792e:	e7e3      	b.n	78f8 <_vfprintf_r+0x968>
    7930:	2b00      	cmp	r3, #0
    7932:	d000      	beq.n	7936 <_vfprintf_r+0x9a6>
    7934:	e0bd      	b.n	7ab2 <_vfprintf_r+0xb22>
    7936:	9807      	ldr	r0, [sp, #28]
    7938:	07c0      	lsls	r0, r0, #31
    793a:	d400      	bmi.n	793e <_vfprintf_r+0x9ae>
    793c:	e14c      	b.n	7bd8 <_vfprintf_r+0xc48>
    793e:	4b66      	ldr	r3, [pc, #408]	; (7ad8 <_vfprintf_r+0xb48>)
    7940:	2127      	movs	r1, #39	; 0x27
    7942:	446b      	add	r3, sp
    7944:	2230      	movs	r2, #48	; 0x30
    7946:	545a      	strb	r2, [r3, r1]
    7948:	4b64      	ldr	r3, [pc, #400]	; (7adc <_vfprintf_r+0xb4c>)
    794a:	446b      	add	r3, sp
    794c:	1ae1      	subs	r1, r4, r3
    794e:	910c      	str	r1, [sp, #48]	; 0x30
    7950:	9313      	str	r3, [sp, #76]	; 0x4c
    7952:	e5b9      	b.n	74c8 <_vfprintf_r+0x538>
    7954:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    7956:	980a      	ldr	r0, [sp, #40]	; 0x28
    7958:	1a3e      	subs	r6, r7, r0
    795a:	2e00      	cmp	r6, #0
    795c:	dc00      	bgt.n	7960 <_vfprintf_r+0x9d0>
    795e:	e429      	b.n	71b4 <_vfprintf_r+0x224>
    7960:	2e10      	cmp	r6, #16
    7962:	dc01      	bgt.n	7968 <_vfprintf_r+0x9d8>
    7964:	f000 fe58 	bl	8618 <_vfprintf_r+0x1688>
    7968:	4a58      	ldr	r2, [pc, #352]	; (7acc <_vfprintf_r+0xb3c>)
    796a:	1c2b      	adds	r3, r5, #0
    796c:	2510      	movs	r5, #16
    796e:	1c2f      	adds	r7, r5, #0
    7970:	4690      	mov	r8, r2
    7972:	46a9      	mov	r9, r5
    7974:	4447      	add	r7, r8
    7976:	465d      	mov	r5, fp
    7978:	e005      	b.n	7986 <_vfprintf_r+0x9f6>
    797a:	3308      	adds	r3, #8
    797c:	1c1a      	adds	r2, r3, #0
    797e:	3e10      	subs	r6, #16
    7980:	3208      	adds	r2, #8
    7982:	2e10      	cmp	r6, #16
    7984:	dd19      	ble.n	79ba <_vfprintf_r+0xa2a>
    7986:	68a2      	ldr	r2, [r4, #8]
    7988:	4648      	mov	r0, r9
    798a:	3210      	adds	r2, #16
    798c:	601f      	str	r7, [r3, #0]
    798e:	6058      	str	r0, [r3, #4]
    7990:	60a2      	str	r2, [r4, #8]
    7992:	6862      	ldr	r2, [r4, #4]
    7994:	3201      	adds	r2, #1
    7996:	6062      	str	r2, [r4, #4]
    7998:	2a07      	cmp	r2, #7
    799a:	ddee      	ble.n	797a <_vfprintf_r+0x9ea>
    799c:	9809      	ldr	r0, [sp, #36]	; 0x24
    799e:	1c29      	adds	r1, r5, #0
    79a0:	1c22      	adds	r2, r4, #0
    79a2:	f004 f935 	bl	bc10 <__sprint_r>
    79a6:	2800      	cmp	r0, #0
    79a8:	d000      	beq.n	79ac <_vfprintf_r+0xa1c>
    79aa:	e1d7      	b.n	7d5c <_vfprintf_r+0xdcc>
    79ac:	4a48      	ldr	r2, [pc, #288]	; (7ad0 <_vfprintf_r+0xb40>)
    79ae:	4b49      	ldr	r3, [pc, #292]	; (7ad4 <_vfprintf_r+0xb44>)
    79b0:	3e10      	subs	r6, #16
    79b2:	446a      	add	r2, sp
    79b4:	446b      	add	r3, sp
    79b6:	2e10      	cmp	r6, #16
    79b8:	dce5      	bgt.n	7986 <_vfprintf_r+0x9f6>
    79ba:	46ab      	mov	fp, r5
    79bc:	1c15      	adds	r5, r2, #0
    79be:	2110      	movs	r1, #16
    79c0:	1c0a      	adds	r2, r1, #0
    79c2:	4442      	add	r2, r8
    79c4:	601a      	str	r2, [r3, #0]
    79c6:	605e      	str	r6, [r3, #4]
    79c8:	68a3      	ldr	r3, [r4, #8]
    79ca:	18f3      	adds	r3, r6, r3
    79cc:	60a3      	str	r3, [r4, #8]
    79ce:	6863      	ldr	r3, [r4, #4]
    79d0:	3301      	adds	r3, #1
    79d2:	6063      	str	r3, [r4, #4]
    79d4:	2b07      	cmp	r3, #7
    79d6:	dc01      	bgt.n	79dc <_vfprintf_r+0xa4c>
    79d8:	f7ff fbec 	bl	71b4 <_vfprintf_r+0x224>
    79dc:	9809      	ldr	r0, [sp, #36]	; 0x24
    79de:	4659      	mov	r1, fp
    79e0:	1c22      	adds	r2, r4, #0
    79e2:	f004 f915 	bl	bc10 <__sprint_r>
    79e6:	2800      	cmp	r0, #0
    79e8:	d000      	beq.n	79ec <_vfprintf_r+0xa5c>
    79ea:	e4c9      	b.n	7380 <_vfprintf_r+0x3f0>
    79ec:	4d39      	ldr	r5, [pc, #228]	; (7ad4 <_vfprintf_r+0xb44>)
    79ee:	446d      	add	r5, sp
    79f0:	f7ff fbe0 	bl	71b4 <_vfprintf_r+0x224>
    79f4:	1c2f      	adds	r7, r5, #0
    79f6:	e426      	b.n	7246 <_vfprintf_r+0x2b6>
    79f8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    79fa:	2a01      	cmp	r2, #1
    79fc:	dc00      	bgt.n	7a00 <_vfprintf_r+0xa70>
    79fe:	e1b0      	b.n	7d62 <_vfprintf_r+0xdd2>
    7a00:	2301      	movs	r3, #1
    7a02:	607b      	str	r3, [r7, #4]
    7a04:	68a3      	ldr	r3, [r4, #8]
    7a06:	9e13      	ldr	r6, [sp, #76]	; 0x4c
    7a08:	3301      	adds	r3, #1
    7a0a:	603e      	str	r6, [r7, #0]
    7a0c:	60a3      	str	r3, [r4, #8]
    7a0e:	6863      	ldr	r3, [r4, #4]
    7a10:	3301      	adds	r3, #1
    7a12:	6063      	str	r3, [r4, #4]
    7a14:	2b07      	cmp	r3, #7
    7a16:	dd00      	ble.n	7a1a <_vfprintf_r+0xa8a>
    7a18:	e1c9      	b.n	7dae <_vfprintf_r+0xe1e>
    7a1a:	3708      	adds	r7, #8
    7a1c:	1c3d      	adds	r5, r7, #0
    7a1e:	3508      	adds	r5, #8
    7a20:	991c      	ldr	r1, [sp, #112]	; 0x70
    7a22:	68a3      	ldr	r3, [r4, #8]
    7a24:	9818      	ldr	r0, [sp, #96]	; 0x60
    7a26:	185b      	adds	r3, r3, r1
    7a28:	6038      	str	r0, [r7, #0]
    7a2a:	6079      	str	r1, [r7, #4]
    7a2c:	60a3      	str	r3, [r4, #8]
    7a2e:	6863      	ldr	r3, [r4, #4]
    7a30:	3301      	adds	r3, #1
    7a32:	6063      	str	r3, [r4, #4]
    7a34:	2b07      	cmp	r3, #7
    7a36:	dd00      	ble.n	7a3a <_vfprintf_r+0xaaa>
    7a38:	e1aa      	b.n	7d90 <_vfprintf_r+0xe00>
    7a3a:	2208      	movs	r2, #8
    7a3c:	1952      	adds	r2, r2, r5
    7a3e:	4691      	mov	r9, r2
    7a40:	981a      	ldr	r0, [sp, #104]	; 0x68
    7a42:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7a44:	4b1d      	ldr	r3, [pc, #116]	; (7abc <_vfprintf_r+0xb2c>)
    7a46:	4a1c      	ldr	r2, [pc, #112]	; (7ab8 <_vfprintf_r+0xb28>)
    7a48:	f006 fb56 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    7a4c:	2800      	cmp	r0, #0
    7a4e:	d000      	beq.n	7a52 <_vfprintf_r+0xac2>
    7a50:	e124      	b.n	7c9c <_vfprintf_r+0xd0c>
    7a52:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7a54:	3301      	adds	r3, #1
    7a56:	602b      	str	r3, [r5, #0]
    7a58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7a5a:	68a2      	ldr	r2, [r4, #8]
    7a5c:	3b01      	subs	r3, #1
    7a5e:	606b      	str	r3, [r5, #4]
    7a60:	189b      	adds	r3, r3, r2
    7a62:	60a3      	str	r3, [r4, #8]
    7a64:	6863      	ldr	r3, [r4, #4]
    7a66:	3301      	adds	r3, #1
    7a68:	6063      	str	r3, [r4, #4]
    7a6a:	2b07      	cmp	r3, #7
    7a6c:	dd01      	ble.n	7a72 <_vfprintf_r+0xae2>
    7a6e:	f000 fc31 	bl	82d4 <_vfprintf_r+0x1344>
    7a72:	2508      	movs	r5, #8
    7a74:	1c2f      	adds	r7, r5, #0
    7a76:	444f      	add	r7, r9
    7a78:	23ab      	movs	r3, #171	; 0xab
    7a7a:	00db      	lsls	r3, r3, #3
    7a7c:	446b      	add	r3, sp
    7a7e:	464e      	mov	r6, r9
    7a80:	981d      	ldr	r0, [sp, #116]	; 0x74
    7a82:	6033      	str	r3, [r6, #0]
    7a84:	68a3      	ldr	r3, [r4, #8]
    7a86:	6070      	str	r0, [r6, #4]
    7a88:	181b      	adds	r3, r3, r0
    7a8a:	60a3      	str	r3, [r4, #8]
    7a8c:	6863      	ldr	r3, [r4, #4]
    7a8e:	3301      	adds	r3, #1
    7a90:	6063      	str	r3, [r4, #4]
    7a92:	2b07      	cmp	r3, #7
    7a94:	dc01      	bgt.n	7a9a <_vfprintf_r+0xb0a>
    7a96:	f7ff fbe9 	bl	726c <_vfprintf_r+0x2dc>
    7a9a:	9809      	ldr	r0, [sp, #36]	; 0x24
    7a9c:	4659      	mov	r1, fp
    7a9e:	1c22      	adds	r2, r4, #0
    7aa0:	f004 f8b6 	bl	bc10 <__sprint_r>
    7aa4:	2800      	cmp	r0, #0
    7aa6:	d000      	beq.n	7aaa <_vfprintf_r+0xb1a>
    7aa8:	e46a      	b.n	7380 <_vfprintf_r+0x3f0>
    7aaa:	4f0a      	ldr	r7, [pc, #40]	; (7ad4 <_vfprintf_r+0xb44>)
    7aac:	446f      	add	r7, sp
    7aae:	f7ff fbdd 	bl	726c <_vfprintf_r+0x2dc>
    7ab2:	920c      	str	r2, [sp, #48]	; 0x30
    7ab4:	9413      	str	r4, [sp, #76]	; 0x4c
    7ab6:	e507      	b.n	74c8 <_vfprintf_r+0x538>
	...
    7ac0:	0000056c 	.word	0x0000056c
    7ac4:	0000ed28 	.word	0x0000ed28
    7ac8:	0000ed44 	.word	0x0000ed44
    7acc:	0000e45c 	.word	0x0000e45c
    7ad0:	000004ec 	.word	0x000004ec
    7ad4:	000004e4 	.word	0x000004e4
    7ad8:	00000524 	.word	0x00000524
    7adc:	0000054b 	.word	0x0000054b
    7ae0:	46ba      	mov	sl, r7
    7ae2:	e44e      	b.n	7382 <_vfprintf_r+0x3f2>
    7ae4:	9809      	ldr	r0, [sp, #36]	; 0x24
    7ae6:	4659      	mov	r1, fp
    7ae8:	1c22      	adds	r2, r4, #0
    7aea:	f004 f891 	bl	bc10 <__sprint_r>
    7aee:	2800      	cmp	r0, #0
    7af0:	d000      	beq.n	7af4 <_vfprintf_r+0xb64>
    7af2:	e445      	b.n	7380 <_vfprintf_r+0x3f0>
    7af4:	4fce      	ldr	r7, [pc, #824]	; (7e30 <_vfprintf_r+0xea0>)
    7af6:	446f      	add	r7, sp
    7af8:	f7ff fba5 	bl	7246 <_vfprintf_r+0x2b6>
    7afc:	9809      	ldr	r0, [sp, #36]	; 0x24
    7afe:	4659      	mov	r1, fp
    7b00:	1c22      	adds	r2, r4, #0
    7b02:	f004 f885 	bl	bc10 <__sprint_r>
    7b06:	2800      	cmp	r0, #0
    7b08:	d000      	beq.n	7b0c <_vfprintf_r+0xb7c>
    7b0a:	e439      	b.n	7380 <_vfprintf_r+0x3f0>
    7b0c:	4dc8      	ldr	r5, [pc, #800]	; (7e30 <_vfprintf_r+0xea0>)
    7b0e:	446d      	add	r5, sp
    7b10:	f7ff fb4c 	bl	71ac <_vfprintf_r+0x21c>
    7b14:	9809      	ldr	r0, [sp, #36]	; 0x24
    7b16:	4659      	mov	r1, fp
    7b18:	1c22      	adds	r2, r4, #0
    7b1a:	f004 f879 	bl	bc10 <__sprint_r>
    7b1e:	2800      	cmp	r0, #0
    7b20:	d000      	beq.n	7b24 <_vfprintf_r+0xb94>
    7b22:	e42d      	b.n	7380 <_vfprintf_r+0x3f0>
    7b24:	4dc2      	ldr	r5, [pc, #776]	; (7e30 <_vfprintf_r+0xea0>)
    7b26:	446d      	add	r5, sp
    7b28:	f7ff fb2d 	bl	7186 <_vfprintf_r+0x1f6>
    7b2c:	20ad      	movs	r0, #173	; 0xad
    7b2e:	00c0      	lsls	r0, r0, #3
    7b30:	4468      	add	r0, sp
    7b32:	6805      	ldr	r5, [r0, #0]
    7b34:	2d00      	cmp	r5, #0
    7b36:	dc00      	bgt.n	7b3a <_vfprintf_r+0xbaa>
    7b38:	e37a      	b.n	8230 <_vfprintf_r+0x12a0>
    7b3a:	9e13      	ldr	r6, [sp, #76]	; 0x4c
    7b3c:	46b2      	mov	sl, r6
    7b3e:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    7b40:	9913      	ldr	r1, [sp, #76]	; 0x4c
    7b42:	44b2      	add	sl, r6
    7b44:	4650      	mov	r0, sl
    7b46:	9a19      	ldr	r2, [sp, #100]	; 0x64
    7b48:	1a45      	subs	r5, r0, r1
    7b4a:	4295      	cmp	r5, r2
    7b4c:	dd00      	ble.n	7b50 <_vfprintf_r+0xbc0>
    7b4e:	1c15      	adds	r5, r2, #0
    7b50:	2d00      	cmp	r5, #0
    7b52:	dd0d      	ble.n	7b70 <_vfprintf_r+0xbe0>
    7b54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7b56:	603b      	str	r3, [r7, #0]
    7b58:	68a3      	ldr	r3, [r4, #8]
    7b5a:	18eb      	adds	r3, r5, r3
    7b5c:	607d      	str	r5, [r7, #4]
    7b5e:	60a3      	str	r3, [r4, #8]
    7b60:	6863      	ldr	r3, [r4, #4]
    7b62:	3301      	adds	r3, #1
    7b64:	6063      	str	r3, [r4, #4]
    7b66:	3708      	adds	r7, #8
    7b68:	2b07      	cmp	r3, #7
    7b6a:	dd01      	ble.n	7b70 <_vfprintf_r+0xbe0>
    7b6c:	f000 fc9a 	bl	84a4 <_vfprintf_r+0x1514>
    7b70:	43eb      	mvns	r3, r5
    7b72:	17db      	asrs	r3, r3, #31
    7b74:	9e19      	ldr	r6, [sp, #100]	; 0x64
    7b76:	401d      	ands	r5, r3
    7b78:	1b75      	subs	r5, r6, r5
    7b7a:	2d00      	cmp	r5, #0
    7b7c:	dc01      	bgt.n	7b82 <_vfprintf_r+0xbf2>
    7b7e:	f000 fc59 	bl	8434 <_vfprintf_r+0x14a4>
    7b82:	2d10      	cmp	r5, #16
    7b84:	dc01      	bgt.n	7b8a <_vfprintf_r+0xbfa>
    7b86:	f000 fdb6 	bl	86f6 <_vfprintf_r+0x1766>
    7b8a:	48aa      	ldr	r0, [pc, #680]	; (7e34 <_vfprintf_r+0xea4>)
    7b8c:	2110      	movs	r1, #16
    7b8e:	4680      	mov	r8, r0
    7b90:	1c0e      	adds	r6, r1, #0
    7b92:	1c3a      	adds	r2, r7, #0
    7b94:	4446      	add	r6, r8
    7b96:	4689      	mov	r9, r1
    7b98:	465f      	mov	r7, fp
    7b9a:	e006      	b.n	7baa <_vfprintf_r+0xc1a>
    7b9c:	3208      	adds	r2, #8
    7b9e:	1c13      	adds	r3, r2, #0
    7ba0:	3308      	adds	r3, #8
    7ba2:	3d10      	subs	r5, #16
    7ba4:	2d10      	cmp	r5, #16
    7ba6:	dc00      	bgt.n	7baa <_vfprintf_r+0xc1a>
    7ba8:	e295      	b.n	80d6 <_vfprintf_r+0x1146>
    7baa:	464b      	mov	r3, r9
    7bac:	6053      	str	r3, [r2, #4]
    7bae:	68a3      	ldr	r3, [r4, #8]
    7bb0:	3310      	adds	r3, #16
    7bb2:	6016      	str	r6, [r2, #0]
    7bb4:	60a3      	str	r3, [r4, #8]
    7bb6:	6863      	ldr	r3, [r4, #4]
    7bb8:	3301      	adds	r3, #1
    7bba:	6063      	str	r3, [r4, #4]
    7bbc:	2b07      	cmp	r3, #7
    7bbe:	dded      	ble.n	7b9c <_vfprintf_r+0xc0c>
    7bc0:	9809      	ldr	r0, [sp, #36]	; 0x24
    7bc2:	1c39      	adds	r1, r7, #0
    7bc4:	1c22      	adds	r2, r4, #0
    7bc6:	f004 f823 	bl	bc10 <__sprint_r>
    7bca:	2800      	cmp	r0, #0
    7bcc:	d188      	bne.n	7ae0 <_vfprintf_r+0xb50>
    7bce:	4b9a      	ldr	r3, [pc, #616]	; (7e38 <_vfprintf_r+0xea8>)
    7bd0:	4a97      	ldr	r2, [pc, #604]	; (7e30 <_vfprintf_r+0xea0>)
    7bd2:	446b      	add	r3, sp
    7bd4:	446a      	add	r2, sp
    7bd6:	e7e4      	b.n	7ba2 <_vfprintf_r+0xc12>
    7bd8:	930c      	str	r3, [sp, #48]	; 0x30
    7bda:	9413      	str	r4, [sp, #76]	; 0x4c
    7bdc:	e474      	b.n	74c8 <_vfprintf_r+0x538>
    7bde:	9413      	str	r4, [sp, #76]	; 0x4c
    7be0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7be2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7be4:	270f      	movs	r7, #15
    7be6:	1c21      	adds	r1, r4, #0
    7be8:	46ac      	mov	ip, r5
    7bea:	9d17      	ldr	r5, [sp, #92]	; 0x5c
    7bec:	1c10      	adds	r0, r2, #0
    7bee:	4038      	ands	r0, r7
    7bf0:	5c28      	ldrb	r0, [r5, r0]
    7bf2:	3901      	subs	r1, #1
    7bf4:	0915      	lsrs	r5, r2, #4
    7bf6:	46a8      	mov	r8, r5
    7bf8:	7008      	strb	r0, [r1, #0]
    7bfa:	0718      	lsls	r0, r3, #28
    7bfc:	1c05      	adds	r5, r0, #0
    7bfe:	4640      	mov	r0, r8
    7c00:	4305      	orrs	r5, r0
    7c02:	0918      	lsrs	r0, r3, #4
    7c04:	1c2a      	adds	r2, r5, #0
    7c06:	1c03      	adds	r3, r0, #0
    7c08:	4305      	orrs	r5, r0
    7c0a:	d1ee      	bne.n	7bea <_vfprintf_r+0xc5a>
    7c0c:	1a67      	subs	r7, r4, r1
    7c0e:	9113      	str	r1, [sp, #76]	; 0x4c
    7c10:	4665      	mov	r5, ip
    7c12:	9210      	str	r2, [sp, #64]	; 0x40
    7c14:	9311      	str	r3, [sp, #68]	; 0x44
    7c16:	970c      	str	r7, [sp, #48]	; 0x30
    7c18:	e456      	b.n	74c8 <_vfprintf_r+0x538>
    7c1a:	9911      	ldr	r1, [sp, #68]	; 0x44
    7c1c:	2900      	cmp	r1, #0
    7c1e:	d102      	bne.n	7c26 <_vfprintf_r+0xc96>
    7c20:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7c22:	2a09      	cmp	r2, #9
    7c24:	d920      	bls.n	7c68 <_vfprintf_r+0xcd8>
    7c26:	46aa      	mov	sl, r5
    7c28:	46b0      	mov	r8, r6
    7c2a:	9413      	str	r4, [sp, #76]	; 0x4c
    7c2c:	9d10      	ldr	r5, [sp, #64]	; 0x40
    7c2e:	9e11      	ldr	r6, [sp, #68]	; 0x44
    7c30:	1c27      	adds	r7, r4, #0
    7c32:	1c28      	adds	r0, r5, #0
    7c34:	1c31      	adds	r1, r6, #0
    7c36:	220a      	movs	r2, #10
    7c38:	2300      	movs	r3, #0
    7c3a:	f006 fa29 	bl	e090 <____aeabi_uldivmod_from_thumb>
    7c3e:	3f01      	subs	r7, #1
    7c40:	3230      	adds	r2, #48	; 0x30
    7c42:	703a      	strb	r2, [r7, #0]
    7c44:	1c28      	adds	r0, r5, #0
    7c46:	1c31      	adds	r1, r6, #0
    7c48:	220a      	movs	r2, #10
    7c4a:	2300      	movs	r3, #0
    7c4c:	f006 fa20 	bl	e090 <____aeabi_uldivmod_from_thumb>
    7c50:	1c05      	adds	r5, r0, #0
    7c52:	1c0e      	adds	r6, r1, #0
    7c54:	4308      	orrs	r0, r1
    7c56:	d1ec      	bne.n	7c32 <_vfprintf_r+0xca2>
    7c58:	1be1      	subs	r1, r4, r7
    7c5a:	9510      	str	r5, [sp, #64]	; 0x40
    7c5c:	9611      	str	r6, [sp, #68]	; 0x44
    7c5e:	9713      	str	r7, [sp, #76]	; 0x4c
    7c60:	4655      	mov	r5, sl
    7c62:	4646      	mov	r6, r8
    7c64:	910c      	str	r1, [sp, #48]	; 0x30
    7c66:	e42f      	b.n	74c8 <_vfprintf_r+0x538>
    7c68:	4b74      	ldr	r3, [pc, #464]	; (7e3c <_vfprintf_r+0xeac>)
    7c6a:	3230      	adds	r2, #48	; 0x30
    7c6c:	446b      	add	r3, sp
    7c6e:	3127      	adds	r1, #39	; 0x27
    7c70:	545a      	strb	r2, [r3, r1]
    7c72:	4b73      	ldr	r3, [pc, #460]	; (7e40 <_vfprintf_r+0xeb0>)
    7c74:	446b      	add	r3, sp
    7c76:	1ae7      	subs	r7, r4, r3
    7c78:	970c      	str	r7, [sp, #48]	; 0x30
    7c7a:	9313      	str	r3, [sp, #76]	; 0x4c
    7c7c:	e424      	b.n	74c8 <_vfprintf_r+0x538>
    7c7e:	9809      	ldr	r0, [sp, #36]	; 0x24
    7c80:	4659      	mov	r1, fp
    7c82:	1c22      	adds	r2, r4, #0
    7c84:	f003 ffc4 	bl	bc10 <__sprint_r>
    7c88:	2800      	cmp	r0, #0
    7c8a:	d001      	beq.n	7c90 <_vfprintf_r+0xd00>
    7c8c:	f7ff fb78 	bl	7380 <_vfprintf_r+0x3f0>
    7c90:	4d67      	ldr	r5, [pc, #412]	; (7e30 <_vfprintf_r+0xea0>)
    7c92:	4649      	mov	r1, r9
    7c94:	780a      	ldrb	r2, [r1, #0]
    7c96:	446d      	add	r5, sp
    7c98:	f7ff fa64 	bl	7164 <_vfprintf_r+0x1d4>
    7c9c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    7c9e:	3e01      	subs	r6, #1
    7ca0:	2e00      	cmp	r6, #0
    7ca2:	dc00      	bgt.n	7ca6 <_vfprintf_r+0xd16>
    7ca4:	e3b0      	b.n	8408 <_vfprintf_r+0x1478>
    7ca6:	2e10      	cmp	r6, #16
    7ca8:	dc01      	bgt.n	7cae <_vfprintf_r+0xd1e>
    7caa:	f000 fd14 	bl	86d6 <_vfprintf_r+0x1746>
    7cae:	4861      	ldr	r0, [pc, #388]	; (7e34 <_vfprintf_r+0xea4>)
    7cb0:	2110      	movs	r1, #16
    7cb2:	4680      	mov	r8, r0
    7cb4:	1c0f      	adds	r7, r1, #0
    7cb6:	1c2b      	adds	r3, r5, #0
    7cb8:	4447      	add	r7, r8
    7cba:	468a      	mov	sl, r1
    7cbc:	465d      	mov	r5, fp
    7cbe:	e006      	b.n	7cce <_vfprintf_r+0xd3e>
    7cc0:	3308      	adds	r3, #8
    7cc2:	1c1a      	adds	r2, r3, #0
    7cc4:	3208      	adds	r2, #8
    7cc6:	3e10      	subs	r6, #16
    7cc8:	2e10      	cmp	r6, #16
    7cca:	dc00      	bgt.n	7cce <_vfprintf_r+0xd3e>
    7ccc:	e09a      	b.n	7e04 <_vfprintf_r+0xe74>
    7cce:	4652      	mov	r2, sl
    7cd0:	605a      	str	r2, [r3, #4]
    7cd2:	68a2      	ldr	r2, [r4, #8]
    7cd4:	3210      	adds	r2, #16
    7cd6:	601f      	str	r7, [r3, #0]
    7cd8:	60a2      	str	r2, [r4, #8]
    7cda:	6862      	ldr	r2, [r4, #4]
    7cdc:	3201      	adds	r2, #1
    7cde:	6062      	str	r2, [r4, #4]
    7ce0:	2a07      	cmp	r2, #7
    7ce2:	dded      	ble.n	7cc0 <_vfprintf_r+0xd30>
    7ce4:	9809      	ldr	r0, [sp, #36]	; 0x24
    7ce6:	1c29      	adds	r1, r5, #0
    7ce8:	1c22      	adds	r2, r4, #0
    7cea:	f003 ff91 	bl	bc10 <__sprint_r>
    7cee:	2800      	cmp	r0, #0
    7cf0:	d134      	bne.n	7d5c <_vfprintf_r+0xdcc>
    7cf2:	4a51      	ldr	r2, [pc, #324]	; (7e38 <_vfprintf_r+0xea8>)
    7cf4:	4b4e      	ldr	r3, [pc, #312]	; (7e30 <_vfprintf_r+0xea0>)
    7cf6:	446a      	add	r2, sp
    7cf8:	446b      	add	r3, sp
    7cfa:	e7e4      	b.n	7cc6 <_vfprintf_r+0xd36>
    7cfc:	9907      	ldr	r1, [sp, #28]
    7cfe:	06c9      	lsls	r1, r1, #27
    7d00:	d400      	bmi.n	7d04 <_vfprintf_r+0xd74>
    7d02:	e1bd      	b.n	8080 <_vfprintf_r+0x10f0>
    7d04:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    7d06:	6813      	ldr	r3, [r2, #0]
    7d08:	3204      	adds	r2, #4
    7d0a:	9310      	str	r3, [sp, #64]	; 0x40
    7d0c:	17db      	asrs	r3, r3, #31
    7d0e:	9311      	str	r3, [sp, #68]	; 0x44
    7d10:	920f      	str	r2, [sp, #60]	; 0x3c
    7d12:	f7ff fb9a 	bl	744a <_vfprintf_r+0x4ba>
    7d16:	2302      	movs	r3, #2
    7d18:	e451      	b.n	75be <_vfprintf_r+0x62e>
    7d1a:	9907      	ldr	r1, [sp, #28]
    7d1c:	2310      	movs	r3, #16
    7d1e:	4019      	ands	r1, r3
    7d20:	d100      	bne.n	7d24 <_vfprintf_r+0xd94>
    7d22:	e19b      	b.n	805c <_vfprintf_r+0x10cc>
    7d24:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7d26:	6809      	ldr	r1, [r1, #0]
    7d28:	9110      	str	r1, [sp, #64]	; 0x40
    7d2a:	9211      	str	r2, [sp, #68]	; 0x44
    7d2c:	1c0a      	adds	r2, r1, #0
    7d2e:	1e53      	subs	r3, r2, #1
    7d30:	419a      	sbcs	r2, r3
    7d32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7d34:	3304      	adds	r3, #4
    7d36:	930f      	str	r3, [sp, #60]	; 0x3c
    7d38:	2301      	movs	r3, #1
    7d3a:	e440      	b.n	75be <_vfprintf_r+0x62e>
    7d3c:	9907      	ldr	r1, [sp, #28]
    7d3e:	2210      	movs	r2, #16
    7d40:	4011      	ands	r1, r2
    7d42:	d100      	bne.n	7d46 <_vfprintf_r+0xdb6>
    7d44:	e1ab      	b.n	809e <_vfprintf_r+0x110e>
    7d46:	990f      	ldr	r1, [sp, #60]	; 0x3c
    7d48:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    7d4a:	6809      	ldr	r1, [r1, #0]
    7d4c:	3704      	adds	r7, #4
    7d4e:	1c0a      	adds	r2, r1, #0
    7d50:	9110      	str	r1, [sp, #64]	; 0x40
    7d52:	9311      	str	r3, [sp, #68]	; 0x44
    7d54:	1e51      	subs	r1, r2, #1
    7d56:	418a      	sbcs	r2, r1
    7d58:	970f      	str	r7, [sp, #60]	; 0x3c
    7d5a:	e430      	b.n	75be <_vfprintf_r+0x62e>
    7d5c:	46aa      	mov	sl, r5
    7d5e:	f7ff fb10 	bl	7382 <_vfprintf_r+0x3f2>
    7d62:	9d07      	ldr	r5, [sp, #28]
    7d64:	2301      	movs	r3, #1
    7d66:	421d      	tst	r5, r3
    7d68:	d000      	beq.n	7d6c <_vfprintf_r+0xddc>
    7d6a:	e649      	b.n	7a00 <_vfprintf_r+0xa70>
    7d6c:	607b      	str	r3, [r7, #4]
    7d6e:	68a3      	ldr	r3, [r4, #8]
    7d70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7d72:	3301      	adds	r3, #1
    7d74:	603a      	str	r2, [r7, #0]
    7d76:	60a3      	str	r3, [r4, #8]
    7d78:	6863      	ldr	r3, [r4, #4]
    7d7a:	3301      	adds	r3, #1
    7d7c:	6063      	str	r3, [r4, #4]
    7d7e:	2b07      	cmp	r3, #7
    7d80:	dd00      	ble.n	7d84 <_vfprintf_r+0xdf4>
    7d82:	e321      	b.n	83c8 <_vfprintf_r+0x1438>
    7d84:	3708      	adds	r7, #8
    7d86:	2308      	movs	r3, #8
    7d88:	46b9      	mov	r9, r7
    7d8a:	1c1f      	adds	r7, r3, #0
    7d8c:	444f      	add	r7, r9
    7d8e:	e673      	b.n	7a78 <_vfprintf_r+0xae8>
    7d90:	9809      	ldr	r0, [sp, #36]	; 0x24
    7d92:	4659      	mov	r1, fp
    7d94:	1c22      	adds	r2, r4, #0
    7d96:	f003 ff3b 	bl	bc10 <__sprint_r>
    7d9a:	2800      	cmp	r0, #0
    7d9c:	d001      	beq.n	7da2 <_vfprintf_r+0xe12>
    7d9e:	f7ff faef 	bl	7380 <_vfprintf_r+0x3f0>
    7da2:	4b25      	ldr	r3, [pc, #148]	; (7e38 <_vfprintf_r+0xea8>)
    7da4:	4d22      	ldr	r5, [pc, #136]	; (7e30 <_vfprintf_r+0xea0>)
    7da6:	446b      	add	r3, sp
    7da8:	4699      	mov	r9, r3
    7daa:	446d      	add	r5, sp
    7dac:	e648      	b.n	7a40 <_vfprintf_r+0xab0>
    7dae:	9809      	ldr	r0, [sp, #36]	; 0x24
    7db0:	4659      	mov	r1, fp
    7db2:	1c22      	adds	r2, r4, #0
    7db4:	f003 ff2c 	bl	bc10 <__sprint_r>
    7db8:	2800      	cmp	r0, #0
    7dba:	d001      	beq.n	7dc0 <_vfprintf_r+0xe30>
    7dbc:	f7ff fae0 	bl	7380 <_vfprintf_r+0x3f0>
    7dc0:	4d1d      	ldr	r5, [pc, #116]	; (7e38 <_vfprintf_r+0xea8>)
    7dc2:	4f1b      	ldr	r7, [pc, #108]	; (7e30 <_vfprintf_r+0xea0>)
    7dc4:	446d      	add	r5, sp
    7dc6:	446f      	add	r7, sp
    7dc8:	e62a      	b.n	7a20 <_vfprintf_r+0xa90>
    7dca:	2830      	cmp	r0, #48	; 0x30
    7dcc:	d100      	bne.n	7dd0 <_vfprintf_r+0xe40>
    7dce:	e386      	b.n	84de <_vfprintf_r+0x154e>
    7dd0:	9f13      	ldr	r7, [sp, #76]	; 0x4c
    7dd2:	3f01      	subs	r7, #1
    7dd4:	2330      	movs	r3, #48	; 0x30
    7dd6:	1be0      	subs	r0, r4, r7
    7dd8:	9713      	str	r7, [sp, #76]	; 0x4c
    7dda:	703b      	strb	r3, [r7, #0]
    7ddc:	900c      	str	r0, [sp, #48]	; 0x30
    7dde:	f7ff fb73 	bl	74c8 <_vfprintf_r+0x538>
    7de2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    7de4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7de6:	2100      	movs	r1, #0
    7de8:	4250      	negs	r0, r2
    7dea:	4199      	sbcs	r1, r3
    7dec:	1c02      	adds	r2, r0, #0
    7dee:	232d      	movs	r3, #45	; 0x2d
    7df0:	464f      	mov	r7, r9
    7df2:	430a      	orrs	r2, r1
    7df4:	703b      	strb	r3, [r7, #0]
    7df6:	9010      	str	r0, [sp, #64]	; 0x40
    7df8:	9111      	str	r1, [sp, #68]	; 0x44
    7dfa:	1e53      	subs	r3, r2, #1
    7dfc:	419a      	sbcs	r2, r3
    7dfe:	2301      	movs	r3, #1
    7e00:	f7ff fb2e 	bl	7460 <_vfprintf_r+0x4d0>
    7e04:	46ab      	mov	fp, r5
    7e06:	4691      	mov	r9, r2
    7e08:	1c1d      	adds	r5, r3, #0
    7e0a:	2710      	movs	r7, #16
    7e0c:	1c3b      	adds	r3, r7, #0
    7e0e:	4443      	add	r3, r8
    7e10:	602b      	str	r3, [r5, #0]
    7e12:	68a3      	ldr	r3, [r4, #8]
    7e14:	18f3      	adds	r3, r6, r3
    7e16:	606e      	str	r6, [r5, #4]
    7e18:	60a3      	str	r3, [r4, #8]
    7e1a:	6863      	ldr	r3, [r4, #4]
    7e1c:	3301      	adds	r3, #1
    7e1e:	6063      	str	r3, [r4, #4]
    7e20:	2b07      	cmp	r3, #7
    7e22:	dd00      	ble.n	7e26 <_vfprintf_r+0xe96>
    7e24:	e34b      	b.n	84be <_vfprintf_r+0x152e>
    7e26:	2008      	movs	r0, #8
    7e28:	1c07      	adds	r7, r0, #0
    7e2a:	444f      	add	r7, r9
    7e2c:	e624      	b.n	7a78 <_vfprintf_r+0xae8>
    7e2e:	46c0      	nop			; (mov r8, r8)
    7e30:	000004e4 	.word	0x000004e4
    7e34:	0000e45c 	.word	0x0000e45c
    7e38:	000004ec 	.word	0x000004ec
    7e3c:	00000524 	.word	0x00000524
    7e40:	0000054b 	.word	0x0000054b
    7e44:	981a      	ldr	r0, [sp, #104]	; 0x68
    7e46:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7e48:	f003 f860 	bl	af0c <__fpclassifyd>
    7e4c:	2800      	cmp	r0, #0
    7e4e:	d100      	bne.n	7e52 <_vfprintf_r+0xec2>
    7e50:	e272      	b.n	8338 <_vfprintf_r+0x13a8>
    7e52:	1c70      	adds	r0, r6, #1
    7e54:	d101      	bne.n	7e5a <_vfprintf_r+0xeca>
    7e56:	f000 fbfa 	bl	864e <_vfprintf_r+0x16be>
    7e5a:	9916      	ldr	r1, [sp, #88]	; 0x58
    7e5c:	3947      	subs	r1, #71	; 0x47
    7e5e:	910c      	str	r1, [sp, #48]	; 0x30
    7e60:	2900      	cmp	r1, #0
    7e62:	d002      	beq.n	7e6a <_vfprintf_r+0xeda>
    7e64:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7e66:	2a67      	cmp	r2, #103	; 0x67
    7e68:	d102      	bne.n	7e70 <_vfprintf_r+0xee0>
    7e6a:	2e00      	cmp	r6, #0
    7e6c:	d100      	bne.n	7e70 <_vfprintf_r+0xee0>
    7e6e:	2601      	movs	r6, #1
    7e70:	9f07      	ldr	r7, [sp, #28]
    7e72:	2380      	movs	r3, #128	; 0x80
    7e74:	005b      	lsls	r3, r3, #1
    7e76:	431f      	orrs	r7, r3
    7e78:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    7e7a:	9707      	str	r7, [sp, #28]
    7e7c:	2b00      	cmp	r3, #0
    7e7e:	da00      	bge.n	7e82 <_vfprintf_r+0xef2>
    7e80:	e3f2      	b.n	8668 <_vfprintf_r+0x16d8>
    7e82:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    7e84:	2700      	movs	r7, #0
    7e86:	930a      	str	r3, [sp, #40]	; 0x28
    7e88:	9714      	str	r7, [sp, #80]	; 0x50
    7e8a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7e8c:	3b46      	subs	r3, #70	; 0x46
    7e8e:	4259      	negs	r1, r3
    7e90:	4159      	adcs	r1, r3
    7e92:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7e94:	3b66      	subs	r3, #102	; 0x66
    7e96:	425a      	negs	r2, r3
    7e98:	4153      	adcs	r3, r2
    7e9a:	1c08      	adds	r0, r1, #0
    7e9c:	4318      	orrs	r0, r3
    7e9e:	900e      	str	r0, [sp, #56]	; 0x38
    7ea0:	d000      	beq.n	7ea4 <_vfprintf_r+0xf14>
    7ea2:	e364      	b.n	856e <_vfprintf_r+0x15de>
    7ea4:	9916      	ldr	r1, [sp, #88]	; 0x58
    7ea6:	2945      	cmp	r1, #69	; 0x45
    7ea8:	d002      	beq.n	7eb0 <_vfprintf_r+0xf20>
    7eaa:	2965      	cmp	r1, #101	; 0x65
    7eac:	d000      	beq.n	7eb0 <_vfprintf_r+0xf20>
    7eae:	e3e5      	b.n	867c <_vfprintf_r+0x16ec>
    7eb0:	1c72      	adds	r2, r6, #1
    7eb2:	4692      	mov	sl, r2
    7eb4:	2302      	movs	r3, #2
    7eb6:	9300      	str	r3, [sp, #0]
    7eb8:	4653      	mov	r3, sl
    7eba:	9301      	str	r3, [sp, #4]
    7ebc:	23ad      	movs	r3, #173	; 0xad
    7ebe:	00db      	lsls	r3, r3, #3
    7ec0:	446b      	add	r3, sp
    7ec2:	9302      	str	r3, [sp, #8]
    7ec4:	4bd4      	ldr	r3, [pc, #848]	; (8218 <_vfprintf_r+0x1288>)
    7ec6:	446b      	add	r3, sp
    7ec8:	9303      	str	r3, [sp, #12]
    7eca:	23ac      	movs	r3, #172	; 0xac
    7ecc:	00db      	lsls	r3, r3, #3
    7ece:	446b      	add	r3, sp
    7ed0:	9304      	str	r3, [sp, #16]
    7ed2:	9809      	ldr	r0, [sp, #36]	; 0x24
    7ed4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    7ed6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7ed8:	f000 fdd4 	bl	8a84 <_dtoa_r>
    7edc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    7ede:	9013      	str	r0, [sp, #76]	; 0x4c
    7ee0:	2f00      	cmp	r7, #0
    7ee2:	d002      	beq.n	7eea <_vfprintf_r+0xf5a>
    7ee4:	9816      	ldr	r0, [sp, #88]	; 0x58
    7ee6:	2867      	cmp	r0, #103	; 0x67
    7ee8:	d103      	bne.n	7ef2 <_vfprintf_r+0xf62>
    7eea:	9907      	ldr	r1, [sp, #28]
    7eec:	07c9      	lsls	r1, r1, #31
    7eee:	d400      	bmi.n	7ef2 <_vfprintf_r+0xf62>
    7ef0:	e3d2      	b.n	8698 <_vfprintf_r+0x1708>
    7ef2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    7ef4:	980e      	ldr	r0, [sp, #56]	; 0x38
    7ef6:	1c1f      	adds	r7, r3, #0
    7ef8:	4457      	add	r7, sl
    7efa:	2800      	cmp	r0, #0
    7efc:	d008      	beq.n	7f10 <_vfprintf_r+0xf80>
    7efe:	781b      	ldrb	r3, [r3, #0]
    7f00:	2b30      	cmp	r3, #48	; 0x30
    7f02:	d100      	bne.n	7f06 <_vfprintf_r+0xf76>
    7f04:	e3cd      	b.n	86a2 <_vfprintf_r+0x1712>
    7f06:	21ad      	movs	r1, #173	; 0xad
    7f08:	00c9      	lsls	r1, r1, #3
    7f0a:	4469      	add	r1, sp
    7f0c:	680a      	ldr	r2, [r1, #0]
    7f0e:	18bf      	adds	r7, r7, r2
    7f10:	981a      	ldr	r0, [sp, #104]	; 0x68
    7f12:	990a      	ldr	r1, [sp, #40]	; 0x28
    7f14:	4bbf      	ldr	r3, [pc, #764]	; (8214 <_vfprintf_r+0x1284>)
    7f16:	4abe      	ldr	r2, [pc, #760]	; (8210 <_vfprintf_r+0x1280>)
    7f18:	f006 f8ee 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    7f1c:	2800      	cmp	r0, #0
    7f1e:	d100      	bne.n	7f22 <_vfprintf_r+0xf92>
    7f20:	e368      	b.n	85f4 <_vfprintf_r+0x1664>
    7f22:	22ac      	movs	r2, #172	; 0xac
    7f24:	00d2      	lsls	r2, r2, #3
    7f26:	446a      	add	r2, sp
    7f28:	6017      	str	r7, [r2, #0]
    7f2a:	1c3b      	adds	r3, r7, #0
    7f2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    7f2e:	1a9b      	subs	r3, r3, r2
    7f30:	930e      	str	r3, [sp, #56]	; 0x38
    7f32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7f34:	2b00      	cmp	r3, #0
    7f36:	d003      	beq.n	7f40 <_vfprintf_r+0xfb0>
    7f38:	9f16      	ldr	r7, [sp, #88]	; 0x58
    7f3a:	2f67      	cmp	r7, #103	; 0x67
    7f3c:	d000      	beq.n	7f40 <_vfprintf_r+0xfb0>
    7f3e:	e341      	b.n	85c4 <_vfprintf_r+0x1634>
    7f40:	20ad      	movs	r0, #173	; 0xad
    7f42:	00c0      	lsls	r0, r0, #3
    7f44:	4468      	add	r0, sp
    7f46:	6802      	ldr	r2, [r0, #0]
    7f48:	920c      	str	r2, [sp, #48]	; 0x30
    7f4a:	1cd1      	adds	r1, r2, #3
    7f4c:	db02      	blt.n	7f54 <_vfprintf_r+0xfc4>
    7f4e:	4296      	cmp	r6, r2
    7f50:	db00      	blt.n	7f54 <_vfprintf_r+0xfc4>
    7f52:	e371      	b.n	8638 <_vfprintf_r+0x16a8>
    7f54:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7f56:	3b02      	subs	r3, #2
    7f58:	9316      	str	r3, [sp, #88]	; 0x58
    7f5a:	1e56      	subs	r6, r2, #1
    7f5c:	21ad      	movs	r1, #173	; 0xad
    7f5e:	22ab      	movs	r2, #171	; 0xab
    7f60:	ab16      	add	r3, sp, #88	; 0x58
    7f62:	00c9      	lsls	r1, r1, #3
    7f64:	00d2      	lsls	r2, r2, #3
    7f66:	781b      	ldrb	r3, [r3, #0]
    7f68:	446a      	add	r2, sp
    7f6a:	4469      	add	r1, sp
    7f6c:	600e      	str	r6, [r1, #0]
    7f6e:	4692      	mov	sl, r2
    7f70:	7013      	strb	r3, [r2, #0]
    7f72:	2e00      	cmp	r6, #0
    7f74:	da00      	bge.n	7f78 <_vfprintf_r+0xfe8>
    7f76:	e3a5      	b.n	86c4 <_vfprintf_r+0x1734>
    7f78:	232b      	movs	r3, #43	; 0x2b
    7f7a:	7053      	strb	r3, [r2, #1]
    7f7c:	2e09      	cmp	r6, #9
    7f7e:	dc00      	bgt.n	7f82 <_vfprintf_r+0xff2>
    7f80:	e36a      	b.n	8658 <_vfprintf_r+0x16c8>
    7f82:	48a6      	ldr	r0, [pc, #664]	; (821c <_vfprintf_r+0x128c>)
    7f84:	4468      	add	r0, sp
    7f86:	4680      	mov	r8, r0
    7f88:	1c07      	adds	r7, r0, #0
    7f8a:	1c30      	adds	r0, r6, #0
    7f8c:	210a      	movs	r1, #10
    7f8e:	f006 f84d 	bl	e02c <____aeabi_idivmod_from_thumb>
    7f92:	3f01      	subs	r7, #1
    7f94:	3130      	adds	r1, #48	; 0x30
    7f96:	7039      	strb	r1, [r7, #0]
    7f98:	1c30      	adds	r0, r6, #0
    7f9a:	210a      	movs	r1, #10
    7f9c:	f006 f83e 	bl	e01c <____aeabi_idiv_from_thumb>
    7fa0:	1c06      	adds	r6, r0, #0
    7fa2:	2809      	cmp	r0, #9
    7fa4:	dcf1      	bgt.n	7f8a <_vfprintf_r+0xffa>
    7fa6:	1c02      	adds	r2, r0, #0
    7fa8:	499d      	ldr	r1, [pc, #628]	; (8220 <_vfprintf_r+0x1290>)
    7faa:	1e7b      	subs	r3, r7, #1
    7fac:	3230      	adds	r2, #48	; 0x30
    7fae:	701a      	strb	r2, [r3, #0]
    7fb0:	4469      	add	r1, sp
    7fb2:	4543      	cmp	r3, r8
    7fb4:	d205      	bcs.n	7fc2 <_vfprintf_r+0x1032>
    7fb6:	781a      	ldrb	r2, [r3, #0]
    7fb8:	3301      	adds	r3, #1
    7fba:	700a      	strb	r2, [r1, #0]
    7fbc:	3101      	adds	r1, #1
    7fbe:	4543      	cmp	r3, r8
    7fc0:	d3f9      	bcc.n	7fb6 <_vfprintf_r+0x1026>
    7fc2:	4652      	mov	r2, sl
    7fc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7fc6:	1a8a      	subs	r2, r1, r2
    7fc8:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    7fca:	921d      	str	r2, [sp, #116]	; 0x74
    7fcc:	18d2      	adds	r2, r2, r3
    7fce:	920c      	str	r2, [sp, #48]	; 0x30
    7fd0:	2e01      	cmp	r6, #1
    7fd2:	dc00      	bgt.n	7fd6 <_vfprintf_r+0x1046>
    7fd4:	e383      	b.n	86de <_vfprintf_r+0x174e>
    7fd6:	980c      	ldr	r0, [sp, #48]	; 0x30
    7fd8:	2100      	movs	r1, #0
    7fda:	3001      	adds	r0, #1
    7fdc:	900c      	str	r0, [sp, #48]	; 0x30
    7fde:	9119      	str	r1, [sp, #100]	; 0x64
    7fe0:	9814      	ldr	r0, [sp, #80]	; 0x50
    7fe2:	2800      	cmp	r0, #0
    7fe4:	d000      	beq.n	7fe8 <_vfprintf_r+0x1058>
    7fe6:	e2d0      	b.n	858a <_vfprintf_r+0x15fa>
    7fe8:	990c      	ldr	r1, [sp, #48]	; 0x30
    7fea:	43cb      	mvns	r3, r1
    7fec:	17db      	asrs	r3, r3, #31
    7fee:	4019      	ands	r1, r3
    7ff0:	464b      	mov	r3, r9
    7ff2:	910a      	str	r1, [sp, #40]	; 0x28
    7ff4:	781a      	ldrb	r2, [r3, #0]
    7ff6:	f7ff fa71 	bl	74dc <_vfprintf_r+0x54c>
    7ffa:	9908      	ldr	r1, [sp, #32]
    7ffc:	780b      	ldrb	r3, [r1, #0]
    7ffe:	f7ff f84a 	bl	7096 <_vfprintf_r+0x106>
    8002:	9f07      	ldr	r7, [sp, #28]
    8004:	2340      	movs	r3, #64	; 0x40
    8006:	403b      	ands	r3, r7
    8008:	d100      	bne.n	800c <_vfprintf_r+0x107c>
    800a:	e1bf      	b.n	838c <_vfprintf_r+0x13fc>
    800c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    800e:	8800      	ldrh	r0, [r0, #0]
    8010:	9111      	str	r1, [sp, #68]	; 0x44
    8012:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8014:	3104      	adds	r1, #4
    8016:	9010      	str	r0, [sp, #64]	; 0x40
    8018:	910f      	str	r1, [sp, #60]	; 0x3c
    801a:	f7ff fab8 	bl	758e <_vfprintf_r+0x5fe>
    801e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8020:	2307      	movs	r3, #7
    8022:	3207      	adds	r2, #7
    8024:	439a      	bics	r2, r3
    8026:	6810      	ldr	r0, [r2, #0]
    8028:	2708      	movs	r7, #8
    802a:	18bf      	adds	r7, r7, r2
    802c:	970f      	str	r7, [sp, #60]	; 0x3c
    802e:	901a      	str	r0, [sp, #104]	; 0x68
    8030:	6852      	ldr	r2, [r2, #4]
    8032:	921b      	str	r2, [sp, #108]	; 0x6c
    8034:	f7ff fa6b 	bl	750e <_vfprintf_r+0x57e>
    8038:	9807      	ldr	r0, [sp, #28]
    803a:	06c0      	lsls	r0, r0, #27
    803c:	d500      	bpl.n	8040 <_vfprintf_r+0x10b0>
    803e:	e198      	b.n	8372 <_vfprintf_r+0x13e2>
    8040:	9b07      	ldr	r3, [sp, #28]
    8042:	065b      	lsls	r3, r3, #25
    8044:	d400      	bmi.n	8048 <_vfprintf_r+0x10b8>
    8046:	e298      	b.n	857a <_vfprintf_r+0x15ea>
    8048:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    804a:	466f      	mov	r7, sp
    804c:	2034      	movs	r0, #52	; 0x34
    804e:	6833      	ldr	r3, [r6, #0]
    8050:	5bc7      	ldrh	r7, [r0, r7]
    8052:	3604      	adds	r6, #4
    8054:	801f      	strh	r7, [r3, #0]
    8056:	960f      	str	r6, [sp, #60]	; 0x3c
    8058:	f7fe ffe4 	bl	7024 <_vfprintf_r+0x94>
    805c:	9f07      	ldr	r7, [sp, #28]
    805e:	2340      	movs	r3, #64	; 0x40
    8060:	403b      	ands	r3, r7
    8062:	d100      	bne.n	8066 <_vfprintf_r+0x10d6>
    8064:	e18d      	b.n	8382 <_vfprintf_r+0x13f2>
    8066:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8068:	8800      	ldrh	r0, [r0, #0]
    806a:	9111      	str	r1, [sp, #68]	; 0x44
    806c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    806e:	1c02      	adds	r2, r0, #0
    8070:	3104      	adds	r1, #4
    8072:	1e53      	subs	r3, r2, #1
    8074:	419a      	sbcs	r2, r3
    8076:	9010      	str	r0, [sp, #64]	; 0x40
    8078:	910f      	str	r1, [sp, #60]	; 0x3c
    807a:	2301      	movs	r3, #1
    807c:	f7ff fa9f 	bl	75be <_vfprintf_r+0x62e>
    8080:	9b07      	ldr	r3, [sp, #28]
    8082:	065b      	lsls	r3, r3, #25
    8084:	d400      	bmi.n	8088 <_vfprintf_r+0x10f8>
    8086:	e16b      	b.n	8360 <_vfprintf_r+0x13d0>
    8088:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    808a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    808c:	2300      	movs	r3, #0
    808e:	5efb      	ldrsh	r3, [r7, r3]
    8090:	3004      	adds	r0, #4
    8092:	9310      	str	r3, [sp, #64]	; 0x40
    8094:	17db      	asrs	r3, r3, #31
    8096:	9311      	str	r3, [sp, #68]	; 0x44
    8098:	900f      	str	r0, [sp, #60]	; 0x3c
    809a:	f7ff f9d6 	bl	744a <_vfprintf_r+0x4ba>
    809e:	9807      	ldr	r0, [sp, #28]
    80a0:	2340      	movs	r3, #64	; 0x40
    80a2:	4018      	ands	r0, r3
    80a4:	d100      	bne.n	80a8 <_vfprintf_r+0x1118>
    80a6:	e13a      	b.n	831e <_vfprintf_r+0x138e>
    80a8:	980f      	ldr	r0, [sp, #60]	; 0x3c
    80aa:	8800      	ldrh	r0, [r0, #0]
    80ac:	1c02      	adds	r2, r0, #0
    80ae:	1e53      	subs	r3, r2, #1
    80b0:	419a      	sbcs	r2, r3
    80b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    80b4:	3304      	adds	r3, #4
    80b6:	930f      	str	r3, [sp, #60]	; 0x3c
    80b8:	9010      	str	r0, [sp, #64]	; 0x40
    80ba:	9111      	str	r1, [sp, #68]	; 0x44
    80bc:	1c0b      	adds	r3, r1, #0
    80be:	f7ff fa7e 	bl	75be <_vfprintf_r+0x62e>
    80c2:	46bb      	mov	fp, r7
    80c4:	1c17      	adds	r7, r2, #0
    80c6:	2610      	movs	r6, #16
    80c8:	1c32      	adds	r2, r6, #0
    80ca:	605d      	str	r5, [r3, #4]
    80cc:	4442      	add	r2, r8
    80ce:	601a      	str	r2, [r3, #0]
    80d0:	68a3      	ldr	r3, [r4, #8]
    80d2:	18eb      	adds	r3, r5, r3
    80d4:	e4d9      	b.n	7a8a <_vfprintf_r+0xafa>
    80d6:	46bb      	mov	fp, r7
    80d8:	1c17      	adds	r7, r2, #0
    80da:	2610      	movs	r6, #16
    80dc:	1c32      	adds	r2, r6, #0
    80de:	4442      	add	r2, r8
    80e0:	603a      	str	r2, [r7, #0]
    80e2:	68a2      	ldr	r2, [r4, #8]
    80e4:	18aa      	adds	r2, r5, r2
    80e6:	607d      	str	r5, [r7, #4]
    80e8:	60a2      	str	r2, [r4, #8]
    80ea:	6862      	ldr	r2, [r4, #4]
    80ec:	3201      	adds	r2, #1
    80ee:	6062      	str	r2, [r4, #4]
    80f0:	2a07      	cmp	r2, #7
    80f2:	dd00      	ble.n	80f6 <_vfprintf_r+0x1166>
    80f4:	e20a      	b.n	850c <_vfprintf_r+0x157c>
    80f6:	27ad      	movs	r7, #173	; 0xad
    80f8:	00ff      	lsls	r7, r7, #3
    80fa:	446f      	add	r7, sp
    80fc:	683d      	ldr	r5, [r7, #0]
    80fe:	980e      	ldr	r0, [sp, #56]	; 0x38
    8100:	4285      	cmp	r5, r0
    8102:	db4b      	blt.n	819c <_vfprintf_r+0x120c>
    8104:	9907      	ldr	r1, [sp, #28]
    8106:	07c9      	lsls	r1, r1, #31
    8108:	d448      	bmi.n	819c <_vfprintf_r+0x120c>
    810a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    810c:	1c02      	adds	r2, r0, #0
    810e:	9819      	ldr	r0, [sp, #100]	; 0x64
    8110:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    8112:	4651      	mov	r1, sl
    8114:	1812      	adds	r2, r2, r0
    8116:	1a88      	subs	r0, r1, r2
    8118:	1b71      	subs	r1, r6, r5
    811a:	1c0e      	adds	r6, r1, #0
    811c:	4281      	cmp	r1, r0
    811e:	dd00      	ble.n	8122 <_vfprintf_r+0x1192>
    8120:	1c06      	adds	r6, r0, #0
    8122:	2e00      	cmp	r6, #0
    8124:	dd0b      	ble.n	813e <_vfprintf_r+0x11ae>
    8126:	601a      	str	r2, [r3, #0]
    8128:	68a2      	ldr	r2, [r4, #8]
    812a:	18b2      	adds	r2, r6, r2
    812c:	605e      	str	r6, [r3, #4]
    812e:	60a2      	str	r2, [r4, #8]
    8130:	6862      	ldr	r2, [r4, #4]
    8132:	3201      	adds	r2, #1
    8134:	6062      	str	r2, [r4, #4]
    8136:	3308      	adds	r3, #8
    8138:	2a07      	cmp	r2, #7
    813a:	dd00      	ble.n	813e <_vfprintf_r+0x11ae>
    813c:	e1d4      	b.n	84e8 <_vfprintf_r+0x1558>
    813e:	43f5      	mvns	r5, r6
    8140:	17ed      	asrs	r5, r5, #31
    8142:	4035      	ands	r5, r6
    8144:	1b4d      	subs	r5, r1, r5
    8146:	2d00      	cmp	r5, #0
    8148:	dd45      	ble.n	81d6 <_vfprintf_r+0x1246>
    814a:	2d10      	cmp	r5, #16
    814c:	dc00      	bgt.n	8150 <_vfprintf_r+0x11c0>
    814e:	e2e2      	b.n	8716 <_vfprintf_r+0x1786>
    8150:	4934      	ldr	r1, [pc, #208]	; (8224 <_vfprintf_r+0x1294>)
    8152:	2210      	movs	r2, #16
    8154:	4688      	mov	r8, r1
    8156:	1c16      	adds	r6, r2, #0
    8158:	4446      	add	r6, r8
    815a:	4691      	mov	r9, r2
    815c:	465f      	mov	r7, fp
    815e:	e005      	b.n	816c <_vfprintf_r+0x11dc>
    8160:	3308      	adds	r3, #8
    8162:	1c1a      	adds	r2, r3, #0
    8164:	3208      	adds	r2, #8
    8166:	3d10      	subs	r5, #16
    8168:	2d10      	cmp	r5, #16
    816a:	dd37      	ble.n	81dc <_vfprintf_r+0x124c>
    816c:	68a2      	ldr	r2, [r4, #8]
    816e:	4648      	mov	r0, r9
    8170:	3210      	adds	r2, #16
    8172:	601e      	str	r6, [r3, #0]
    8174:	6058      	str	r0, [r3, #4]
    8176:	60a2      	str	r2, [r4, #8]
    8178:	6862      	ldr	r2, [r4, #4]
    817a:	3201      	adds	r2, #1
    817c:	6062      	str	r2, [r4, #4]
    817e:	2a07      	cmp	r2, #7
    8180:	ddee      	ble.n	8160 <_vfprintf_r+0x11d0>
    8182:	9809      	ldr	r0, [sp, #36]	; 0x24
    8184:	1c39      	adds	r1, r7, #0
    8186:	1c22      	adds	r2, r4, #0
    8188:	f003 fd42 	bl	bc10 <__sprint_r>
    818c:	2800      	cmp	r0, #0
    818e:	d000      	beq.n	8192 <_vfprintf_r+0x1202>
    8190:	e4a6      	b.n	7ae0 <_vfprintf_r+0xb50>
    8192:	4a25      	ldr	r2, [pc, #148]	; (8228 <_vfprintf_r+0x1298>)
    8194:	4b25      	ldr	r3, [pc, #148]	; (822c <_vfprintf_r+0x129c>)
    8196:	446a      	add	r2, sp
    8198:	446b      	add	r3, sp
    819a:	e7e4      	b.n	8166 <_vfprintf_r+0x11d6>
    819c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    819e:	9e1c      	ldr	r6, [sp, #112]	; 0x70
    81a0:	601a      	str	r2, [r3, #0]
    81a2:	68a2      	ldr	r2, [r4, #8]
    81a4:	1992      	adds	r2, r2, r6
    81a6:	605e      	str	r6, [r3, #4]
    81a8:	60a2      	str	r2, [r4, #8]
    81aa:	6862      	ldr	r2, [r4, #4]
    81ac:	3201      	adds	r2, #1
    81ae:	6062      	str	r2, [r4, #4]
    81b0:	3308      	adds	r3, #8
    81b2:	2a07      	cmp	r2, #7
    81b4:	dda9      	ble.n	810a <_vfprintf_r+0x117a>
    81b6:	9809      	ldr	r0, [sp, #36]	; 0x24
    81b8:	4659      	mov	r1, fp
    81ba:	1c22      	adds	r2, r4, #0
    81bc:	f003 fd28 	bl	bc10 <__sprint_r>
    81c0:	2800      	cmp	r0, #0
    81c2:	d001      	beq.n	81c8 <_vfprintf_r+0x1238>
    81c4:	f7ff f8dc 	bl	7380 <_vfprintf_r+0x3f0>
    81c8:	27ad      	movs	r7, #173	; 0xad
    81ca:	00ff      	lsls	r7, r7, #3
    81cc:	4b17      	ldr	r3, [pc, #92]	; (822c <_vfprintf_r+0x129c>)
    81ce:	446f      	add	r7, sp
    81d0:	683d      	ldr	r5, [r7, #0]
    81d2:	446b      	add	r3, sp
    81d4:	e799      	b.n	810a <_vfprintf_r+0x117a>
    81d6:	1c1f      	adds	r7, r3, #0
    81d8:	f7ff f848 	bl	726c <_vfprintf_r+0x2dc>
    81dc:	46bb      	mov	fp, r7
    81de:	1c17      	adds	r7, r2, #0
    81e0:	2110      	movs	r1, #16
    81e2:	1c0a      	adds	r2, r1, #0
    81e4:	e771      	b.n	80ca <_vfprintf_r+0x113a>
    81e6:	490f      	ldr	r1, [pc, #60]	; (8224 <_vfprintf_r+0x1294>)
    81e8:	1c2f      	adds	r7, r5, #0
    81ea:	3708      	adds	r7, #8
    81ec:	4688      	mov	r8, r1
    81ee:	f7ff f81b 	bl	7228 <_vfprintf_r+0x298>
    81f2:	9809      	ldr	r0, [sp, #36]	; 0x24
    81f4:	4659      	mov	r1, fp
    81f6:	1c22      	adds	r2, r4, #0
    81f8:	f003 fd0a 	bl	bc10 <__sprint_r>
    81fc:	2800      	cmp	r0, #0
    81fe:	d001      	beq.n	8204 <_vfprintf_r+0x1274>
    8200:	f7ff f8be 	bl	7380 <_vfprintf_r+0x3f0>
    8204:	4f09      	ldr	r7, [pc, #36]	; (822c <_vfprintf_r+0x129c>)
    8206:	446f      	add	r7, sp
    8208:	f7ff fb46 	bl	7898 <_vfprintf_r+0x908>
    820c:	46c0      	nop			; (mov r8, r8)
    820e:	46c0      	nop			; (mov r8, r8)
	...
    8218:	00000564 	.word	0x00000564
    821c:	00000483 	.word	0x00000483
    8220:	0000055a 	.word	0x0000055a
    8224:	0000e45c 	.word	0x0000e45c
    8228:	000004ec 	.word	0x000004ec
    822c:	000004e4 	.word	0x000004e4
    8230:	4bdc      	ldr	r3, [pc, #880]	; (85a4 <_vfprintf_r+0x1614>)
    8232:	603b      	str	r3, [r7, #0]
    8234:	2301      	movs	r3, #1
    8236:	607b      	str	r3, [r7, #4]
    8238:	68a3      	ldr	r3, [r4, #8]
    823a:	3301      	adds	r3, #1
    823c:	60a3      	str	r3, [r4, #8]
    823e:	6863      	ldr	r3, [r4, #4]
    8240:	3301      	adds	r3, #1
    8242:	6063      	str	r3, [r4, #4]
    8244:	3708      	adds	r7, #8
    8246:	2b07      	cmp	r3, #7
    8248:	dd00      	ble.n	824c <_vfprintf_r+0x12bc>
    824a:	e0ad      	b.n	83a8 <_vfprintf_r+0x1418>
    824c:	2d00      	cmp	r5, #0
    824e:	d107      	bne.n	8260 <_vfprintf_r+0x12d0>
    8250:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8252:	2a00      	cmp	r2, #0
    8254:	d104      	bne.n	8260 <_vfprintf_r+0x12d0>
    8256:	9b07      	ldr	r3, [sp, #28]
    8258:	07db      	lsls	r3, r3, #31
    825a:	d401      	bmi.n	8260 <_vfprintf_r+0x12d0>
    825c:	f7ff f806 	bl	726c <_vfprintf_r+0x2dc>
    8260:	981c      	ldr	r0, [sp, #112]	; 0x70
    8262:	68a3      	ldr	r3, [r4, #8]
    8264:	9e18      	ldr	r6, [sp, #96]	; 0x60
    8266:	181b      	adds	r3, r3, r0
    8268:	603e      	str	r6, [r7, #0]
    826a:	6078      	str	r0, [r7, #4]
    826c:	60a3      	str	r3, [r4, #8]
    826e:	6863      	ldr	r3, [r4, #4]
    8270:	3301      	adds	r3, #1
    8272:	6063      	str	r3, [r4, #4]
    8274:	3708      	adds	r7, #8
    8276:	2b07      	cmp	r3, #7
    8278:	dd00      	ble.n	827c <_vfprintf_r+0x12ec>
    827a:	e0b5      	b.n	83e8 <_vfprintf_r+0x1458>
    827c:	426d      	negs	r5, r5
    827e:	2d00      	cmp	r5, #0
    8280:	dc00      	bgt.n	8284 <_vfprintf_r+0x12f4>
    8282:	e0f4      	b.n	846e <_vfprintf_r+0x14de>
    8284:	2d10      	cmp	r5, #16
    8286:	dc00      	bgt.n	828a <_vfprintf_r+0x12fa>
    8288:	e25e      	b.n	8748 <_vfprintf_r+0x17b8>
    828a:	4bc7      	ldr	r3, [pc, #796]	; (85a8 <_vfprintf_r+0x1618>)
    828c:	2010      	movs	r0, #16
    828e:	4698      	mov	r8, r3
    8290:	1c06      	adds	r6, r0, #0
    8292:	1c3b      	adds	r3, r7, #0
    8294:	4446      	add	r6, r8
    8296:	4681      	mov	r9, r0
    8298:	465f      	mov	r7, fp
    829a:	e003      	b.n	82a4 <_vfprintf_r+0x1314>
    829c:	3d10      	subs	r5, #16
    829e:	2d10      	cmp	r5, #16
    82a0:	dc00      	bgt.n	82a4 <_vfprintf_r+0x1314>
    82a2:	e0c9      	b.n	8438 <_vfprintf_r+0x14a8>
    82a4:	68a2      	ldr	r2, [r4, #8]
    82a6:	4649      	mov	r1, r9
    82a8:	3210      	adds	r2, #16
    82aa:	601e      	str	r6, [r3, #0]
    82ac:	6059      	str	r1, [r3, #4]
    82ae:	60a2      	str	r2, [r4, #8]
    82b0:	6862      	ldr	r2, [r4, #4]
    82b2:	3201      	adds	r2, #1
    82b4:	6062      	str	r2, [r4, #4]
    82b6:	3308      	adds	r3, #8
    82b8:	2a07      	cmp	r2, #7
    82ba:	ddef      	ble.n	829c <_vfprintf_r+0x130c>
    82bc:	9809      	ldr	r0, [sp, #36]	; 0x24
    82be:	1c39      	adds	r1, r7, #0
    82c0:	1c22      	adds	r2, r4, #0
    82c2:	f003 fca5 	bl	bc10 <__sprint_r>
    82c6:	2800      	cmp	r0, #0
    82c8:	d001      	beq.n	82ce <_vfprintf_r+0x133e>
    82ca:	f7ff fc09 	bl	7ae0 <_vfprintf_r+0xb50>
    82ce:	4bb7      	ldr	r3, [pc, #732]	; (85ac <_vfprintf_r+0x161c>)
    82d0:	446b      	add	r3, sp
    82d2:	e7e3      	b.n	829c <_vfprintf_r+0x130c>
    82d4:	9809      	ldr	r0, [sp, #36]	; 0x24
    82d6:	4659      	mov	r1, fp
    82d8:	1c22      	adds	r2, r4, #0
    82da:	f003 fc99 	bl	bc10 <__sprint_r>
    82de:	2800      	cmp	r0, #0
    82e0:	d001      	beq.n	82e6 <_vfprintf_r+0x1356>
    82e2:	f7ff f84d 	bl	7380 <_vfprintf_r+0x3f0>
    82e6:	4eb1      	ldr	r6, [pc, #708]	; (85ac <_vfprintf_r+0x161c>)
    82e8:	4fb1      	ldr	r7, [pc, #708]	; (85b0 <_vfprintf_r+0x1620>)
    82ea:	446e      	add	r6, sp
    82ec:	446f      	add	r7, sp
    82ee:	46b1      	mov	r9, r6
    82f0:	f7ff fbc2 	bl	7a78 <_vfprintf_r+0xae8>
    82f4:	9b07      	ldr	r3, [sp, #28]
    82f6:	3101      	adds	r1, #1
    82f8:	4303      	orrs	r3, r0
    82fa:	9108      	str	r1, [sp, #32]
    82fc:	9307      	str	r3, [sp, #28]
    82fe:	780b      	ldrb	r3, [r1, #0]
    8300:	f7fe fec9 	bl	7096 <_vfprintf_r+0x106>
    8304:	980c      	ldr	r0, [sp, #48]	; 0x30
    8306:	43c3      	mvns	r3, r0
    8308:	17db      	asrs	r3, r3, #31
    830a:	4018      	ands	r0, r3
    830c:	4649      	mov	r1, r9
    830e:	2300      	movs	r3, #0
    8310:	900a      	str	r0, [sp, #40]	; 0x28
    8312:	780a      	ldrb	r2, [r1, #0]
    8314:	970f      	str	r7, [sp, #60]	; 0x3c
    8316:	9314      	str	r3, [sp, #80]	; 0x50
    8318:	9319      	str	r3, [sp, #100]	; 0x64
    831a:	f7ff f8df 	bl	74dc <_vfprintf_r+0x54c>
    831e:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    8320:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8322:	683f      	ldr	r7, [r7, #0]
    8324:	3104      	adds	r1, #4
    8326:	1c3a      	adds	r2, r7, #0
    8328:	1e53      	subs	r3, r2, #1
    832a:	419a      	sbcs	r2, r3
    832c:	9710      	str	r7, [sp, #64]	; 0x40
    832e:	9011      	str	r0, [sp, #68]	; 0x44
    8330:	910f      	str	r1, [sp, #60]	; 0x3c
    8332:	1c03      	adds	r3, r0, #0
    8334:	f7ff f943 	bl	75be <_vfprintf_r+0x62e>
    8338:	9f16      	ldr	r7, [sp, #88]	; 0x58
    833a:	2f47      	cmp	r7, #71	; 0x47
    833c:	dd00      	ble.n	8340 <_vfprintf_r+0x13b0>
    833e:	e119      	b.n	8574 <_vfprintf_r+0x15e4>
    8340:	489c      	ldr	r0, [pc, #624]	; (85b4 <_vfprintf_r+0x1624>)
    8342:	9013      	str	r0, [sp, #76]	; 0x4c
    8344:	9a07      	ldr	r2, [sp, #28]
    8346:	2380      	movs	r3, #128	; 0x80
    8348:	439a      	bics	r2, r3
    834a:	2603      	movs	r6, #3
    834c:	2700      	movs	r7, #0
    834e:	464b      	mov	r3, r9
    8350:	9207      	str	r2, [sp, #28]
    8352:	960a      	str	r6, [sp, #40]	; 0x28
    8354:	781a      	ldrb	r2, [r3, #0]
    8356:	960c      	str	r6, [sp, #48]	; 0x30
    8358:	9714      	str	r7, [sp, #80]	; 0x50
    835a:	9719      	str	r7, [sp, #100]	; 0x64
    835c:	f7ff f8be 	bl	74dc <_vfprintf_r+0x54c>
    8360:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8362:	680b      	ldr	r3, [r1, #0]
    8364:	3104      	adds	r1, #4
    8366:	9310      	str	r3, [sp, #64]	; 0x40
    8368:	17db      	asrs	r3, r3, #31
    836a:	9311      	str	r3, [sp, #68]	; 0x44
    836c:	910f      	str	r1, [sp, #60]	; 0x3c
    836e:	f7ff f86c 	bl	744a <_vfprintf_r+0x4ba>
    8372:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8374:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8376:	680b      	ldr	r3, [r1, #0]
    8378:	3104      	adds	r1, #4
    837a:	601a      	str	r2, [r3, #0]
    837c:	910f      	str	r1, [sp, #60]	; 0x3c
    837e:	f7fe fe51 	bl	7024 <_vfprintf_r+0x94>
    8382:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    8384:	6812      	ldr	r2, [r2, #0]
    8386:	9311      	str	r3, [sp, #68]	; 0x44
    8388:	9210      	str	r2, [sp, #64]	; 0x40
    838a:	e4d0      	b.n	7d2e <_vfprintf_r+0xd9e>
    838c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    838e:	6812      	ldr	r2, [r2, #0]
    8390:	9311      	str	r3, [sp, #68]	; 0x44
    8392:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8394:	3304      	adds	r3, #4
    8396:	9210      	str	r2, [sp, #64]	; 0x40
    8398:	930f      	str	r3, [sp, #60]	; 0x3c
    839a:	f7ff f8f8 	bl	758e <_vfprintf_r+0x5fe>
    839e:	222d      	movs	r2, #45	; 0x2d
    83a0:	464b      	mov	r3, r9
    83a2:	701a      	strb	r2, [r3, #0]
    83a4:	f7ff f8c7 	bl	7536 <_vfprintf_r+0x5a6>
    83a8:	9809      	ldr	r0, [sp, #36]	; 0x24
    83aa:	4659      	mov	r1, fp
    83ac:	1c22      	adds	r2, r4, #0
    83ae:	f003 fc2f 	bl	bc10 <__sprint_r>
    83b2:	2800      	cmp	r0, #0
    83b4:	d001      	beq.n	83ba <_vfprintf_r+0x142a>
    83b6:	f7fe ffe3 	bl	7380 <_vfprintf_r+0x3f0>
    83ba:	21ad      	movs	r1, #173	; 0xad
    83bc:	00c9      	lsls	r1, r1, #3
    83be:	4f7b      	ldr	r7, [pc, #492]	; (85ac <_vfprintf_r+0x161c>)
    83c0:	4469      	add	r1, sp
    83c2:	680d      	ldr	r5, [r1, #0]
    83c4:	446f      	add	r7, sp
    83c6:	e741      	b.n	824c <_vfprintf_r+0x12bc>
    83c8:	9809      	ldr	r0, [sp, #36]	; 0x24
    83ca:	4659      	mov	r1, fp
    83cc:	1c22      	adds	r2, r4, #0
    83ce:	f003 fc1f 	bl	bc10 <__sprint_r>
    83d2:	2800      	cmp	r0, #0
    83d4:	d001      	beq.n	83da <_vfprintf_r+0x144a>
    83d6:	f7fe ffd3 	bl	7380 <_vfprintf_r+0x3f0>
    83da:	4d74      	ldr	r5, [pc, #464]	; (85ac <_vfprintf_r+0x161c>)
    83dc:	4f74      	ldr	r7, [pc, #464]	; (85b0 <_vfprintf_r+0x1620>)
    83de:	446d      	add	r5, sp
    83e0:	446f      	add	r7, sp
    83e2:	46a9      	mov	r9, r5
    83e4:	f7ff fb48 	bl	7a78 <_vfprintf_r+0xae8>
    83e8:	9809      	ldr	r0, [sp, #36]	; 0x24
    83ea:	4659      	mov	r1, fp
    83ec:	1c22      	adds	r2, r4, #0
    83ee:	f003 fc0f 	bl	bc10 <__sprint_r>
    83f2:	2800      	cmp	r0, #0
    83f4:	d001      	beq.n	83fa <_vfprintf_r+0x146a>
    83f6:	f7fe ffc3 	bl	7380 <_vfprintf_r+0x3f0>
    83fa:	21ad      	movs	r1, #173	; 0xad
    83fc:	00c9      	lsls	r1, r1, #3
    83fe:	4f6b      	ldr	r7, [pc, #428]	; (85ac <_vfprintf_r+0x161c>)
    8400:	4469      	add	r1, sp
    8402:	680d      	ldr	r5, [r1, #0]
    8404:	446f      	add	r7, sp
    8406:	e739      	b.n	827c <_vfprintf_r+0x12ec>
    8408:	1c2f      	adds	r7, r5, #0
    840a:	3708      	adds	r7, #8
    840c:	46a9      	mov	r9, r5
    840e:	f7ff fb33 	bl	7a78 <_vfprintf_r+0xae8>
    8412:	4869      	ldr	r0, [pc, #420]	; (85b8 <_vfprintf_r+0x1628>)
    8414:	9013      	str	r0, [sp, #76]	; 0x4c
    8416:	f7ff f895 	bl	7544 <_vfprintf_r+0x5b4>
    841a:	9809      	ldr	r0, [sp, #36]	; 0x24
    841c:	4659      	mov	r1, fp
    841e:	1c22      	adds	r2, r4, #0
    8420:	f003 fbf6 	bl	bc10 <__sprint_r>
    8424:	2800      	cmp	r0, #0
    8426:	d001      	beq.n	842c <_vfprintf_r+0x149c>
    8428:	f7fe ffaa 	bl	7380 <_vfprintf_r+0x3f0>
    842c:	4b5f      	ldr	r3, [pc, #380]	; (85ac <_vfprintf_r+0x161c>)
    842e:	446b      	add	r3, sp
    8430:	f7ff fa4d 	bl	78ce <_vfprintf_r+0x93e>
    8434:	1c3b      	adds	r3, r7, #0
    8436:	e65e      	b.n	80f6 <_vfprintf_r+0x1166>
    8438:	46bb      	mov	fp, r7
    843a:	1c1f      	adds	r7, r3, #0
    843c:	2210      	movs	r2, #16
    843e:	1c13      	adds	r3, r2, #0
    8440:	4443      	add	r3, r8
    8442:	603b      	str	r3, [r7, #0]
    8444:	68a3      	ldr	r3, [r4, #8]
    8446:	18eb      	adds	r3, r5, r3
    8448:	607d      	str	r5, [r7, #4]
    844a:	60a3      	str	r3, [r4, #8]
    844c:	6863      	ldr	r3, [r4, #4]
    844e:	3301      	adds	r3, #1
    8450:	6063      	str	r3, [r4, #4]
    8452:	3708      	adds	r7, #8
    8454:	2b07      	cmp	r3, #7
    8456:	dd0a      	ble.n	846e <_vfprintf_r+0x14de>
    8458:	9809      	ldr	r0, [sp, #36]	; 0x24
    845a:	4659      	mov	r1, fp
    845c:	1c22      	adds	r2, r4, #0
    845e:	f003 fbd7 	bl	bc10 <__sprint_r>
    8462:	2800      	cmp	r0, #0
    8464:	d001      	beq.n	846a <_vfprintf_r+0x14da>
    8466:	f7fe ff8b 	bl	7380 <_vfprintf_r+0x3f0>
    846a:	4f50      	ldr	r7, [pc, #320]	; (85ac <_vfprintf_r+0x161c>)
    846c:	446f      	add	r7, sp
    846e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    8470:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    8472:	603b      	str	r3, [r7, #0]
    8474:	f7fe feee 	bl	7254 <_vfprintf_r+0x2c4>
    8478:	9813      	ldr	r0, [sp, #76]	; 0x4c
    847a:	f7fd fa9d 	bl	59b8 <strlen>
    847e:	43c3      	mvns	r3, r0
    8480:	17db      	asrs	r3, r3, #31
    8482:	900c      	str	r0, [sp, #48]	; 0x30
    8484:	464e      	mov	r6, r9
    8486:	4018      	ands	r0, r3
    8488:	970f      	str	r7, [sp, #60]	; 0x3c
    848a:	2700      	movs	r7, #0
    848c:	900a      	str	r0, [sp, #40]	; 0x28
    848e:	7832      	ldrb	r2, [r6, #0]
    8490:	9714      	str	r7, [sp, #80]	; 0x50
    8492:	9719      	str	r7, [sp, #100]	; 0x64
    8494:	f7ff f822 	bl	74dc <_vfprintf_r+0x54c>
    8498:	4a43      	ldr	r2, [pc, #268]	; (85a8 <_vfprintf_r+0x1618>)
    849a:	1c2b      	adds	r3, r5, #0
    849c:	3308      	adds	r3, #8
    849e:	4690      	mov	r8, r2
    84a0:	f7fe fe50 	bl	7144 <_vfprintf_r+0x1b4>
    84a4:	9809      	ldr	r0, [sp, #36]	; 0x24
    84a6:	4659      	mov	r1, fp
    84a8:	1c22      	adds	r2, r4, #0
    84aa:	f003 fbb1 	bl	bc10 <__sprint_r>
    84ae:	2800      	cmp	r0, #0
    84b0:	d001      	beq.n	84b6 <_vfprintf_r+0x1526>
    84b2:	f7fe ff65 	bl	7380 <_vfprintf_r+0x3f0>
    84b6:	4f3d      	ldr	r7, [pc, #244]	; (85ac <_vfprintf_r+0x161c>)
    84b8:	446f      	add	r7, sp
    84ba:	f7ff fb59 	bl	7b70 <_vfprintf_r+0xbe0>
    84be:	9809      	ldr	r0, [sp, #36]	; 0x24
    84c0:	4659      	mov	r1, fp
    84c2:	1c22      	adds	r2, r4, #0
    84c4:	f003 fba4 	bl	bc10 <__sprint_r>
    84c8:	2800      	cmp	r0, #0
    84ca:	d001      	beq.n	84d0 <_vfprintf_r+0x1540>
    84cc:	f7fe ff58 	bl	7380 <_vfprintf_r+0x3f0>
    84d0:	4936      	ldr	r1, [pc, #216]	; (85ac <_vfprintf_r+0x161c>)
    84d2:	4f37      	ldr	r7, [pc, #220]	; (85b0 <_vfprintf_r+0x1620>)
    84d4:	4469      	add	r1, sp
    84d6:	446f      	add	r7, sp
    84d8:	4689      	mov	r9, r1
    84da:	f7ff facd 	bl	7a78 <_vfprintf_r+0xae8>
    84de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    84e0:	1ae3      	subs	r3, r4, r3
    84e2:	930c      	str	r3, [sp, #48]	; 0x30
    84e4:	f7fe fff0 	bl	74c8 <_vfprintf_r+0x538>
    84e8:	9809      	ldr	r0, [sp, #36]	; 0x24
    84ea:	4659      	mov	r1, fp
    84ec:	1c22      	adds	r2, r4, #0
    84ee:	f003 fb8f 	bl	bc10 <__sprint_r>
    84f2:	2800      	cmp	r0, #0
    84f4:	d001      	beq.n	84fa <_vfprintf_r+0x156a>
    84f6:	f7fe ff43 	bl	7380 <_vfprintf_r+0x3f0>
    84fa:	27ad      	movs	r7, #173	; 0xad
    84fc:	00ff      	lsls	r7, r7, #3
    84fe:	446f      	add	r7, sp
    8500:	6839      	ldr	r1, [r7, #0]
    8502:	980e      	ldr	r0, [sp, #56]	; 0x38
    8504:	4b29      	ldr	r3, [pc, #164]	; (85ac <_vfprintf_r+0x161c>)
    8506:	1a41      	subs	r1, r0, r1
    8508:	446b      	add	r3, sp
    850a:	e618      	b.n	813e <_vfprintf_r+0x11ae>
    850c:	9809      	ldr	r0, [sp, #36]	; 0x24
    850e:	4659      	mov	r1, fp
    8510:	1c22      	adds	r2, r4, #0
    8512:	f003 fb7d 	bl	bc10 <__sprint_r>
    8516:	2800      	cmp	r0, #0
    8518:	d001      	beq.n	851e <_vfprintf_r+0x158e>
    851a:	f7fe ff31 	bl	7380 <_vfprintf_r+0x3f0>
    851e:	4b23      	ldr	r3, [pc, #140]	; (85ac <_vfprintf_r+0x161c>)
    8520:	446b      	add	r3, sp
    8522:	e5e8      	b.n	80f6 <_vfprintf_r+0x1166>
    8524:	960c      	str	r6, [sp, #48]	; 0x30
    8526:	2e06      	cmp	r6, #6
    8528:	d90a      	bls.n	8540 <_vfprintf_r+0x15b0>
    852a:	2106      	movs	r1, #6
    852c:	910c      	str	r1, [sp, #48]	; 0x30
    852e:	910a      	str	r1, [sp, #40]	; 0x28
    8530:	4b22      	ldr	r3, [pc, #136]	; (85bc <_vfprintf_r+0x162c>)
    8532:	2200      	movs	r2, #0
    8534:	970f      	str	r7, [sp, #60]	; 0x3c
    8536:	9214      	str	r2, [sp, #80]	; 0x50
    8538:	9219      	str	r2, [sp, #100]	; 0x64
    853a:	9313      	str	r3, [sp, #76]	; 0x4c
    853c:	f7fe fdc6 	bl	70cc <_vfprintf_r+0x13c>
    8540:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8542:	43d3      	mvns	r3, r2
    8544:	17db      	asrs	r3, r3, #31
    8546:	401a      	ands	r2, r3
    8548:	920a      	str	r2, [sp, #40]	; 0x28
    854a:	e7f1      	b.n	8530 <_vfprintf_r+0x15a0>
    854c:	9809      	ldr	r0, [sp, #36]	; 0x24
    854e:	4651      	mov	r1, sl
    8550:	f000 f986 	bl	8860 <__swsetup_r>
    8554:	2800      	cmp	r0, #0
    8556:	d001      	beq.n	855c <_vfprintf_r+0x15cc>
    8558:	f7fe ff17 	bl	738a <_vfprintf_r+0x3fa>
    855c:	4651      	mov	r1, sl
    855e:	898a      	ldrh	r2, [r1, #12]
    8560:	1c13      	adds	r3, r2, #0
    8562:	f7fe fd49 	bl	6ff8 <_vfprintf_r+0x68>
    8566:	4e10      	ldr	r6, [pc, #64]	; (85a8 <_vfprintf_r+0x1618>)
    8568:	46b0      	mov	r8, r6
    856a:	f7fe fec1 	bl	72f0 <_vfprintf_r+0x360>
    856e:	46b2      	mov	sl, r6
    8570:	2303      	movs	r3, #3
    8572:	e4a0      	b.n	7eb6 <_vfprintf_r+0xf26>
    8574:	4912      	ldr	r1, [pc, #72]	; (85c0 <_vfprintf_r+0x1630>)
    8576:	9113      	str	r1, [sp, #76]	; 0x4c
    8578:	e6e4      	b.n	8344 <_vfprintf_r+0x13b4>
    857a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    857c:	990d      	ldr	r1, [sp, #52]	; 0x34
    857e:	6803      	ldr	r3, [r0, #0]
    8580:	3004      	adds	r0, #4
    8582:	6019      	str	r1, [r3, #0]
    8584:	900f      	str	r0, [sp, #60]	; 0x3c
    8586:	f7fe fd4d 	bl	7024 <_vfprintf_r+0x94>
    858a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    858c:	43fb      	mvns	r3, r7
    858e:	17db      	asrs	r3, r3, #31
    8590:	222d      	movs	r2, #45	; 0x2d
    8592:	464e      	mov	r6, r9
    8594:	401f      	ands	r7, r3
    8596:	2000      	movs	r0, #0
    8598:	7032      	strb	r2, [r6, #0]
    859a:	970a      	str	r7, [sp, #40]	; 0x28
    859c:	9014      	str	r0, [sp, #80]	; 0x50
    859e:	f7fe ffa0 	bl	74e2 <_vfprintf_r+0x552>
    85a2:	46c0      	nop			; (mov r8, r8)
    85a4:	0000ed44 	.word	0x0000ed44
    85a8:	0000e45c 	.word	0x0000e45c
    85ac:	000004e4 	.word	0x000004e4
    85b0:	000004ec 	.word	0x000004ec
    85b4:	0000ed0c 	.word	0x0000ed0c
    85b8:	0000ed08 	.word	0x0000ed08
    85bc:	0000ed3c 	.word	0x0000ed3c
    85c0:	0000ed10 	.word	0x0000ed10
    85c4:	9f16      	ldr	r7, [sp, #88]	; 0x58
    85c6:	2f66      	cmp	r7, #102	; 0x66
    85c8:	d000      	beq.n	85cc <_vfprintf_r+0x163c>
    85ca:	e07f      	b.n	86cc <_vfprintf_r+0x173c>
    85cc:	23ad      	movs	r3, #173	; 0xad
    85ce:	00db      	lsls	r3, r3, #3
    85d0:	446b      	add	r3, sp
    85d2:	681a      	ldr	r2, [r3, #0]
    85d4:	920c      	str	r2, [sp, #48]	; 0x30
    85d6:	2a00      	cmp	r2, #0
    85d8:	dc00      	bgt.n	85dc <_vfprintf_r+0x164c>
    85da:	e091      	b.n	8700 <_vfprintf_r+0x1770>
    85dc:	2e00      	cmp	r6, #0
    85de:	d102      	bne.n	85e6 <_vfprintf_r+0x1656>
    85e0:	9f07      	ldr	r7, [sp, #28]
    85e2:	07ff      	lsls	r7, r7, #31
    85e4:	d502      	bpl.n	85ec <_vfprintf_r+0x165c>
    85e6:	1c53      	adds	r3, r2, #1
    85e8:	199b      	adds	r3, r3, r6
    85ea:	930c      	str	r3, [sp, #48]	; 0x30
    85ec:	4646      	mov	r6, r8
    85ee:	9219      	str	r2, [sp, #100]	; 0x64
    85f0:	9616      	str	r6, [sp, #88]	; 0x58
    85f2:	e4f5      	b.n	7fe0 <_vfprintf_r+0x1050>
    85f4:	20ac      	movs	r0, #172	; 0xac
    85f6:	00c0      	lsls	r0, r0, #3
    85f8:	4468      	add	r0, sp
    85fa:	6803      	ldr	r3, [r0, #0]
    85fc:	429f      	cmp	r7, r3
    85fe:	d800      	bhi.n	8602 <_vfprintf_r+0x1672>
    8600:	e494      	b.n	7f2c <_vfprintf_r+0xf9c>
    8602:	2230      	movs	r2, #48	; 0x30
    8604:	21ac      	movs	r1, #172	; 0xac
    8606:	00c9      	lsls	r1, r1, #3
    8608:	701a      	strb	r2, [r3, #0]
    860a:	4469      	add	r1, sp
    860c:	3301      	adds	r3, #1
    860e:	600b      	str	r3, [r1, #0]
    8610:	429f      	cmp	r7, r3
    8612:	d8f7      	bhi.n	8604 <_vfprintf_r+0x1674>
    8614:	1c3b      	adds	r3, r7, #0
    8616:	e489      	b.n	7f2c <_vfprintf_r+0xf9c>
    8618:	494f      	ldr	r1, [pc, #316]	; (8758 <_vfprintf_r+0x17c8>)
    861a:	1c2b      	adds	r3, r5, #0
    861c:	4688      	mov	r8, r1
    861e:	3508      	adds	r5, #8
    8620:	f7ff f9cd 	bl	79be <_vfprintf_r+0xa2e>
    8624:	960a      	str	r6, [sp, #40]	; 0x28
    8626:	970f      	str	r7, [sp, #60]	; 0x3c
    8628:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    862a:	464e      	mov	r6, r9
    862c:	7832      	ldrb	r2, [r6, #0]
    862e:	970c      	str	r7, [sp, #48]	; 0x30
    8630:	9014      	str	r0, [sp, #80]	; 0x50
    8632:	9019      	str	r0, [sp, #100]	; 0x64
    8634:	f7fe ff52 	bl	74dc <_vfprintf_r+0x54c>
    8638:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    863a:	429a      	cmp	r2, r3
    863c:	db21      	blt.n	8682 <_vfprintf_r+0x16f2>
    863e:	9f07      	ldr	r7, [sp, #28]
    8640:	2667      	movs	r6, #103	; 0x67
    8642:	46b0      	mov	r8, r6
    8644:	07ff      	lsls	r7, r7, #31
    8646:	d5d1      	bpl.n	85ec <_vfprintf_r+0x165c>
    8648:	1c50      	adds	r0, r2, #1
    864a:	900c      	str	r0, [sp, #48]	; 0x30
    864c:	e7ce      	b.n	85ec <_vfprintf_r+0x165c>
    864e:	9b16      	ldr	r3, [sp, #88]	; 0x58
    8650:	3b47      	subs	r3, #71	; 0x47
    8652:	2606      	movs	r6, #6
    8654:	930c      	str	r3, [sp, #48]	; 0x30
    8656:	e40b      	b.n	7e70 <_vfprintf_r+0xee0>
    8658:	2330      	movs	r3, #48	; 0x30
    865a:	4651      	mov	r1, sl
    865c:	18f6      	adds	r6, r6, r3
    865e:	708b      	strb	r3, [r1, #2]
    8660:	70ce      	strb	r6, [r1, #3]
    8662:	493e      	ldr	r1, [pc, #248]	; (875c <_vfprintf_r+0x17cc>)
    8664:	4469      	add	r1, sp
    8666:	e4ac      	b.n	7fc2 <_vfprintf_r+0x1032>
    8668:	981b      	ldr	r0, [sp, #108]	; 0x6c
    866a:	1c01      	adds	r1, r0, #0
    866c:	2080      	movs	r0, #128	; 0x80
    866e:	0600      	lsls	r0, r0, #24
    8670:	1809      	adds	r1, r1, r0
    8672:	222d      	movs	r2, #45	; 0x2d
    8674:	910a      	str	r1, [sp, #40]	; 0x28
    8676:	9214      	str	r2, [sp, #80]	; 0x50
    8678:	f7ff fc07 	bl	7e8a <_vfprintf_r+0xefa>
    867c:	46b2      	mov	sl, r6
    867e:	2302      	movs	r3, #2
    8680:	e419      	b.n	7eb6 <_vfprintf_r+0xf26>
    8682:	2301      	movs	r3, #1
    8684:	2a00      	cmp	r2, #0
    8686:	dc01      	bgt.n	868c <_vfprintf_r+0x16fc>
    8688:	18db      	adds	r3, r3, r3
    868a:	1a9b      	subs	r3, r3, r2
    868c:	990e      	ldr	r1, [sp, #56]	; 0x38
    868e:	18c9      	adds	r1, r1, r3
    8690:	2367      	movs	r3, #103	; 0x67
    8692:	910c      	str	r1, [sp, #48]	; 0x30
    8694:	4698      	mov	r8, r3
    8696:	e7a9      	b.n	85ec <_vfprintf_r+0x165c>
    8698:	22ac      	movs	r2, #172	; 0xac
    869a:	00d2      	lsls	r2, r2, #3
    869c:	446a      	add	r2, sp
    869e:	6813      	ldr	r3, [r2, #0]
    86a0:	e444      	b.n	7f2c <_vfprintf_r+0xf9c>
    86a2:	981a      	ldr	r0, [sp, #104]	; 0x68
    86a4:	990a      	ldr	r1, [sp, #40]	; 0x28
    86a6:	4b2b      	ldr	r3, [pc, #172]	; (8754 <_vfprintf_r+0x17c4>)
    86a8:	4a29      	ldr	r2, [pc, #164]	; (8750 <_vfprintf_r+0x17c0>)
    86aa:	f005 fd25 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    86ae:	2800      	cmp	r0, #0
    86b0:	d000      	beq.n	86b4 <_vfprintf_r+0x1724>
    86b2:	e428      	b.n	7f06 <_vfprintf_r+0xf76>
    86b4:	20ad      	movs	r0, #173	; 0xad
    86b6:	2301      	movs	r3, #1
    86b8:	4652      	mov	r2, sl
    86ba:	00c0      	lsls	r0, r0, #3
    86bc:	1a9b      	subs	r3, r3, r2
    86be:	4468      	add	r0, sp
    86c0:	6003      	str	r3, [r0, #0]
    86c2:	e420      	b.n	7f06 <_vfprintf_r+0xf76>
    86c4:	232d      	movs	r3, #45	; 0x2d
    86c6:	4276      	negs	r6, r6
    86c8:	7053      	strb	r3, [r2, #1]
    86ca:	e457      	b.n	7f7c <_vfprintf_r+0xfec>
    86cc:	20ad      	movs	r0, #173	; 0xad
    86ce:	00c0      	lsls	r0, r0, #3
    86d0:	4468      	add	r0, sp
    86d2:	6802      	ldr	r2, [r0, #0]
    86d4:	e441      	b.n	7f5a <_vfprintf_r+0xfca>
    86d6:	4f20      	ldr	r7, [pc, #128]	; (8758 <_vfprintf_r+0x17c8>)
    86d8:	46b8      	mov	r8, r7
    86da:	f7ff fb96 	bl	7e0a <_vfprintf_r+0xe7a>
    86de:	9f07      	ldr	r7, [sp, #28]
    86e0:	2301      	movs	r3, #1
    86e2:	401f      	ands	r7, r3
    86e4:	9719      	str	r7, [sp, #100]	; 0x64
    86e6:	d100      	bne.n	86ea <_vfprintf_r+0x175a>
    86e8:	e47a      	b.n	7fe0 <_vfprintf_r+0x1050>
    86ea:	e474      	b.n	7fd6 <_vfprintf_r+0x1046>
    86ec:	481a      	ldr	r0, [pc, #104]	; (8758 <_vfprintf_r+0x17c8>)
    86ee:	1c1f      	adds	r7, r3, #0
    86f0:	3708      	adds	r7, #8
    86f2:	4680      	mov	r8, r0
    86f4:	e4e7      	b.n	80c6 <_vfprintf_r+0x1136>
    86f6:	4a18      	ldr	r2, [pc, #96]	; (8758 <_vfprintf_r+0x17c8>)
    86f8:	1c3b      	adds	r3, r7, #0
    86fa:	3308      	adds	r3, #8
    86fc:	4690      	mov	r8, r2
    86fe:	e4ec      	b.n	80da <_vfprintf_r+0x114a>
    8700:	2e00      	cmp	r6, #0
    8702:	d105      	bne.n	8710 <_vfprintf_r+0x1780>
    8704:	9907      	ldr	r1, [sp, #28]
    8706:	2001      	movs	r0, #1
    8708:	900c      	str	r0, [sp, #48]	; 0x30
    870a:	4201      	tst	r1, r0
    870c:	d100      	bne.n	8710 <_vfprintf_r+0x1780>
    870e:	e76d      	b.n	85ec <_vfprintf_r+0x165c>
    8710:	3602      	adds	r6, #2
    8712:	960c      	str	r6, [sp, #48]	; 0x30
    8714:	e76a      	b.n	85ec <_vfprintf_r+0x165c>
    8716:	4e10      	ldr	r6, [pc, #64]	; (8758 <_vfprintf_r+0x17c8>)
    8718:	1c1f      	adds	r7, r3, #0
    871a:	3708      	adds	r7, #8
    871c:	46b0      	mov	r8, r6
    871e:	e55f      	b.n	81e0 <_vfprintf_r+0x1250>
    8720:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8722:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    8724:	680e      	ldr	r6, [r1, #0]
    8726:	3704      	adds	r7, #4
    8728:	2e00      	cmp	r6, #0
    872a:	db01      	blt.n	8730 <_vfprintf_r+0x17a0>
    872c:	f7fe ffcc 	bl	76c8 <_vfprintf_r+0x738>
    8730:	9e08      	ldr	r6, [sp, #32]
    8732:	7833      	ldrb	r3, [r6, #0]
    8734:	2601      	movs	r6, #1
    8736:	970f      	str	r7, [sp, #60]	; 0x3c
    8738:	4276      	negs	r6, r6
    873a:	f7fe fcac 	bl	7096 <_vfprintf_r+0x106>
    873e:	2301      	movs	r3, #1
    8740:	425b      	negs	r3, r3
    8742:	930d      	str	r3, [sp, #52]	; 0x34
    8744:	f7fe fe5f 	bl	7406 <_vfprintf_r+0x476>
    8748:	4a03      	ldr	r2, [pc, #12]	; (8758 <_vfprintf_r+0x17c8>)
    874a:	4690      	mov	r8, r2
    874c:	e676      	b.n	843c <_vfprintf_r+0x14ac>
    874e:	46c0      	nop			; (mov r8, r8)
	...
    8758:	0000e45c 	.word	0x0000e45c
    875c:	0000055c 	.word	0x0000055c

00008760 <vfprintf>:
    8760:	b538      	push	{r3, r4, r5, lr}
    8762:	1c13      	adds	r3, r2, #0
    8764:	4a05      	ldr	r2, [pc, #20]	; (877c <vfprintf+0x1c>)
    8766:	1c05      	adds	r5, r0, #0
    8768:	1c0c      	adds	r4, r1, #0
    876a:	6810      	ldr	r0, [r2, #0]
    876c:	1c29      	adds	r1, r5, #0
    876e:	1c22      	adds	r2, r4, #0
    8770:	f7fe fc0e 	bl	6f90 <_vfprintf_r>
    8774:	bc38      	pop	{r3, r4, r5}
    8776:	bc02      	pop	{r1}
    8778:	4708      	bx	r1
    877a:	46c0      	nop			; (mov r8, r8)
    877c:	40000000 	.word	0x40000000

00008780 <__swbuf_r>:
    8780:	b570      	push	{r4, r5, r6, lr}
    8782:	1c06      	adds	r6, r0, #0
    8784:	1c0d      	adds	r5, r1, #0
    8786:	1c14      	adds	r4, r2, #0
    8788:	2800      	cmp	r0, #0
    878a:	d002      	beq.n	8792 <__swbuf_r+0x12>
    878c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    878e:	2b00      	cmp	r3, #0
    8790:	d034      	beq.n	87fc <__swbuf_r+0x7c>
    8792:	69a3      	ldr	r3, [r4, #24]
    8794:	89a2      	ldrh	r2, [r4, #12]
    8796:	60a3      	str	r3, [r4, #8]
    8798:	1c13      	adds	r3, r2, #0
    879a:	0711      	lsls	r1, r2, #28
    879c:	d524      	bpl.n	87e8 <__swbuf_r+0x68>
    879e:	6921      	ldr	r1, [r4, #16]
    87a0:	2900      	cmp	r1, #0
    87a2:	d021      	beq.n	87e8 <__swbuf_r+0x68>
    87a4:	2080      	movs	r0, #128	; 0x80
    87a6:	0180      	lsls	r0, r0, #6
    87a8:	4203      	tst	r3, r0
    87aa:	d016      	beq.n	87da <__swbuf_r+0x5a>
    87ac:	6823      	ldr	r3, [r4, #0]
    87ae:	1a5a      	subs	r2, r3, r1
    87b0:	6961      	ldr	r1, [r4, #20]
    87b2:	428a      	cmp	r2, r1
    87b4:	da31      	bge.n	881a <__swbuf_r+0x9a>
    87b6:	3201      	adds	r2, #1
    87b8:	68a1      	ldr	r1, [r4, #8]
    87ba:	062d      	lsls	r5, r5, #24
    87bc:	0e2d      	lsrs	r5, r5, #24
    87be:	3901      	subs	r1, #1
    87c0:	60a1      	str	r1, [r4, #8]
    87c2:	701d      	strb	r5, [r3, #0]
    87c4:	3301      	adds	r3, #1
    87c6:	6023      	str	r3, [r4, #0]
    87c8:	6963      	ldr	r3, [r4, #20]
    87ca:	4293      	cmp	r3, r2
    87cc:	d01c      	beq.n	8808 <__swbuf_r+0x88>
    87ce:	2d0a      	cmp	r5, #10
    87d0:	d017      	beq.n	8802 <__swbuf_r+0x82>
    87d2:	1c28      	adds	r0, r5, #0
    87d4:	bc70      	pop	{r4, r5, r6}
    87d6:	bc02      	pop	{r1}
    87d8:	4708      	bx	r1
    87da:	4302      	orrs	r2, r0
    87dc:	81a2      	strh	r2, [r4, #12]
    87de:	4b18      	ldr	r3, [pc, #96]	; (8840 <__swbuf_r+0xc0>)
    87e0:	6e62      	ldr	r2, [r4, #100]	; 0x64
    87e2:	4013      	ands	r3, r2
    87e4:	6663      	str	r3, [r4, #100]	; 0x64
    87e6:	e7e1      	b.n	87ac <__swbuf_r+0x2c>
    87e8:	1c30      	adds	r0, r6, #0
    87ea:	1c21      	adds	r1, r4, #0
    87ec:	f000 f838 	bl	8860 <__swsetup_r>
    87f0:	2800      	cmp	r0, #0
    87f2:	d11b      	bne.n	882c <__swbuf_r+0xac>
    87f4:	89a2      	ldrh	r2, [r4, #12]
    87f6:	6921      	ldr	r1, [r4, #16]
    87f8:	1c13      	adds	r3, r2, #0
    87fa:	e7d3      	b.n	87a4 <__swbuf_r+0x24>
    87fc:	f7fc f9cc 	bl	4b98 <__sinit>
    8800:	e7c7      	b.n	8792 <__swbuf_r+0x12>
    8802:	89a3      	ldrh	r3, [r4, #12]
    8804:	07da      	lsls	r2, r3, #31
    8806:	d5e4      	bpl.n	87d2 <__swbuf_r+0x52>
    8808:	1c30      	adds	r0, r6, #0
    880a:	1c21      	adds	r1, r4, #0
    880c:	f7fc f8d0 	bl	49b0 <_fflush_r>
    8810:	2800      	cmp	r0, #0
    8812:	d0de      	beq.n	87d2 <__swbuf_r+0x52>
    8814:	2501      	movs	r5, #1
    8816:	426d      	negs	r5, r5
    8818:	e7db      	b.n	87d2 <__swbuf_r+0x52>
    881a:	1c30      	adds	r0, r6, #0
    881c:	1c21      	adds	r1, r4, #0
    881e:	f7fc f8c7 	bl	49b0 <_fflush_r>
    8822:	2800      	cmp	r0, #0
    8824:	d1f6      	bne.n	8814 <__swbuf_r+0x94>
    8826:	6823      	ldr	r3, [r4, #0]
    8828:	2201      	movs	r2, #1
    882a:	e7c5      	b.n	87b8 <__swbuf_r+0x38>
    882c:	89a3      	ldrh	r3, [r4, #12]
    882e:	2240      	movs	r2, #64	; 0x40
    8830:	4313      	orrs	r3, r2
    8832:	81a3      	strh	r3, [r4, #12]
    8834:	2501      	movs	r5, #1
    8836:	2309      	movs	r3, #9
    8838:	6033      	str	r3, [r6, #0]
    883a:	426d      	negs	r5, r5
    883c:	e7c9      	b.n	87d2 <__swbuf_r+0x52>
    883e:	46c0      	nop			; (mov r8, r8)
    8840:	ffffdfff 	.word	0xffffdfff

00008844 <__swbuf>:
    8844:	b508      	push	{r3, lr}
    8846:	1c0a      	adds	r2, r1, #0
    8848:	4904      	ldr	r1, [pc, #16]	; (885c <__swbuf+0x18>)
    884a:	1c03      	adds	r3, r0, #0
    884c:	6808      	ldr	r0, [r1, #0]
    884e:	1c19      	adds	r1, r3, #0
    8850:	f7ff ff96 	bl	8780 <__swbuf_r>
    8854:	bc08      	pop	{r3}
    8856:	bc02      	pop	{r1}
    8858:	4708      	bx	r1
    885a:	46c0      	nop			; (mov r8, r8)
    885c:	40000000 	.word	0x40000000

00008860 <__swsetup_r>:
    8860:	b538      	push	{r3, r4, r5, lr}
    8862:	4b2e      	ldr	r3, [pc, #184]	; (891c <__swsetup_r+0xbc>)
    8864:	1c05      	adds	r5, r0, #0
    8866:	6818      	ldr	r0, [r3, #0]
    8868:	1c0c      	adds	r4, r1, #0
    886a:	2800      	cmp	r0, #0
    886c:	d002      	beq.n	8874 <__swsetup_r+0x14>
    886e:	6b83      	ldr	r3, [r0, #56]	; 0x38
    8870:	2b00      	cmp	r3, #0
    8872:	d020      	beq.n	88b6 <__swsetup_r+0x56>
    8874:	89a1      	ldrh	r1, [r4, #12]
    8876:	1c0a      	adds	r2, r1, #0
    8878:	1c0b      	adds	r3, r1, #0
    887a:	0708      	lsls	r0, r1, #28
    887c:	d52c      	bpl.n	88d8 <__swsetup_r+0x78>
    887e:	6922      	ldr	r2, [r4, #16]
    8880:	2a00      	cmp	r2, #0
    8882:	d01b      	beq.n	88bc <__swsetup_r+0x5c>
    8884:	2101      	movs	r1, #1
    8886:	4019      	ands	r1, r3
    8888:	d00a      	beq.n	88a0 <__swsetup_r+0x40>
    888a:	2300      	movs	r3, #0
    888c:	60a3      	str	r3, [r4, #8]
    888e:	6963      	ldr	r3, [r4, #20]
    8890:	2000      	movs	r0, #0
    8892:	425b      	negs	r3, r3
    8894:	61a3      	str	r3, [r4, #24]
    8896:	4282      	cmp	r2, r0
    8898:	d009      	beq.n	88ae <__swsetup_r+0x4e>
    889a:	bc38      	pop	{r3, r4, r5}
    889c:	bc02      	pop	{r1}
    889e:	4708      	bx	r1
    88a0:	0798      	lsls	r0, r3, #30
    88a2:	d400      	bmi.n	88a6 <__swsetup_r+0x46>
    88a4:	6961      	ldr	r1, [r4, #20]
    88a6:	2000      	movs	r0, #0
    88a8:	60a1      	str	r1, [r4, #8]
    88aa:	4282      	cmp	r2, r0
    88ac:	d1f5      	bne.n	889a <__swsetup_r+0x3a>
    88ae:	89a0      	ldrh	r0, [r4, #12]
    88b0:	0600      	lsls	r0, r0, #24
    88b2:	17c0      	asrs	r0, r0, #31
    88b4:	e7f1      	b.n	889a <__swsetup_r+0x3a>
    88b6:	f7fc f96f 	bl	4b98 <__sinit>
    88ba:	e7db      	b.n	8874 <__swsetup_r+0x14>
    88bc:	20a0      	movs	r0, #160	; 0xa0
    88be:	0080      	lsls	r0, r0, #2
    88c0:	2180      	movs	r1, #128	; 0x80
    88c2:	4018      	ands	r0, r3
    88c4:	0089      	lsls	r1, r1, #2
    88c6:	4288      	cmp	r0, r1
    88c8:	d0dc      	beq.n	8884 <__swsetup_r+0x24>
    88ca:	1c28      	adds	r0, r5, #0
    88cc:	1c21      	adds	r1, r4, #0
    88ce:	f001 fabb 	bl	9e48 <__smakebuf_r>
    88d2:	89a3      	ldrh	r3, [r4, #12]
    88d4:	6922      	ldr	r2, [r4, #16]
    88d6:	e7d5      	b.n	8884 <__swsetup_r+0x24>
    88d8:	06c8      	lsls	r0, r1, #27
    88da:	d506      	bpl.n	88ea <__swsetup_r+0x8a>
    88dc:	0748      	lsls	r0, r1, #29
    88de:	d407      	bmi.n	88f0 <__swsetup_r+0x90>
    88e0:	6922      	ldr	r2, [r4, #16]
    88e2:	2308      	movs	r3, #8
    88e4:	430b      	orrs	r3, r1
    88e6:	81a3      	strh	r3, [r4, #12]
    88e8:	e7ca      	b.n	8880 <__swsetup_r+0x20>
    88ea:	2001      	movs	r0, #1
    88ec:	4240      	negs	r0, r0
    88ee:	e7d4      	b.n	889a <__swsetup_r+0x3a>
    88f0:	6b21      	ldr	r1, [r4, #48]	; 0x30
    88f2:	2900      	cmp	r1, #0
    88f4:	d009      	beq.n	890a <__swsetup_r+0xaa>
    88f6:	1c23      	adds	r3, r4, #0
    88f8:	3340      	adds	r3, #64	; 0x40
    88fa:	4299      	cmp	r1, r3
    88fc:	d003      	beq.n	8906 <__swsetup_r+0xa6>
    88fe:	1c28      	adds	r0, r5, #0
    8900:	f7fc fa88 	bl	4e14 <_free_r>
    8904:	89a2      	ldrh	r2, [r4, #12]
    8906:	2300      	movs	r3, #0
    8908:	6323      	str	r3, [r4, #48]	; 0x30
    890a:	2324      	movs	r3, #36	; 0x24
    890c:	1c11      	adds	r1, r2, #0
    890e:	6922      	ldr	r2, [r4, #16]
    8910:	4399      	bics	r1, r3
    8912:	3b24      	subs	r3, #36	; 0x24
    8914:	6063      	str	r3, [r4, #4]
    8916:	6022      	str	r2, [r4, #0]
    8918:	e7e3      	b.n	88e2 <__swsetup_r+0x82>
    891a:	46c0      	nop			; (mov r8, r8)
    891c:	40000000 	.word	0x40000000

00008920 <quorem>:
    8920:	b5f0      	push	{r4, r5, r6, r7, lr}
    8922:	465f      	mov	r7, fp
    8924:	4656      	mov	r6, sl
    8926:	464d      	mov	r5, r9
    8928:	4644      	mov	r4, r8
    892a:	b4f0      	push	{r4, r5, r6, r7}
    892c:	6902      	ldr	r2, [r0, #16]
    892e:	690b      	ldr	r3, [r1, #16]
    8930:	b083      	sub	sp, #12
    8932:	1c06      	adds	r6, r0, #0
    8934:	2000      	movs	r0, #0
    8936:	9100      	str	r1, [sp, #0]
    8938:	4681      	mov	r9, r0
    893a:	4293      	cmp	r3, r2
    893c:	dd00      	ble.n	8940 <quorem+0x20>
    893e:	e096      	b.n	8a6e <quorem+0x14e>
    8940:	1e5d      	subs	r5, r3, #1
    8942:	3303      	adds	r3, #3
    8944:	009b      	lsls	r3, r3, #2
    8946:	18ca      	adds	r2, r1, r3
    8948:	1c0c      	adds	r4, r1, #0
    894a:	1d11      	adds	r1, r2, #4
    894c:	4688      	mov	r8, r1
    894e:	6851      	ldr	r1, [r2, #4]
    8950:	18f3      	adds	r3, r6, r3
    8952:	2714      	movs	r7, #20
    8954:	19bf      	adds	r7, r7, r6
    8956:	3101      	adds	r1, #1
    8958:	6858      	ldr	r0, [r3, #4]
    895a:	9701      	str	r7, [sp, #4]
    895c:	f005 fb7a 	bl	e054 <____aeabi_uidiv_from_thumb>
    8960:	3414      	adds	r4, #20
    8962:	1c07      	adds	r7, r0, #0
    8964:	4548      	cmp	r0, r9
    8966:	d041      	beq.n	89ec <quorem+0xcc>
    8968:	1c29      	adds	r1, r5, #0
    896a:	9b01      	ldr	r3, [sp, #4]
    896c:	464d      	mov	r5, r9
    896e:	46b3      	mov	fp, r6
    8970:	1c22      	adds	r2, r4, #0
    8972:	464e      	mov	r6, r9
    8974:	468a      	mov	sl, r1
    8976:	46a1      	mov	r9, r4
    8978:	ca01      	ldmia	r2!, {r0}
    897a:	0404      	lsls	r4, r0, #16
    897c:	0c24      	lsrs	r4, r4, #16
    897e:	437c      	muls	r4, r7
    8980:	0c01      	lsrs	r1, r0, #16
    8982:	4379      	muls	r1, r7
    8984:	6818      	ldr	r0, [r3, #0]
    8986:	0400      	lsls	r0, r0, #16
    8988:	1934      	adds	r4, r6, r4
    898a:	0c00      	lsrs	r0, r0, #16
    898c:	0c26      	lsrs	r6, r4, #16
    898e:	4684      	mov	ip, r0
    8990:	0424      	lsls	r4, r4, #16
    8992:	4465      	add	r5, ip
    8994:	0c24      	lsrs	r4, r4, #16
    8996:	1b2c      	subs	r4, r5, r4
    8998:	1871      	adds	r1, r6, r1
    899a:	681d      	ldr	r5, [r3, #0]
    899c:	0c0e      	lsrs	r6, r1, #16
    899e:	0409      	lsls	r1, r1, #16
    89a0:	0c28      	lsrs	r0, r5, #16
    89a2:	0c09      	lsrs	r1, r1, #16
    89a4:	1425      	asrs	r5, r4, #16
    89a6:	1a40      	subs	r0, r0, r1
    89a8:	1940      	adds	r0, r0, r5
    89aa:	0424      	lsls	r4, r4, #16
    89ac:	1405      	asrs	r5, r0, #16
    89ae:	0c24      	lsrs	r4, r4, #16
    89b0:	0400      	lsls	r0, r0, #16
    89b2:	4320      	orrs	r0, r4
    89b4:	c301      	stmia	r3!, {r0}
    89b6:	4590      	cmp	r8, r2
    89b8:	d2de      	bcs.n	8978 <quorem+0x58>
    89ba:	4655      	mov	r5, sl
    89bc:	1d2b      	adds	r3, r5, #4
    89be:	465e      	mov	r6, fp
    89c0:	009b      	lsls	r3, r3, #2
    89c2:	18f3      	adds	r3, r6, r3
    89c4:	685a      	ldr	r2, [r3, #4]
    89c6:	464c      	mov	r4, r9
    89c8:	2a00      	cmp	r2, #0
    89ca:	d10f      	bne.n	89ec <quorem+0xcc>
    89cc:	9801      	ldr	r0, [sp, #4]
    89ce:	4298      	cmp	r0, r3
    89d0:	d20b      	bcs.n	89ea <quorem+0xca>
    89d2:	681a      	ldr	r2, [r3, #0]
    89d4:	2a00      	cmp	r2, #0
    89d6:	d108      	bne.n	89ea <quorem+0xca>
    89d8:	1c01      	adds	r1, r0, #0
    89da:	e002      	b.n	89e2 <quorem+0xc2>
    89dc:	681a      	ldr	r2, [r3, #0]
    89de:	2a00      	cmp	r2, #0
    89e0:	d103      	bne.n	89ea <quorem+0xca>
    89e2:	3b04      	subs	r3, #4
    89e4:	3d01      	subs	r5, #1
    89e6:	4299      	cmp	r1, r3
    89e8:	d3f8      	bcc.n	89dc <quorem+0xbc>
    89ea:	6135      	str	r5, [r6, #16]
    89ec:	1c30      	adds	r0, r6, #0
    89ee:	9900      	ldr	r1, [sp, #0]
    89f0:	f001 fde2 	bl	a5b8 <__mcmp>
    89f4:	2800      	cmp	r0, #0
    89f6:	db39      	blt.n	8a6c <quorem+0x14c>
    89f8:	2100      	movs	r1, #0
    89fa:	1c2a      	adds	r2, r5, #0
    89fc:	3701      	adds	r7, #1
    89fe:	1c0d      	adds	r5, r1, #0
    8a00:	9b01      	ldr	r3, [sp, #4]
    8a02:	1c31      	adds	r1, r6, #0
    8a04:	46ba      	mov	sl, r7
    8a06:	4646      	mov	r6, r8
    8a08:	4694      	mov	ip, r2
    8a0a:	4688      	mov	r8, r1
    8a0c:	6819      	ldr	r1, [r3, #0]
    8a0e:	cc01      	ldmia	r4!, {r0}
    8a10:	040a      	lsls	r2, r1, #16
    8a12:	0c12      	lsrs	r2, r2, #16
    8a14:	4691      	mov	r9, r2
    8a16:	0402      	lsls	r2, r0, #16
    8a18:	0c12      	lsrs	r2, r2, #16
    8a1a:	464f      	mov	r7, r9
    8a1c:	1aba      	subs	r2, r7, r2
    8a1e:	1952      	adds	r2, r2, r5
    8a20:	0c09      	lsrs	r1, r1, #16
    8a22:	0c00      	lsrs	r0, r0, #16
    8a24:	1415      	asrs	r5, r2, #16
    8a26:	1a09      	subs	r1, r1, r0
    8a28:	1949      	adds	r1, r1, r5
    8a2a:	0412      	lsls	r2, r2, #16
    8a2c:	140d      	asrs	r5, r1, #16
    8a2e:	0c12      	lsrs	r2, r2, #16
    8a30:	0409      	lsls	r1, r1, #16
    8a32:	4311      	orrs	r1, r2
    8a34:	c302      	stmia	r3!, {r1}
    8a36:	42a6      	cmp	r6, r4
    8a38:	d2e8      	bcs.n	8a0c <quorem+0xec>
    8a3a:	4665      	mov	r5, ip
    8a3c:	1d2b      	adds	r3, r5, #4
    8a3e:	4646      	mov	r6, r8
    8a40:	009b      	lsls	r3, r3, #2
    8a42:	18f3      	adds	r3, r6, r3
    8a44:	685a      	ldr	r2, [r3, #4]
    8a46:	4657      	mov	r7, sl
    8a48:	2a00      	cmp	r2, #0
    8a4a:	d10f      	bne.n	8a6c <quorem+0x14c>
    8a4c:	9801      	ldr	r0, [sp, #4]
    8a4e:	4298      	cmp	r0, r3
    8a50:	d20b      	bcs.n	8a6a <quorem+0x14a>
    8a52:	681a      	ldr	r2, [r3, #0]
    8a54:	2a00      	cmp	r2, #0
    8a56:	d108      	bne.n	8a6a <quorem+0x14a>
    8a58:	1c01      	adds	r1, r0, #0
    8a5a:	e002      	b.n	8a62 <quorem+0x142>
    8a5c:	681a      	ldr	r2, [r3, #0]
    8a5e:	2a00      	cmp	r2, #0
    8a60:	d103      	bne.n	8a6a <quorem+0x14a>
    8a62:	3b04      	subs	r3, #4
    8a64:	3d01      	subs	r5, #1
    8a66:	4299      	cmp	r1, r3
    8a68:	d3f8      	bcc.n	8a5c <quorem+0x13c>
    8a6a:	6135      	str	r5, [r6, #16]
    8a6c:	46b9      	mov	r9, r7
    8a6e:	b003      	add	sp, #12
    8a70:	4648      	mov	r0, r9
    8a72:	bc3c      	pop	{r2, r3, r4, r5}
    8a74:	4690      	mov	r8, r2
    8a76:	4699      	mov	r9, r3
    8a78:	46a2      	mov	sl, r4
    8a7a:	46ab      	mov	fp, r5
    8a7c:	bcf0      	pop	{r4, r5, r6, r7}
    8a7e:	bc02      	pop	{r1}
    8a80:	4708      	bx	r1
    8a82:	46c0      	nop			; (mov r8, r8)

00008a84 <_dtoa_r>:
    8a84:	b5f0      	push	{r4, r5, r6, r7, lr}
    8a86:	465f      	mov	r7, fp
    8a88:	4656      	mov	r6, sl
    8a8a:	464d      	mov	r5, r9
    8a8c:	4644      	mov	r4, r8
    8a8e:	b4f0      	push	{r4, r5, r6, r7}
    8a90:	1c04      	adds	r4, r0, #0
    8a92:	b09d      	sub	sp, #116	; 0x74
    8a94:	9829      	ldr	r0, [sp, #164]	; 0xa4
    8a96:	6c21      	ldr	r1, [r4, #64]	; 0x40
    8a98:	4680      	mov	r8, r0
    8a9a:	1c16      	adds	r6, r2, #0
    8a9c:	1c1f      	adds	r7, r3, #0
    8a9e:	2900      	cmp	r1, #0
    8aa0:	d009      	beq.n	8ab6 <_dtoa_r+0x32>
    8aa2:	6c63      	ldr	r3, [r4, #68]	; 0x44
    8aa4:	2201      	movs	r2, #1
    8aa6:	409a      	lsls	r2, r3
    8aa8:	604b      	str	r3, [r1, #4]
    8aaa:	608a      	str	r2, [r1, #8]
    8aac:	1c20      	adds	r0, r4, #0
    8aae:	f001 fafd 	bl	a0ac <_Bfree>
    8ab2:	2300      	movs	r3, #0
    8ab4:	6423      	str	r3, [r4, #64]	; 0x40
    8ab6:	1e3d      	subs	r5, r7, #0
    8ab8:	db3e      	blt.n	8b38 <_dtoa_r+0xb4>
    8aba:	2300      	movs	r3, #0
    8abc:	4642      	mov	r2, r8
    8abe:	6013      	str	r3, [r2, #0]
    8ac0:	4bbb      	ldr	r3, [pc, #748]	; (8db0 <_dtoa_r+0x32c>)
    8ac2:	1c2a      	adds	r2, r5, #0
    8ac4:	401a      	ands	r2, r3
    8ac6:	429a      	cmp	r2, r3
    8ac8:	d024      	beq.n	8b14 <_dtoa_r+0x90>
    8aca:	2301      	movs	r3, #1
    8acc:	4698      	mov	r8, r3
    8ace:	1c39      	adds	r1, r7, #0
    8ad0:	4bac      	ldr	r3, [pc, #688]	; (8d84 <_dtoa_r+0x300>)
    8ad2:	4aab      	ldr	r2, [pc, #684]	; (8d80 <_dtoa_r+0x2fc>)
    8ad4:	1c30      	adds	r0, r6, #0
    8ad6:	9602      	str	r6, [sp, #8]
    8ad8:	9703      	str	r7, [sp, #12]
    8ada:	f005 fb0d 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    8ade:	4243      	negs	r3, r0
    8ae0:	4158      	adcs	r0, r3
    8ae2:	4240      	negs	r0, r0
    8ae4:	4641      	mov	r1, r8
    8ae6:	4001      	ands	r1, r0
    8ae8:	060b      	lsls	r3, r1, #24
    8aea:	2b00      	cmp	r3, #0
    8aec:	d12b      	bne.n	8b46 <_dtoa_r+0xc2>
    8aee:	9a28      	ldr	r2, [sp, #160]	; 0xa0
    8af0:	3301      	adds	r3, #1
    8af2:	6013      	str	r3, [r2, #0]
    8af4:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    8af6:	2b00      	cmp	r3, #0
    8af8:	d100      	bne.n	8afc <_dtoa_r+0x78>
    8afa:	e1f7      	b.n	8eec <_dtoa_r+0x468>
    8afc:	48ad      	ldr	r0, [pc, #692]	; (8db4 <_dtoa_r+0x330>)
    8afe:	6018      	str	r0, [r3, #0]
    8b00:	3801      	subs	r0, #1
    8b02:	b01d      	add	sp, #116	; 0x74
    8b04:	bc3c      	pop	{r2, r3, r4, r5}
    8b06:	4690      	mov	r8, r2
    8b08:	4699      	mov	r9, r3
    8b0a:	46a2      	mov	sl, r4
    8b0c:	46ab      	mov	fp, r5
    8b0e:	bcf0      	pop	{r4, r5, r6, r7}
    8b10:	bc02      	pop	{r1}
    8b12:	4708      	bx	r1
    8b14:	4ba8      	ldr	r3, [pc, #672]	; (8db8 <_dtoa_r+0x334>)
    8b16:	9828      	ldr	r0, [sp, #160]	; 0xa0
    8b18:	6003      	str	r3, [r0, #0]
    8b1a:	2e00      	cmp	r6, #0
    8b1c:	d100      	bne.n	8b20 <_dtoa_r+0x9c>
    8b1e:	e1bc      	b.n	8e9a <_dtoa_r+0x416>
    8b20:	48a6      	ldr	r0, [pc, #664]	; (8dbc <_dtoa_r+0x338>)
    8b22:	992a      	ldr	r1, [sp, #168]	; 0xa8
    8b24:	2900      	cmp	r1, #0
    8b26:	d0ec      	beq.n	8b02 <_dtoa_r+0x7e>
    8b28:	78c2      	ldrb	r2, [r0, #3]
    8b2a:	1cc3      	adds	r3, r0, #3
    8b2c:	2a00      	cmp	r2, #0
    8b2e:	d000      	beq.n	8b32 <_dtoa_r+0xae>
    8b30:	3305      	adds	r3, #5
    8b32:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    8b34:	6013      	str	r3, [r2, #0]
    8b36:	e7e4      	b.n	8b02 <_dtoa_r+0x7e>
    8b38:	2301      	movs	r3, #1
    8b3a:	409d      	lsls	r5, r3
    8b3c:	4641      	mov	r1, r8
    8b3e:	40dd      	lsrs	r5, r3
    8b40:	600b      	str	r3, [r1, #0]
    8b42:	1c2f      	adds	r7, r5, #0
    8b44:	e7bc      	b.n	8ac0 <_dtoa_r+0x3c>
    8b46:	ab1a      	add	r3, sp, #104	; 0x68
    8b48:	9300      	str	r3, [sp, #0]
    8b4a:	ab1b      	add	r3, sp, #108	; 0x6c
    8b4c:	9301      	str	r3, [sp, #4]
    8b4e:	1c20      	adds	r0, r4, #0
    8b50:	9a02      	ldr	r2, [sp, #8]
    8b52:	9b03      	ldr	r3, [sp, #12]
    8b54:	f001 fe46 	bl	a7e4 <__d2b>
    8b58:	006b      	lsls	r3, r5, #1
    8b5a:	0d5b      	lsrs	r3, r3, #21
    8b5c:	9007      	str	r0, [sp, #28]
    8b5e:	2b00      	cmp	r3, #0
    8b60:	d100      	bne.n	8b64 <_dtoa_r+0xe0>
    8b62:	e1a0      	b.n	8ea6 <_dtoa_r+0x422>
    8b64:	9903      	ldr	r1, [sp, #12]
    8b66:	030a      	lsls	r2, r1, #12
    8b68:	4995      	ldr	r1, [pc, #596]	; (8dc0 <_dtoa_r+0x33c>)
    8b6a:	0b12      	lsrs	r2, r2, #12
    8b6c:	4311      	orrs	r1, r2
    8b6e:	4a95      	ldr	r2, [pc, #596]	; (8dc4 <_dtoa_r+0x340>)
    8b70:	2000      	movs	r0, #0
    8b72:	189d      	adds	r5, r3, r2
    8b74:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    8b76:	9103      	str	r1, [sp, #12]
    8b78:	9016      	str	r0, [sp, #88]	; 0x58
    8b7a:	4699      	mov	r9, r3
    8b7c:	9802      	ldr	r0, [sp, #8]
    8b7e:	9903      	ldr	r1, [sp, #12]
    8b80:	4a81      	ldr	r2, [pc, #516]	; (8d88 <_dtoa_r+0x304>)
    8b82:	4b82      	ldr	r3, [pc, #520]	; (8d8c <_dtoa_r+0x308>)
    8b84:	f005 fa56 	bl	e034 <____aeabi_dsub_from_thumb>
    8b88:	4a81      	ldr	r2, [pc, #516]	; (8d90 <_dtoa_r+0x30c>)
    8b8a:	4b82      	ldr	r3, [pc, #520]	; (8d94 <_dtoa_r+0x310>)
    8b8c:	f005 fa14 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8b90:	4a81      	ldr	r2, [pc, #516]	; (8d98 <_dtoa_r+0x314>)
    8b92:	4b82      	ldr	r3, [pc, #520]	; (8d9c <_dtoa_r+0x318>)
    8b94:	f005 fa68 	bl	e068 <____aeabi_dadd_from_thumb>
    8b98:	9004      	str	r0, [sp, #16]
    8b9a:	9105      	str	r1, [sp, #20]
    8b9c:	1c28      	adds	r0, r5, #0
    8b9e:	f005 f9fb 	bl	df98 <____aeabi_i2d_from_thumb>
    8ba2:	4a7f      	ldr	r2, [pc, #508]	; (8da0 <_dtoa_r+0x31c>)
    8ba4:	4b7f      	ldr	r3, [pc, #508]	; (8da4 <_dtoa_r+0x320>)
    8ba6:	f005 fa07 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8baa:	1c02      	adds	r2, r0, #0
    8bac:	1c0b      	adds	r3, r1, #0
    8bae:	9804      	ldr	r0, [sp, #16]
    8bb0:	9905      	ldr	r1, [sp, #20]
    8bb2:	f005 fa59 	bl	e068 <____aeabi_dadd_from_thumb>
    8bb6:	9002      	str	r0, [sp, #8]
    8bb8:	9103      	str	r1, [sp, #12]
    8bba:	f005 fa95 	bl	e0e8 <____aeabi_d2iz_from_thumb>
    8bbe:	4b71      	ldr	r3, [pc, #452]	; (8d84 <_dtoa_r+0x300>)
    8bc0:	4a6f      	ldr	r2, [pc, #444]	; (8d80 <_dtoa_r+0x2fc>)
    8bc2:	9004      	str	r0, [sp, #16]
    8bc4:	9802      	ldr	r0, [sp, #8]
    8bc6:	9903      	ldr	r1, [sp, #12]
    8bc8:	f005 fa92 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    8bcc:	2800      	cmp	r0, #0
    8bce:	d00b      	beq.n	8be8 <_dtoa_r+0x164>
    8bd0:	9804      	ldr	r0, [sp, #16]
    8bd2:	f005 f9e1 	bl	df98 <____aeabi_i2d_from_thumb>
    8bd6:	9a02      	ldr	r2, [sp, #8]
    8bd8:	9b03      	ldr	r3, [sp, #12]
    8bda:	f005 fa8d 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    8bde:	4243      	negs	r3, r0
    8be0:	4143      	adcs	r3, r0
    8be2:	9804      	ldr	r0, [sp, #16]
    8be4:	1ac0      	subs	r0, r0, r3
    8be6:	9004      	str	r0, [sp, #16]
    8be8:	9a04      	ldr	r2, [sp, #16]
    8bea:	2101      	movs	r1, #1
    8bec:	9111      	str	r1, [sp, #68]	; 0x44
    8bee:	2a16      	cmp	r2, #22
    8bf0:	d810      	bhi.n	8c14 <_dtoa_r+0x190>
    8bf2:	00d3      	lsls	r3, r2, #3
    8bf4:	4a74      	ldr	r2, [pc, #464]	; (8dc8 <_dtoa_r+0x344>)
    8bf6:	18d3      	adds	r3, r2, r3
    8bf8:	6818      	ldr	r0, [r3, #0]
    8bfa:	6859      	ldr	r1, [r3, #4]
    8bfc:	1c32      	adds	r2, r6, #0
    8bfe:	1c3b      	adds	r3, r7, #0
    8c00:	f005 fa62 	bl	e0c8 <____aeabi_dcmpgt_from_thumb>
    8c04:	2800      	cmp	r0, #0
    8c06:	d100      	bne.n	8c0a <_dtoa_r+0x186>
    8c08:	e31f      	b.n	924a <_dtoa_r+0x7c6>
    8c0a:	9b04      	ldr	r3, [sp, #16]
    8c0c:	2000      	movs	r0, #0
    8c0e:	3b01      	subs	r3, #1
    8c10:	9304      	str	r3, [sp, #16]
    8c12:	9011      	str	r0, [sp, #68]	; 0x44
    8c14:	2201      	movs	r2, #1
    8c16:	4252      	negs	r2, r2
    8c18:	1c13      	adds	r3, r2, #0
    8c1a:	444b      	add	r3, r9
    8c1c:	1b5d      	subs	r5, r3, r5
    8c1e:	d500      	bpl.n	8c22 <_dtoa_r+0x19e>
    8c20:	e308      	b.n	9234 <_dtoa_r+0x7b0>
    8c22:	46aa      	mov	sl, r5
    8c24:	2500      	movs	r5, #0
    8c26:	950f      	str	r5, [sp, #60]	; 0x3c
    8c28:	9804      	ldr	r0, [sp, #16]
    8c2a:	2800      	cmp	r0, #0
    8c2c:	da00      	bge.n	8c30 <_dtoa_r+0x1ac>
    8c2e:	e2f8      	b.n	9222 <_dtoa_r+0x79e>
    8c30:	2100      	movs	r1, #0
    8c32:	9014      	str	r0, [sp, #80]	; 0x50
    8c34:	9113      	str	r1, [sp, #76]	; 0x4c
    8c36:	4482      	add	sl, r0
    8c38:	9926      	ldr	r1, [sp, #152]	; 0x98
    8c3a:	2909      	cmp	r1, #9
    8c3c:	d900      	bls.n	8c40 <_dtoa_r+0x1bc>
    8c3e:	e157      	b.n	8ef0 <_dtoa_r+0x46c>
    8c40:	2501      	movs	r5, #1
    8c42:	2905      	cmp	r1, #5
    8c44:	dd02      	ble.n	8c4c <_dtoa_r+0x1c8>
    8c46:	3904      	subs	r1, #4
    8c48:	9126      	str	r1, [sp, #152]	; 0x98
    8c4a:	3d01      	subs	r5, #1
    8c4c:	9a26      	ldr	r2, [sp, #152]	; 0x98
    8c4e:	2a03      	cmp	r2, #3
    8c50:	d101      	bne.n	8c56 <_dtoa_r+0x1d2>
    8c52:	f000 fd03 	bl	965c <_dtoa_r+0xbd8>
    8c56:	dc00      	bgt.n	8c5a <_dtoa_r+0x1d6>
    8c58:	e306      	b.n	9268 <_dtoa_r+0x7e4>
    8c5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
    8c5c:	2b04      	cmp	r3, #4
    8c5e:	d101      	bne.n	8c64 <_dtoa_r+0x1e0>
    8c60:	f000 fd0a 	bl	9678 <_dtoa_r+0xbf4>
    8c64:	2b05      	cmp	r3, #5
    8c66:	d000      	beq.n	8c6a <_dtoa_r+0x1e6>
    8c68:	e301      	b.n	926e <_dtoa_r+0x7ea>
    8c6a:	2001      	movs	r0, #1
    8c6c:	9012      	str	r0, [sp, #72]	; 0x48
    8c6e:	9a04      	ldr	r2, [sp, #16]
    8c70:	1c13      	adds	r3, r2, #0
    8c72:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    8c74:	189b      	adds	r3, r3, r2
    8c76:	1c18      	adds	r0, r3, #0
    8c78:	3001      	adds	r0, #1
    8c7a:	9310      	str	r3, [sp, #64]	; 0x40
    8c7c:	2800      	cmp	r0, #0
    8c7e:	dc01      	bgt.n	8c84 <_dtoa_r+0x200>
    8c80:	f000 fd27 	bl	96d2 <_dtoa_r+0xc4e>
    8c84:	900b      	str	r0, [sp, #44]	; 0x2c
    8c86:	2100      	movs	r1, #0
    8c88:	6461      	str	r1, [r4, #68]	; 0x44
    8c8a:	2304      	movs	r3, #4
    8c8c:	2817      	cmp	r0, #23
    8c8e:	d801      	bhi.n	8c94 <_dtoa_r+0x210>
    8c90:	f000 fe82 	bl	9998 <_dtoa_r+0xf14>
    8c94:	005b      	lsls	r3, r3, #1
    8c96:	1c1a      	adds	r2, r3, #0
    8c98:	3214      	adds	r2, #20
    8c9a:	3101      	adds	r1, #1
    8c9c:	4282      	cmp	r2, r0
    8c9e:	d9f9      	bls.n	8c94 <_dtoa_r+0x210>
    8ca0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    8ca2:	220e      	movs	r2, #14
    8ca4:	2300      	movs	r3, #0
    8ca6:	4282      	cmp	r2, r0
    8ca8:	415b      	adcs	r3, r3
    8caa:	6461      	str	r1, [r4, #68]	; 0x44
    8cac:	1c20      	adds	r0, r4, #0
    8cae:	401d      	ands	r5, r3
    8cb0:	f001 f9d2 	bl	a058 <_Balloc>
    8cb4:	900a      	str	r0, [sp, #40]	; 0x28
    8cb6:	6420      	str	r0, [r4, #64]	; 0x40
    8cb8:	2d00      	cmp	r5, #0
    8cba:	d000      	beq.n	8cbe <_dtoa_r+0x23a>
    8cbc:	e12b      	b.n	8f16 <_dtoa_r+0x492>
    8cbe:	9a04      	ldr	r2, [sp, #16]
    8cc0:	9d04      	ldr	r5, [sp, #16]
    8cc2:	0fd1      	lsrs	r1, r2, #31
    8cc4:	2300      	movs	r3, #0
    8cc6:	220e      	movs	r2, #14
    8cc8:	42aa      	cmp	r2, r5
    8cca:	4159      	adcs	r1, r3
    8ccc:	0609      	lsls	r1, r1, #24
    8cce:	981a      	ldr	r0, [sp, #104]	; 0x68
    8cd0:	4299      	cmp	r1, r3
    8cd2:	d100      	bne.n	8cd6 <_dtoa_r+0x252>
    8cd4:	e206      	b.n	90e4 <_dtoa_r+0x660>
    8cd6:	4298      	cmp	r0, r3
    8cd8:	da00      	bge.n	8cdc <_dtoa_r+0x258>
    8cda:	e203      	b.n	90e4 <_dtoa_r+0x660>
    8cdc:	493a      	ldr	r1, [pc, #232]	; (8dc8 <_dtoa_r+0x344>)
    8cde:	00ea      	lsls	r2, r5, #3
    8ce0:	188a      	adds	r2, r1, r2
    8ce2:	6810      	ldr	r0, [r2, #0]
    8ce4:	6851      	ldr	r1, [r2, #4]
    8ce6:	9002      	str	r0, [sp, #8]
    8ce8:	9103      	str	r1, [sp, #12]
    8cea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8cec:	4299      	cmp	r1, r3
    8cee:	dc00      	bgt.n	8cf2 <_dtoa_r+0x26e>
    8cf0:	e2e1      	b.n	92b6 <_dtoa_r+0x832>
    8cf2:	9a02      	ldr	r2, [sp, #8]
    8cf4:	9b03      	ldr	r3, [sp, #12]
    8cf6:	1c30      	adds	r0, r6, #0
    8cf8:	1c39      	adds	r1, r7, #0
    8cfa:	f005 f96f 	bl	dfdc <____aeabi_ddiv_from_thumb>
    8cfe:	f005 f9f3 	bl	e0e8 <____aeabi_d2iz_from_thumb>
    8d02:	4680      	mov	r8, r0
    8d04:	f005 f948 	bl	df98 <____aeabi_i2d_from_thumb>
    8d08:	9a02      	ldr	r2, [sp, #8]
    8d0a:	9b03      	ldr	r3, [sp, #12]
    8d0c:	f005 f954 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8d10:	1c02      	adds	r2, r0, #0
    8d12:	1c0b      	adds	r3, r1, #0
    8d14:	1c30      	adds	r0, r6, #0
    8d16:	1c39      	adds	r1, r7, #0
    8d18:	f005 f98c 	bl	e034 <____aeabi_dsub_from_thumb>
    8d1c:	2530      	movs	r5, #48	; 0x30
    8d1e:	1c06      	adds	r6, r0, #0
    8d20:	1c0f      	adds	r7, r1, #0
    8d22:	1c02      	adds	r2, r0, #0
    8d24:	1c0b      	adds	r3, r1, #0
    8d26:	980a      	ldr	r0, [sp, #40]	; 0x28
    8d28:	1c29      	adds	r1, r5, #0
    8d2a:	4441      	add	r1, r8
    8d2c:	7001      	strb	r1, [r0, #0]
    8d2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    8d30:	1c05      	adds	r5, r0, #0
    8d32:	3501      	adds	r5, #1
    8d34:	2901      	cmp	r1, #1
    8d36:	d100      	bne.n	8d3a <_dtoa_r+0x2b6>
    8d38:	e07c      	b.n	8e34 <_dtoa_r+0x3b0>
    8d3a:	1c30      	adds	r0, r6, #0
    8d3c:	1c39      	adds	r1, r7, #0
    8d3e:	4a1a      	ldr	r2, [pc, #104]	; (8da8 <_dtoa_r+0x324>)
    8d40:	4b1a      	ldr	r3, [pc, #104]	; (8dac <_dtoa_r+0x328>)
    8d42:	f005 f939 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8d46:	1c06      	adds	r6, r0, #0
    8d48:	2001      	movs	r0, #1
    8d4a:	4680      	mov	r8, r0
    8d4c:	4b0d      	ldr	r3, [pc, #52]	; (8d84 <_dtoa_r+0x300>)
    8d4e:	4a0c      	ldr	r2, [pc, #48]	; (8d80 <_dtoa_r+0x2fc>)
    8d50:	1c30      	adds	r0, r6, #0
    8d52:	1c0f      	adds	r7, r1, #0
    8d54:	f005 f9d0 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    8d58:	4243      	negs	r3, r0
    8d5a:	4143      	adcs	r3, r0
    8d5c:	425b      	negs	r3, r3
    8d5e:	4641      	mov	r1, r8
    8d60:	4019      	ands	r1, r3
    8d62:	060b      	lsls	r3, r1, #24
    8d64:	2b00      	cmp	r3, #0
    8d66:	d100      	bne.n	8d6a <_dtoa_r+0x2e6>
    8d68:	e185      	b.n	9076 <_dtoa_r+0x5f2>
    8d6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8d6c:	2201      	movs	r2, #1
    8d6e:	469b      	mov	fp, r3
    8d70:	1c23      	adds	r3, r4, #0
    8d72:	4692      	mov	sl, r2
    8d74:	1c14      	adds	r4, r2, #0
    8d76:	4699      	mov	r9, r3
    8d78:	e03c      	b.n	8df4 <_dtoa_r+0x370>
    8d7a:	46c0      	nop			; (mov r8, r8)
    8d7c:	46c0      	nop			; (mov r8, r8)
    8d7e:	46c0      	nop			; (mov r8, r8)
	...
    8d8c:	3ff80000 	.word	0x3ff80000
    8d90:	636f4361 	.word	0x636f4361
    8d94:	3fd287a7 	.word	0x3fd287a7
    8d98:	8b60c8b3 	.word	0x8b60c8b3
    8d9c:	3fc68a28 	.word	0x3fc68a28
    8da0:	509f79fb 	.word	0x509f79fb
    8da4:	3fd34413 	.word	0x3fd34413
    8da8:	00000000 	.word	0x00000000
    8dac:	40240000 	.word	0x40240000
    8db0:	7ff00000 	.word	0x7ff00000
    8db4:	0000ed45 	.word	0x0000ed45
    8db8:	0000270f 	.word	0x0000270f
    8dbc:	0000ed54 	.word	0x0000ed54
    8dc0:	3ff00000 	.word	0x3ff00000
    8dc4:	fffffc01 	.word	0xfffffc01
    8dc8:	0000e490 	.word	0x0000e490
    8dcc:	4bb3      	ldr	r3, [pc, #716]	; (909c <_dtoa_r+0x618>)
    8dce:	4ab2      	ldr	r2, [pc, #712]	; (9098 <_dtoa_r+0x614>)
    8dd0:	f005 f8f2 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8dd4:	4ab2      	ldr	r2, [pc, #712]	; (90a0 <_dtoa_r+0x61c>)
    8dd6:	4bb3      	ldr	r3, [pc, #716]	; (90a4 <_dtoa_r+0x620>)
    8dd8:	1c0f      	adds	r7, r1, #0
    8dda:	1c06      	adds	r6, r0, #0
    8ddc:	f005 f98c 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    8de0:	4243      	negs	r3, r0
    8de2:	4143      	adcs	r3, r0
    8de4:	425b      	negs	r3, r3
    8de6:	4651      	mov	r1, sl
    8de8:	400b      	ands	r3, r1
    8dea:	061b      	lsls	r3, r3, #24
    8dec:	2b00      	cmp	r3, #0
    8dee:	d101      	bne.n	8df4 <_dtoa_r+0x370>
    8df0:	f000 fd05 	bl	97fe <_dtoa_r+0xd7a>
    8df4:	9a02      	ldr	r2, [sp, #8]
    8df6:	9b03      	ldr	r3, [sp, #12]
    8df8:	1c30      	adds	r0, r6, #0
    8dfa:	1c39      	adds	r1, r7, #0
    8dfc:	f005 f8ee 	bl	dfdc <____aeabi_ddiv_from_thumb>
    8e00:	f005 f972 	bl	e0e8 <____aeabi_d2iz_from_thumb>
    8e04:	4680      	mov	r8, r0
    8e06:	f005 f8c7 	bl	df98 <____aeabi_i2d_from_thumb>
    8e0a:	9a02      	ldr	r2, [sp, #8]
    8e0c:	9b03      	ldr	r3, [sp, #12]
    8e0e:	f005 f8d3 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8e12:	1c02      	adds	r2, r0, #0
    8e14:	1c0b      	adds	r3, r1, #0
    8e16:	1c30      	adds	r0, r6, #0
    8e18:	1c39      	adds	r1, r7, #0
    8e1a:	f005 f90b 	bl	e034 <____aeabi_dsub_from_thumb>
    8e1e:	2730      	movs	r7, #48	; 0x30
    8e20:	1c3e      	adds	r6, r7, #0
    8e22:	4446      	add	r6, r8
    8e24:	3401      	adds	r4, #1
    8e26:	702e      	strb	r6, [r5, #0]
    8e28:	1c02      	adds	r2, r0, #0
    8e2a:	1c0b      	adds	r3, r1, #0
    8e2c:	3501      	adds	r5, #1
    8e2e:	45a3      	cmp	fp, r4
    8e30:	d1cc      	bne.n	8dcc <_dtoa_r+0x348>
    8e32:	464c      	mov	r4, r9
    8e34:	1c10      	adds	r0, r2, #0
    8e36:	1c19      	adds	r1, r3, #0
    8e38:	f005 f916 	bl	e068 <____aeabi_dadd_from_thumb>
    8e3c:	1c06      	adds	r6, r0, #0
    8e3e:	1c0f      	adds	r7, r1, #0
    8e40:	1c32      	adds	r2, r6, #0
    8e42:	9802      	ldr	r0, [sp, #8]
    8e44:	9903      	ldr	r1, [sp, #12]
    8e46:	1c3b      	adds	r3, r7, #0
    8e48:	f005 f952 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    8e4c:	9904      	ldr	r1, [sp, #16]
    8e4e:	9117      	str	r1, [sp, #92]	; 0x5c
    8e50:	2800      	cmp	r0, #0
    8e52:	d10e      	bne.n	8e72 <_dtoa_r+0x3ee>
    8e54:	9802      	ldr	r0, [sp, #8]
    8e56:	9903      	ldr	r1, [sp, #12]
    8e58:	1c32      	adds	r2, r6, #0
    8e5a:	1c3b      	adds	r3, r7, #0
    8e5c:	f005 f94c 	bl	e0f8 <____aeabi_dcmpeq_from_thumb>
    8e60:	2800      	cmp	r0, #0
    8e62:	d100      	bne.n	8e66 <_dtoa_r+0x3e2>
    8e64:	e107      	b.n	9076 <_dtoa_r+0x5f2>
    8e66:	9a04      	ldr	r2, [sp, #16]
    8e68:	4643      	mov	r3, r8
    8e6a:	9217      	str	r2, [sp, #92]	; 0x5c
    8e6c:	07db      	lsls	r3, r3, #31
    8e6e:	d400      	bmi.n	8e72 <_dtoa_r+0x3ee>
    8e70:	e101      	b.n	9076 <_dtoa_r+0x5f2>
    8e72:	990a      	ldr	r1, [sp, #40]	; 0x28
    8e74:	e000      	b.n	8e78 <_dtoa_r+0x3f4>
    8e76:	1c1d      	adds	r5, r3, #0
    8e78:	1e6b      	subs	r3, r5, #1
    8e7a:	781a      	ldrb	r2, [r3, #0]
    8e7c:	2a39      	cmp	r2, #57	; 0x39
    8e7e:	d001      	beq.n	8e84 <_dtoa_r+0x400>
    8e80:	f000 fce8 	bl	9854 <_dtoa_r+0xdd0>
    8e84:	428b      	cmp	r3, r1
    8e86:	d1f6      	bne.n	8e76 <_dtoa_r+0x3f2>
    8e88:	9f17      	ldr	r7, [sp, #92]	; 0x5c
    8e8a:	2230      	movs	r2, #48	; 0x30
    8e8c:	3701      	adds	r7, #1
    8e8e:	910a      	str	r1, [sp, #40]	; 0x28
    8e90:	9704      	str	r7, [sp, #16]
    8e92:	700a      	strb	r2, [r1, #0]
    8e94:	3201      	adds	r2, #1
    8e96:	701a      	strb	r2, [r3, #0]
    8e98:	e0ed      	b.n	9076 <_dtoa_r+0x5f2>
    8e9a:	032d      	lsls	r5, r5, #12
    8e9c:	2d00      	cmp	r5, #0
    8e9e:	d000      	beq.n	8ea2 <_dtoa_r+0x41e>
    8ea0:	e63e      	b.n	8b20 <_dtoa_r+0x9c>
    8ea2:	4887      	ldr	r0, [pc, #540]	; (90c0 <_dtoa_r+0x63c>)
    8ea4:	e63d      	b.n	8b22 <_dtoa_r+0x9e>
    8ea6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8ea8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    8eaa:	4689      	mov	r9, r1
    8eac:	4a85      	ldr	r2, [pc, #532]	; (90c4 <_dtoa_r+0x640>)
    8eae:	444b      	add	r3, r9
    8eb0:	18d2      	adds	r2, r2, r3
    8eb2:	4690      	mov	r8, r2
    8eb4:	2020      	movs	r0, #32
    8eb6:	4580      	cmp	r8, r0
    8eb8:	dc00      	bgt.n	8ebc <_dtoa_r+0x438>
    8eba:	e1c0      	b.n	923e <_dtoa_r+0x7ba>
    8ebc:	1800      	adds	r0, r0, r0
    8ebe:	4982      	ldr	r1, [pc, #520]	; (90c8 <_dtoa_r+0x644>)
    8ec0:	1a80      	subs	r0, r0, r2
    8ec2:	4085      	lsls	r5, r0
    8ec4:	185b      	adds	r3, r3, r1
    8ec6:	1c32      	adds	r2, r6, #0
    8ec8:	1c28      	adds	r0, r5, #0
    8eca:	40da      	lsrs	r2, r3
    8ecc:	4310      	orrs	r0, r2
    8ece:	f005 f917 	bl	e100 <____aeabi_ui2d_from_thumb>
    8ed2:	9002      	str	r0, [sp, #8]
    8ed4:	9103      	str	r1, [sp, #12]
    8ed6:	9803      	ldr	r0, [sp, #12]
    8ed8:	4a7c      	ldr	r2, [pc, #496]	; (90cc <_dtoa_r+0x648>)
    8eda:	1c01      	adds	r1, r0, #0
    8edc:	487c      	ldr	r0, [pc, #496]	; (90d0 <_dtoa_r+0x64c>)
    8ede:	1c15      	adds	r5, r2, #0
    8ee0:	1809      	adds	r1, r1, r0
    8ee2:	2301      	movs	r3, #1
    8ee4:	9103      	str	r1, [sp, #12]
    8ee6:	4445      	add	r5, r8
    8ee8:	9316      	str	r3, [sp, #88]	; 0x58
    8eea:	e647      	b.n	8b7c <_dtoa_r+0xf8>
    8eec:	4879      	ldr	r0, [pc, #484]	; (90d4 <_dtoa_r+0x650>)
    8eee:	e608      	b.n	8b02 <_dtoa_r+0x7e>
    8ef0:	2301      	movs	r3, #1
    8ef2:	2200      	movs	r2, #0
    8ef4:	9312      	str	r3, [sp, #72]	; 0x48
    8ef6:	425b      	negs	r3, r3
    8ef8:	9226      	str	r2, [sp, #152]	; 0x98
    8efa:	9310      	str	r3, [sp, #64]	; 0x40
    8efc:	930b      	str	r3, [sp, #44]	; 0x2c
    8efe:	9227      	str	r2, [sp, #156]	; 0x9c
    8f00:	1c15      	adds	r5, r2, #0
    8f02:	2100      	movs	r1, #0
    8f04:	6461      	str	r1, [r4, #68]	; 0x44
    8f06:	1c20      	adds	r0, r4, #0
    8f08:	f001 f8a6 	bl	a058 <_Balloc>
    8f0c:	900a      	str	r0, [sp, #40]	; 0x28
    8f0e:	6420      	str	r0, [r4, #64]	; 0x40
    8f10:	2d00      	cmp	r5, #0
    8f12:	d100      	bne.n	8f16 <_dtoa_r+0x492>
    8f14:	e6d3      	b.n	8cbe <_dtoa_r+0x23a>
    8f16:	1c3a      	adds	r2, r7, #0
    8f18:	1c31      	adds	r1, r6, #0
    8f1a:	9102      	str	r1, [sp, #8]
    8f1c:	9203      	str	r2, [sp, #12]
    8f1e:	9a04      	ldr	r2, [sp, #16]
    8f20:	960c      	str	r6, [sp, #48]	; 0x30
    8f22:	970d      	str	r7, [sp, #52]	; 0x34
    8f24:	2a00      	cmp	r2, #0
    8f26:	dc00      	bgt.n	8f2a <_dtoa_r+0x4a6>
    8f28:	e2e1      	b.n	94ee <_dtoa_r+0xa6a>
    8f2a:	230f      	movs	r3, #15
    8f2c:	496a      	ldr	r1, [pc, #424]	; (90d8 <_dtoa_r+0x654>)
    8f2e:	401a      	ands	r2, r3
    8f30:	00d2      	lsls	r2, r2, #3
    8f32:	188a      	adds	r2, r1, r2
    8f34:	6810      	ldr	r0, [r2, #0]
    8f36:	6851      	ldr	r1, [r2, #4]
    8f38:	9008      	str	r0, [sp, #32]
    8f3a:	9109      	str	r1, [sp, #36]	; 0x24
    8f3c:	9904      	ldr	r1, [sp, #16]
    8f3e:	110d      	asrs	r5, r1, #4
    8f40:	2702      	movs	r7, #2
    8f42:	06ea      	lsls	r2, r5, #27
    8f44:	d500      	bpl.n	8f48 <_dtoa_r+0x4c4>
    8f46:	e183      	b.n	9250 <_dtoa_r+0x7cc>
    8f48:	2d00      	cmp	r5, #0
    8f4a:	d012      	beq.n	8f72 <_dtoa_r+0x4ee>
    8f4c:	2301      	movs	r3, #1
    8f4e:	4e63      	ldr	r6, [pc, #396]	; (90dc <_dtoa_r+0x658>)
    8f50:	9808      	ldr	r0, [sp, #32]
    8f52:	9909      	ldr	r1, [sp, #36]	; 0x24
    8f54:	4698      	mov	r8, r3
    8f56:	4642      	mov	r2, r8
    8f58:	4215      	tst	r5, r2
    8f5a:	d004      	beq.n	8f66 <_dtoa_r+0x4e2>
    8f5c:	6832      	ldr	r2, [r6, #0]
    8f5e:	6873      	ldr	r3, [r6, #4]
    8f60:	3701      	adds	r7, #1
    8f62:	f005 f829 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8f66:	106d      	asrs	r5, r5, #1
    8f68:	3608      	adds	r6, #8
    8f6a:	2d00      	cmp	r5, #0
    8f6c:	d1f3      	bne.n	8f56 <_dtoa_r+0x4d2>
    8f6e:	9008      	str	r0, [sp, #32]
    8f70:	9109      	str	r1, [sp, #36]	; 0x24
    8f72:	980c      	ldr	r0, [sp, #48]	; 0x30
    8f74:	990d      	ldr	r1, [sp, #52]	; 0x34
    8f76:	9a08      	ldr	r2, [sp, #32]
    8f78:	9b09      	ldr	r3, [sp, #36]	; 0x24
    8f7a:	f005 f82f 	bl	dfdc <____aeabi_ddiv_from_thumb>
    8f7e:	900c      	str	r0, [sp, #48]	; 0x30
    8f80:	910d      	str	r1, [sp, #52]	; 0x34
    8f82:	9b11      	ldr	r3, [sp, #68]	; 0x44
    8f84:	2b00      	cmp	r3, #0
    8f86:	d032      	beq.n	8fee <_dtoa_r+0x56a>
    8f88:	4a47      	ldr	r2, [pc, #284]	; (90a8 <_dtoa_r+0x624>)
    8f8a:	4b48      	ldr	r3, [pc, #288]	; (90ac <_dtoa_r+0x628>)
    8f8c:	980c      	ldr	r0, [sp, #48]	; 0x30
    8f8e:	990d      	ldr	r1, [sp, #52]	; 0x34
    8f90:	f005 f8ae 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    8f94:	1e43      	subs	r3, r0, #1
    8f96:	4198      	sbcs	r0, r3
    8f98:	2501      	movs	r5, #1
    8f9a:	4240      	negs	r0, r0
    8f9c:	4005      	ands	r5, r0
    8f9e:	062d      	lsls	r5, r5, #24
    8fa0:	2d00      	cmp	r5, #0
    8fa2:	d024      	beq.n	8fee <_dtoa_r+0x56a>
    8fa4:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    8fa6:	2d00      	cmp	r5, #0
    8fa8:	dd21      	ble.n	8fee <_dtoa_r+0x56a>
    8faa:	9810      	ldr	r0, [sp, #64]	; 0x40
    8fac:	2800      	cmp	r0, #0
    8fae:	dc00      	bgt.n	8fb2 <_dtoa_r+0x52e>
    8fb0:	e299      	b.n	94e6 <_dtoa_r+0xa62>
    8fb2:	9904      	ldr	r1, [sp, #16]
    8fb4:	3901      	subs	r1, #1
    8fb6:	4b39      	ldr	r3, [pc, #228]	; (909c <_dtoa_r+0x618>)
    8fb8:	4a37      	ldr	r2, [pc, #220]	; (9098 <_dtoa_r+0x614>)
    8fba:	9117      	str	r1, [sp, #92]	; 0x5c
    8fbc:	980c      	ldr	r0, [sp, #48]	; 0x30
    8fbe:	990d      	ldr	r1, [sp, #52]	; 0x34
    8fc0:	f004 fffa 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8fc4:	900c      	str	r0, [sp, #48]	; 0x30
    8fc6:	910d      	str	r1, [sp, #52]	; 0x34
    8fc8:	1c78      	adds	r0, r7, #1
    8fca:	f004 ffe5 	bl	df98 <____aeabi_i2d_from_thumb>
    8fce:	1c02      	adds	r2, r0, #0
    8fd0:	1c0b      	adds	r3, r1, #0
    8fd2:	980c      	ldr	r0, [sp, #48]	; 0x30
    8fd4:	990d      	ldr	r1, [sp, #52]	; 0x34
    8fd6:	f004 ffef 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8fda:	4a35      	ldr	r2, [pc, #212]	; (90b0 <_dtoa_r+0x62c>)
    8fdc:	4b35      	ldr	r3, [pc, #212]	; (90b4 <_dtoa_r+0x630>)
    8fde:	f005 f843 	bl	e068 <____aeabi_dadd_from_thumb>
    8fe2:	4a3f      	ldr	r2, [pc, #252]	; (90e0 <_dtoa_r+0x65c>)
    8fe4:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8fe6:	1c05      	adds	r5, r0, #0
    8fe8:	188e      	adds	r6, r1, r2
    8fea:	9315      	str	r3, [sp, #84]	; 0x54
    8fec:	e180      	b.n	92f0 <_dtoa_r+0x86c>
    8fee:	1c38      	adds	r0, r7, #0
    8ff0:	f004 ffd2 	bl	df98 <____aeabi_i2d_from_thumb>
    8ff4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8ff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8ff8:	f004 ffde 	bl	dfb8 <____aeabi_dmul_from_thumb>
    8ffc:	4a2c      	ldr	r2, [pc, #176]	; (90b0 <_dtoa_r+0x62c>)
    8ffe:	4b2d      	ldr	r3, [pc, #180]	; (90b4 <_dtoa_r+0x630>)
    9000:	f005 f832 	bl	e068 <____aeabi_dadd_from_thumb>
    9004:	1c05      	adds	r5, r0, #0
    9006:	4836      	ldr	r0, [pc, #216]	; (90e0 <_dtoa_r+0x65c>)
    9008:	180f      	adds	r7, r1, r0
    900a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    900c:	1c3e      	adds	r6, r7, #0
    900e:	2900      	cmp	r1, #0
    9010:	d000      	beq.n	9014 <_dtoa_r+0x590>
    9012:	e169      	b.n	92e8 <_dtoa_r+0x864>
    9014:	4a28      	ldr	r2, [pc, #160]	; (90b8 <_dtoa_r+0x634>)
    9016:	4b29      	ldr	r3, [pc, #164]	; (90bc <_dtoa_r+0x638>)
    9018:	980c      	ldr	r0, [sp, #48]	; 0x30
    901a:	990d      	ldr	r1, [sp, #52]	; 0x34
    901c:	f005 f80a 	bl	e034 <____aeabi_dsub_from_thumb>
    9020:	1c2a      	adds	r2, r5, #0
    9022:	1c3b      	adds	r3, r7, #0
    9024:	9008      	str	r0, [sp, #32]
    9026:	9109      	str	r1, [sp, #36]	; 0x24
    9028:	f005 f84e 	bl	e0c8 <____aeabi_dcmpgt_from_thumb>
    902c:	2800      	cmp	r0, #0
    902e:	d000      	beq.n	9032 <_dtoa_r+0x5ae>
    9030:	e288      	b.n	9544 <_dtoa_r+0xac0>
    9032:	1c2a      	adds	r2, r5, #0
    9034:	2580      	movs	r5, #128	; 0x80
    9036:	062d      	lsls	r5, r5, #24
    9038:	9808      	ldr	r0, [sp, #32]
    903a:	9909      	ldr	r1, [sp, #36]	; 0x24
    903c:	197b      	adds	r3, r7, r5
    903e:	f005 f857 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    9042:	2800      	cmp	r0, #0
    9044:	d100      	bne.n	9048 <_dtoa_r+0x5c4>
    9046:	e24e      	b.n	94e6 <_dtoa_r+0xa62>
    9048:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    904a:	9202      	str	r2, [sp, #8]
    904c:	4690      	mov	r8, r2
    904e:	9827      	ldr	r0, [sp, #156]	; 0x9c
    9050:	43c0      	mvns	r0, r0
    9052:	2100      	movs	r1, #0
    9054:	9004      	str	r0, [sp, #16]
    9056:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    9058:	4689      	mov	r9, r1
    905a:	1c20      	adds	r0, r4, #0
    905c:	4641      	mov	r1, r8
    905e:	f001 f825 	bl	a0ac <_Bfree>
    9062:	9802      	ldr	r0, [sp, #8]
    9064:	2800      	cmp	r0, #0
    9066:	d006      	beq.n	9076 <_dtoa_r+0x5f2>
    9068:	4581      	cmp	r9, r0
    906a:	d000      	beq.n	906e <_dtoa_r+0x5ea>
    906c:	e22f      	b.n	94ce <_dtoa_r+0xa4a>
    906e:	1c20      	adds	r0, r4, #0
    9070:	9902      	ldr	r1, [sp, #8]
    9072:	f001 f81b 	bl	a0ac <_Bfree>
    9076:	1c20      	adds	r0, r4, #0
    9078:	9907      	ldr	r1, [sp, #28]
    907a:	f001 f817 	bl	a0ac <_Bfree>
    907e:	2300      	movs	r3, #0
    9080:	702b      	strb	r3, [r5, #0]
    9082:	9b04      	ldr	r3, [sp, #16]
    9084:	9f28      	ldr	r7, [sp, #160]	; 0xa0
    9086:	992a      	ldr	r1, [sp, #168]	; 0xa8
    9088:	3301      	adds	r3, #1
    908a:	603b      	str	r3, [r7, #0]
    908c:	980a      	ldr	r0, [sp, #40]	; 0x28
    908e:	2900      	cmp	r1, #0
    9090:	d100      	bne.n	9094 <_dtoa_r+0x610>
    9092:	e536      	b.n	8b02 <_dtoa_r+0x7e>
    9094:	600d      	str	r5, [r1, #0]
    9096:	e534      	b.n	8b02 <_dtoa_r+0x7e>
    9098:	00000000 	.word	0x00000000
    909c:	40240000 	.word	0x40240000
	...
    90ac:	3ff00000 	.word	0x3ff00000
    90b0:	00000000 	.word	0x00000000
    90b4:	401c0000 	.word	0x401c0000
    90b8:	00000000 	.word	0x00000000
    90bc:	40140000 	.word	0x40140000
    90c0:	0000ed48 	.word	0x0000ed48
    90c4:	00000432 	.word	0x00000432
    90c8:	00000412 	.word	0x00000412
    90cc:	fffffbcd 	.word	0xfffffbcd
    90d0:	fe100000 	.word	0xfe100000
    90d4:	0000ed44 	.word	0x0000ed44
    90d8:	0000e490 	.word	0x0000e490
    90dc:	0000e558 	.word	0x0000e558
    90e0:	fcc00000 	.word	0xfcc00000
    90e4:	9912      	ldr	r1, [sp, #72]	; 0x48
    90e6:	2900      	cmp	r1, #0
    90e8:	d000      	beq.n	90ec <_dtoa_r+0x668>
    90ea:	e0c8      	b.n	927e <_dtoa_r+0x7fa>
    90ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
    90ee:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    90f0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    90f2:	9302      	str	r3, [sp, #8]
    90f4:	4690      	mov	r8, r2
    90f6:	2000      	movs	r0, #0
    90f8:	4582      	cmp	sl, r0
    90fa:	dd0c      	ble.n	9116 <_dtoa_r+0x692>
    90fc:	4285      	cmp	r5, r0
    90fe:	dd0a      	ble.n	9116 <_dtoa_r+0x692>
    9100:	4653      	mov	r3, sl
    9102:	45aa      	cmp	sl, r5
    9104:	dd00      	ble.n	9108 <_dtoa_r+0x684>
    9106:	1c2b      	adds	r3, r5, #0
    9108:	990f      	ldr	r1, [sp, #60]	; 0x3c
    910a:	4652      	mov	r2, sl
    910c:	1ac9      	subs	r1, r1, r3
    910e:	1ad2      	subs	r2, r2, r3
    9110:	910f      	str	r1, [sp, #60]	; 0x3c
    9112:	1aed      	subs	r5, r5, r3
    9114:	4692      	mov	sl, r2
    9116:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    9118:	2b00      	cmp	r3, #0
    911a:	dd1e      	ble.n	915a <_dtoa_r+0x6d6>
    911c:	9812      	ldr	r0, [sp, #72]	; 0x48
    911e:	2800      	cmp	r0, #0
    9120:	d100      	bne.n	9124 <_dtoa_r+0x6a0>
    9122:	e36e      	b.n	9802 <_dtoa_r+0xd7e>
    9124:	2100      	movs	r1, #0
    9126:	4588      	cmp	r8, r1
    9128:	dd11      	ble.n	914e <_dtoa_r+0x6ca>
    912a:	9902      	ldr	r1, [sp, #8]
    912c:	4642      	mov	r2, r8
    912e:	1c20      	adds	r0, r4, #0
    9130:	f001 f980 	bl	a434 <__pow5mult>
    9134:	9002      	str	r0, [sp, #8]
    9136:	9a07      	ldr	r2, [sp, #28]
    9138:	9902      	ldr	r1, [sp, #8]
    913a:	1c20      	adds	r0, r4, #0
    913c:	f001 f8b6 	bl	a2ac <__multiply>
    9140:	9907      	ldr	r1, [sp, #28]
    9142:	4681      	mov	r9, r0
    9144:	1c20      	adds	r0, r4, #0
    9146:	f000 ffb1 	bl	a0ac <_Bfree>
    914a:	464a      	mov	r2, r9
    914c:	9207      	str	r2, [sp, #28]
    914e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    9150:	4641      	mov	r1, r8
    9152:	1a42      	subs	r2, r0, r1
    9154:	2a00      	cmp	r2, #0
    9156:	d000      	beq.n	915a <_dtoa_r+0x6d6>
    9158:	e369      	b.n	982e <_dtoa_r+0xdaa>
    915a:	1c20      	adds	r0, r4, #0
    915c:	2101      	movs	r1, #1
    915e:	f001 f899 	bl	a294 <__i2b>
    9162:	9a14      	ldr	r2, [sp, #80]	; 0x50
    9164:	4680      	mov	r8, r0
    9166:	2a00      	cmp	r2, #0
    9168:	dd04      	ble.n	9174 <_dtoa_r+0x6f0>
    916a:	4641      	mov	r1, r8
    916c:	1c20      	adds	r0, r4, #0
    916e:	f001 f961 	bl	a434 <__pow5mult>
    9172:	4680      	mov	r8, r0
    9174:	9826      	ldr	r0, [sp, #152]	; 0x98
    9176:	2300      	movs	r3, #0
    9178:	4699      	mov	r9, r3
    917a:	2801      	cmp	r0, #1
    917c:	dc00      	bgt.n	9180 <_dtoa_r+0x6fc>
    917e:	e2b6      	b.n	96ee <_dtoa_r+0xc6a>
    9180:	9814      	ldr	r0, [sp, #80]	; 0x50
    9182:	2301      	movs	r3, #1
    9184:	2800      	cmp	r0, #0
    9186:	d000      	beq.n	918a <_dtoa_r+0x706>
    9188:	e298      	b.n	96bc <_dtoa_r+0xc38>
    918a:	1c1a      	adds	r2, r3, #0
    918c:	4452      	add	r2, sl
    918e:	211f      	movs	r1, #31
    9190:	231c      	movs	r3, #28
    9192:	400a      	ands	r2, r1
    9194:	d000      	beq.n	9198 <_dtoa_r+0x714>
    9196:	e13b      	b.n	9410 <_dtoa_r+0x98c>
    9198:	980f      	ldr	r0, [sp, #60]	; 0x3c
    919a:	18c0      	adds	r0, r0, r3
    919c:	900f      	str	r0, [sp, #60]	; 0x3c
    919e:	18ed      	adds	r5, r5, r3
    91a0:	449a      	add	sl, r3
    91a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    91a4:	2900      	cmp	r1, #0
    91a6:	dd05      	ble.n	91b4 <_dtoa_r+0x730>
    91a8:	1c20      	adds	r0, r4, #0
    91aa:	9907      	ldr	r1, [sp, #28]
    91ac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    91ae:	f001 f99b 	bl	a4e8 <__lshift>
    91b2:	9007      	str	r0, [sp, #28]
    91b4:	2200      	movs	r2, #0
    91b6:	4592      	cmp	sl, r2
    91b8:	dd05      	ble.n	91c6 <_dtoa_r+0x742>
    91ba:	4641      	mov	r1, r8
    91bc:	1c20      	adds	r0, r4, #0
    91be:	4652      	mov	r2, sl
    91c0:	f001 f992 	bl	a4e8 <__lshift>
    91c4:	4680      	mov	r8, r0
    91c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    91c8:	2b00      	cmp	r3, #0
    91ca:	d000      	beq.n	91ce <_dtoa_r+0x74a>
    91cc:	e257      	b.n	967e <_dtoa_r+0xbfa>
    91ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    91d0:	2b00      	cmp	r3, #0
    91d2:	dd00      	ble.n	91d6 <_dtoa_r+0x752>
    91d4:	e128      	b.n	9428 <_dtoa_r+0x9a4>
    91d6:	9826      	ldr	r0, [sp, #152]	; 0x98
    91d8:	2301      	movs	r3, #1
    91da:	2802      	cmp	r0, #2
    91dc:	dc00      	bgt.n	91e0 <_dtoa_r+0x75c>
    91de:	2300      	movs	r3, #0
    91e0:	061b      	lsls	r3, r3, #24
    91e2:	2b00      	cmp	r3, #0
    91e4:	d100      	bne.n	91e8 <_dtoa_r+0x764>
    91e6:	e11f      	b.n	9428 <_dtoa_r+0x9a4>
    91e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    91ea:	2900      	cmp	r1, #0
    91ec:	d000      	beq.n	91f0 <_dtoa_r+0x76c>
    91ee:	e72e      	b.n	904e <_dtoa_r+0x5ca>
    91f0:	4641      	mov	r1, r8
    91f2:	1c20      	adds	r0, r4, #0
    91f4:	2205      	movs	r2, #5
    91f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    91f8:	f000 ff64 	bl	a0c4 <__multadd>
    91fc:	4680      	mov	r8, r0
    91fe:	4641      	mov	r1, r8
    9200:	9807      	ldr	r0, [sp, #28]
    9202:	f001 f9d9 	bl	a5b8 <__mcmp>
    9206:	2800      	cmp	r0, #0
    9208:	dc00      	bgt.n	920c <_dtoa_r+0x788>
    920a:	e720      	b.n	904e <_dtoa_r+0x5ca>
    920c:	980a      	ldr	r0, [sp, #40]	; 0x28
    920e:	2331      	movs	r3, #49	; 0x31
    9210:	7003      	strb	r3, [r0, #0]
    9212:	9904      	ldr	r1, [sp, #16]
    9214:	1c05      	adds	r5, r0, #0
    9216:	3101      	adds	r1, #1
    9218:	2200      	movs	r2, #0
    921a:	3501      	adds	r5, #1
    921c:	9104      	str	r1, [sp, #16]
    921e:	4691      	mov	r9, r2
    9220:	e71b      	b.n	905a <_dtoa_r+0x5d6>
    9222:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9224:	9b04      	ldr	r3, [sp, #16]
    9226:	2000      	movs	r0, #0
    9228:	1ad2      	subs	r2, r2, r3
    922a:	425d      	negs	r5, r3
    922c:	920f      	str	r2, [sp, #60]	; 0x3c
    922e:	9513      	str	r5, [sp, #76]	; 0x4c
    9230:	9014      	str	r0, [sp, #80]	; 0x50
    9232:	e501      	b.n	8c38 <_dtoa_r+0x1b4>
    9234:	426d      	negs	r5, r5
    9236:	2300      	movs	r3, #0
    9238:	950f      	str	r5, [sp, #60]	; 0x3c
    923a:	469a      	mov	sl, r3
    923c:	e4f4      	b.n	8c28 <_dtoa_r+0x1a4>
    923e:	2020      	movs	r0, #32
    9240:	1a80      	subs	r0, r0, r2
    9242:	1c35      	adds	r5, r6, #0
    9244:	4085      	lsls	r5, r0
    9246:	1c28      	adds	r0, r5, #0
    9248:	e641      	b.n	8ece <_dtoa_r+0x44a>
    924a:	2100      	movs	r1, #0
    924c:	9111      	str	r1, [sp, #68]	; 0x44
    924e:	e4e1      	b.n	8c14 <_dtoa_r+0x190>
    9250:	401d      	ands	r5, r3
    9252:	4bc7      	ldr	r3, [pc, #796]	; (9570 <_dtoa_r+0xaec>)
    9254:	980c      	ldr	r0, [sp, #48]	; 0x30
    9256:	990d      	ldr	r1, [sp, #52]	; 0x34
    9258:	6a1a      	ldr	r2, [r3, #32]
    925a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    925c:	f004 febe 	bl	dfdc <____aeabi_ddiv_from_thumb>
    9260:	3701      	adds	r7, #1
    9262:	900c      	str	r0, [sp, #48]	; 0x30
    9264:	910d      	str	r1, [sp, #52]	; 0x34
    9266:	e66f      	b.n	8f48 <_dtoa_r+0x4c4>
    9268:	2a02      	cmp	r2, #2
    926a:	d100      	bne.n	926e <_dtoa_r+0x7ea>
    926c:	e1fa      	b.n	9664 <_dtoa_r+0xbe0>
    926e:	2001      	movs	r0, #1
    9270:	4243      	negs	r3, r0
    9272:	2500      	movs	r5, #0
    9274:	9012      	str	r0, [sp, #72]	; 0x48
    9276:	9310      	str	r3, [sp, #64]	; 0x40
    9278:	930b      	str	r3, [sp, #44]	; 0x2c
    927a:	9527      	str	r5, [sp, #156]	; 0x9c
    927c:	e641      	b.n	8f02 <_dtoa_r+0x47e>
    927e:	9a26      	ldr	r2, [sp, #152]	; 0x98
    9280:	2a01      	cmp	r2, #1
    9282:	dc00      	bgt.n	9286 <_dtoa_r+0x802>
    9284:	e2dd      	b.n	9842 <_dtoa_r+0xdbe>
    9286:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9288:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    928a:	3a01      	subs	r2, #1
    928c:	4293      	cmp	r3, r2
    928e:	da00      	bge.n	9292 <_dtoa_r+0x80e>
    9290:	e2c3      	b.n	981a <_dtoa_r+0xd96>
    9292:	1a9b      	subs	r3, r3, r2
    9294:	4698      	mov	r8, r3
    9296:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9298:	2a00      	cmp	r2, #0
    929a:	da00      	bge.n	929e <_dtoa_r+0x81a>
    929c:	e2e8      	b.n	9870 <_dtoa_r+0xdec>
    929e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    92a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    92a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
    92a4:	1809      	adds	r1, r1, r0
    92a6:	910f      	str	r1, [sp, #60]	; 0x3c
    92a8:	4482      	add	sl, r0
    92aa:	2101      	movs	r1, #1
    92ac:	1c20      	adds	r0, r4, #0
    92ae:	f000 fff1 	bl	a294 <__i2b>
    92b2:	9002      	str	r0, [sp, #8]
    92b4:	e71f      	b.n	90f6 <_dtoa_r+0x672>
    92b6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
    92b8:	429a      	cmp	r2, r3
    92ba:	db00      	blt.n	92be <_dtoa_r+0x83a>
    92bc:	e519      	b.n	8cf2 <_dtoa_r+0x26e>
    92be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    92c0:	2a00      	cmp	r2, #0
    92c2:	d000      	beq.n	92c6 <_dtoa_r+0x842>
    92c4:	e2b9      	b.n	983a <_dtoa_r+0xdb6>
    92c6:	4ba3      	ldr	r3, [pc, #652]	; (9554 <_dtoa_r+0xad0>)
    92c8:	4aa1      	ldr	r2, [pc, #644]	; (9550 <_dtoa_r+0xacc>)
    92ca:	9802      	ldr	r0, [sp, #8]
    92cc:	9903      	ldr	r1, [sp, #12]
    92ce:	f004 fe73 	bl	dfb8 <____aeabi_dmul_from_thumb>
    92d2:	1c32      	adds	r2, r6, #0
    92d4:	1c3b      	adds	r3, r7, #0
    92d6:	f004 fef3 	bl	e0c0 <____aeabi_dcmpge_from_thumb>
    92da:	2800      	cmp	r0, #0
    92dc:	d000      	beq.n	92e0 <_dtoa_r+0x85c>
    92de:	e297      	b.n	9810 <_dtoa_r+0xd8c>
    92e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    92e2:	4698      	mov	r8, r3
    92e4:	9302      	str	r3, [sp, #8]
    92e6:	e791      	b.n	920c <_dtoa_r+0x788>
    92e8:	9f04      	ldr	r7, [sp, #16]
    92ea:	980b      	ldr	r0, [sp, #44]	; 0x2c
    92ec:	9717      	str	r7, [sp, #92]	; 0x5c
    92ee:	9015      	str	r0, [sp, #84]	; 0x54
    92f0:	9912      	ldr	r1, [sp, #72]	; 0x48
    92f2:	2900      	cmp	r1, #0
    92f4:	d100      	bne.n	92f8 <_dtoa_r+0x874>
    92f6:	e13f      	b.n	9578 <_dtoa_r+0xaf4>
    92f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
    92fa:	3b01      	subs	r3, #1
    92fc:	00da      	lsls	r2, r3, #3
    92fe:	4b9d      	ldr	r3, [pc, #628]	; (9574 <_dtoa_r+0xaf0>)
    9300:	189b      	adds	r3, r3, r2
    9302:	681a      	ldr	r2, [r3, #0]
    9304:	685b      	ldr	r3, [r3, #4]
    9306:	4894      	ldr	r0, [pc, #592]	; (9558 <_dtoa_r+0xad4>)
    9308:	4994      	ldr	r1, [pc, #592]	; (955c <_dtoa_r+0xad8>)
    930a:	f004 fe67 	bl	dfdc <____aeabi_ddiv_from_thumb>
    930e:	1c2a      	adds	r2, r5, #0
    9310:	1c33      	adds	r3, r6, #0
    9312:	f004 fe8f 	bl	e034 <____aeabi_dsub_from_thumb>
    9316:	9008      	str	r0, [sp, #32]
    9318:	9109      	str	r1, [sp, #36]	; 0x24
    931a:	980c      	ldr	r0, [sp, #48]	; 0x30
    931c:	990d      	ldr	r1, [sp, #52]	; 0x34
    931e:	f004 fee3 	bl	e0e8 <____aeabi_d2iz_from_thumb>
    9322:	1c05      	adds	r5, r0, #0
    9324:	f004 fe38 	bl	df98 <____aeabi_i2d_from_thumb>
    9328:	1c02      	adds	r2, r0, #0
    932a:	1c0b      	adds	r3, r1, #0
    932c:	980c      	ldr	r0, [sp, #48]	; 0x30
    932e:	990d      	ldr	r1, [sp, #52]	; 0x34
    9330:	f004 fe80 	bl	e034 <____aeabi_dsub_from_thumb>
    9334:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    9336:	1c2b      	adds	r3, r5, #0
    9338:	3330      	adds	r3, #48	; 0x30
    933a:	7013      	strb	r3, [r2, #0]
    933c:	1c06      	adds	r6, r0, #0
    933e:	1c0f      	adds	r7, r1, #0
    9340:	1c15      	adds	r5, r2, #0
    9342:	9808      	ldr	r0, [sp, #32]
    9344:	9909      	ldr	r1, [sp, #36]	; 0x24
    9346:	1c32      	adds	r2, r6, #0
    9348:	1c3b      	adds	r3, r7, #0
    934a:	3501      	adds	r5, #1
    934c:	f004 febc 	bl	e0c8 <____aeabi_dcmpgt_from_thumb>
    9350:	2800      	cmp	r0, #0
    9352:	d000      	beq.n	9356 <_dtoa_r+0x8d2>
    9354:	e315      	b.n	9982 <_dtoa_r+0xefe>
    9356:	1c32      	adds	r2, r6, #0
    9358:	1c3b      	adds	r3, r7, #0
    935a:	4881      	ldr	r0, [pc, #516]	; (9560 <_dtoa_r+0xadc>)
    935c:	4981      	ldr	r1, [pc, #516]	; (9564 <_dtoa_r+0xae0>)
    935e:	f004 fe69 	bl	e034 <____aeabi_dsub_from_thumb>
    9362:	1c02      	adds	r2, r0, #0
    9364:	1c0b      	adds	r3, r1, #0
    9366:	9808      	ldr	r0, [sp, #32]
    9368:	9909      	ldr	r1, [sp, #36]	; 0x24
    936a:	f004 fead 	bl	e0c8 <____aeabi_dcmpgt_from_thumb>
    936e:	2800      	cmp	r0, #0
    9370:	d000      	beq.n	9374 <_dtoa_r+0x8f0>
    9372:	e57e      	b.n	8e72 <_dtoa_r+0x3ee>
    9374:	9b15      	ldr	r3, [sp, #84]	; 0x54
    9376:	2b01      	cmp	r3, #1
    9378:	dc00      	bgt.n	937c <_dtoa_r+0x8f8>
    937a:	e0b4      	b.n	94e6 <_dtoa_r+0xa62>
    937c:	4651      	mov	r1, sl
    937e:	3001      	adds	r0, #1
    9380:	910c      	str	r1, [sp, #48]	; 0x30
    9382:	46a8      	mov	r8, r5
    9384:	4682      	mov	sl, r0
    9386:	46a3      	mov	fp, r4
    9388:	e012      	b.n	93b0 <_dtoa_r+0x92c>
    938a:	1c32      	adds	r2, r6, #0
    938c:	1c3b      	adds	r3, r7, #0
    938e:	4874      	ldr	r0, [pc, #464]	; (9560 <_dtoa_r+0xadc>)
    9390:	4974      	ldr	r1, [pc, #464]	; (9564 <_dtoa_r+0xae0>)
    9392:	f004 fe4f 	bl	e034 <____aeabi_dsub_from_thumb>
    9396:	9a08      	ldr	r2, [sp, #32]
    9398:	9b09      	ldr	r3, [sp, #36]	; 0x24
    939a:	f004 fea9 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    939e:	2800      	cmp	r0, #0
    93a0:	d000      	beq.n	93a4 <_dtoa_r+0x920>
    93a2:	e260      	b.n	9866 <_dtoa_r+0xde2>
    93a4:	3001      	adds	r0, #1
    93a6:	9915      	ldr	r1, [sp, #84]	; 0x54
    93a8:	4482      	add	sl, r0
    93aa:	458a      	cmp	sl, r1
    93ac:	db00      	blt.n	93b0 <_dtoa_r+0x92c>
    93ae:	e097      	b.n	94e0 <_dtoa_r+0xa5c>
    93b0:	9808      	ldr	r0, [sp, #32]
    93b2:	9909      	ldr	r1, [sp, #36]	; 0x24
    93b4:	4a6c      	ldr	r2, [pc, #432]	; (9568 <_dtoa_r+0xae4>)
    93b6:	4b6d      	ldr	r3, [pc, #436]	; (956c <_dtoa_r+0xae8>)
    93b8:	f004 fdfe 	bl	dfb8 <____aeabi_dmul_from_thumb>
    93bc:	4a6a      	ldr	r2, [pc, #424]	; (9568 <_dtoa_r+0xae4>)
    93be:	4b6b      	ldr	r3, [pc, #428]	; (956c <_dtoa_r+0xae8>)
    93c0:	9008      	str	r0, [sp, #32]
    93c2:	9109      	str	r1, [sp, #36]	; 0x24
    93c4:	1c30      	adds	r0, r6, #0
    93c6:	1c39      	adds	r1, r7, #0
    93c8:	f004 fdf6 	bl	dfb8 <____aeabi_dmul_from_thumb>
    93cc:	1c0d      	adds	r5, r1, #0
    93ce:	1c04      	adds	r4, r0, #0
    93d0:	f004 fe8a 	bl	e0e8 <____aeabi_d2iz_from_thumb>
    93d4:	4681      	mov	r9, r0
    93d6:	f004 fddf 	bl	df98 <____aeabi_i2d_from_thumb>
    93da:	1c02      	adds	r2, r0, #0
    93dc:	1c0b      	adds	r3, r1, #0
    93de:	1c20      	adds	r0, r4, #0
    93e0:	1c29      	adds	r1, r5, #0
    93e2:	f004 fe27 	bl	e034 <____aeabi_dsub_from_thumb>
    93e6:	2230      	movs	r2, #48	; 0x30
    93e8:	1c13      	adds	r3, r2, #0
    93ea:	444b      	add	r3, r9
    93ec:	4645      	mov	r5, r8
    93ee:	1c06      	adds	r6, r0, #0
    93f0:	702b      	strb	r3, [r5, #0]
    93f2:	2001      	movs	r0, #1
    93f4:	4480      	add	r8, r0
    93f6:	9a08      	ldr	r2, [sp, #32]
    93f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    93fa:	1c30      	adds	r0, r6, #0
    93fc:	1c0f      	adds	r7, r1, #0
    93fe:	f004 fe77 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    9402:	2800      	cmp	r0, #0
    9404:	d0c1      	beq.n	938a <_dtoa_r+0x906>
    9406:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    9408:	4645      	mov	r5, r8
    940a:	465c      	mov	r4, fp
    940c:	9304      	str	r3, [sp, #16]
    940e:	e632      	b.n	9076 <_dtoa_r+0x5f2>
    9410:	3304      	adds	r3, #4
    9412:	1a9b      	subs	r3, r3, r2
    9414:	2b04      	cmp	r3, #4
    9416:	dc00      	bgt.n	941a <_dtoa_r+0x996>
    9418:	e2b7      	b.n	998a <_dtoa_r+0xf06>
    941a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    941c:	3b04      	subs	r3, #4
    941e:	18d2      	adds	r2, r2, r3
    9420:	920f      	str	r2, [sp, #60]	; 0x3c
    9422:	18ed      	adds	r5, r5, r3
    9424:	449a      	add	sl, r3
    9426:	e6bc      	b.n	91a2 <_dtoa_r+0x71e>
    9428:	9b12      	ldr	r3, [sp, #72]	; 0x48
    942a:	2b00      	cmp	r3, #0
    942c:	d000      	beq.n	9430 <_dtoa_r+0x9ac>
    942e:	e172      	b.n	9716 <_dtoa_r+0xc92>
    9430:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    9432:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9434:	990a      	ldr	r1, [sp, #40]	; 0x28
    9436:	46ab      	mov	fp, r5
    9438:	2501      	movs	r5, #1
    943a:	44ab      	add	fp, r5
    943c:	4647      	mov	r7, r8
    943e:	1c25      	adds	r5, r4, #0
    9440:	1c1e      	adds	r6, r3, #0
    9442:	4680      	mov	r8, r0
    9444:	4689      	mov	r9, r1
    9446:	9c07      	ldr	r4, [sp, #28]
    9448:	e006      	b.n	9458 <_dtoa_r+0x9d4>
    944a:	1c21      	adds	r1, r4, #0
    944c:	1c28      	adds	r0, r5, #0
    944e:	220a      	movs	r2, #10
    9450:	2300      	movs	r3, #0
    9452:	f000 fe37 	bl	a0c4 <__multadd>
    9456:	1c04      	adds	r4, r0, #0
    9458:	1c20      	adds	r0, r4, #0
    945a:	1c39      	adds	r1, r7, #0
    945c:	f7ff fa60 	bl	8920 <quorem>
    9460:	464b      	mov	r3, r9
    9462:	3030      	adds	r0, #48	; 0x30
    9464:	5598      	strb	r0, [r3, r6]
    9466:	1c33      	adds	r3, r6, #0
    9468:	3601      	adds	r6, #1
    946a:	445b      	add	r3, fp
    946c:	45b0      	cmp	r8, r6
    946e:	dcec      	bgt.n	944a <_dtoa_r+0x9c6>
    9470:	4682      	mov	sl, r0
    9472:	2000      	movs	r0, #0
    9474:	9407      	str	r4, [sp, #28]
    9476:	46b8      	mov	r8, r7
    9478:	1c2c      	adds	r4, r5, #0
    947a:	4681      	mov	r9, r0
    947c:	1c1d      	adds	r5, r3, #0
    947e:	9907      	ldr	r1, [sp, #28]
    9480:	1c20      	adds	r0, r4, #0
    9482:	2201      	movs	r2, #1
    9484:	f001 f830 	bl	a4e8 <__lshift>
    9488:	4641      	mov	r1, r8
    948a:	9007      	str	r0, [sp, #28]
    948c:	f001 f894 	bl	a5b8 <__mcmp>
    9490:	2800      	cmp	r0, #0
    9492:	dd10      	ble.n	94b6 <_dtoa_r+0xa32>
    9494:	990a      	ldr	r1, [sp, #40]	; 0x28
    9496:	e000      	b.n	949a <_dtoa_r+0xa16>
    9498:	1c1d      	adds	r5, r3, #0
    949a:	1e6b      	subs	r3, r5, #1
    949c:	781a      	ldrb	r2, [r3, #0]
    949e:	2a39      	cmp	r2, #57	; 0x39
    94a0:	d000      	beq.n	94a4 <_dtoa_r+0xa20>
    94a2:	e22c      	b.n	98fe <_dtoa_r+0xe7a>
    94a4:	428b      	cmp	r3, r1
    94a6:	d1f7      	bne.n	9498 <_dtoa_r+0xa14>
    94a8:	9a04      	ldr	r2, [sp, #16]
    94aa:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    94ac:	3201      	adds	r2, #1
    94ae:	2331      	movs	r3, #49	; 0x31
    94b0:	9204      	str	r2, [sp, #16]
    94b2:	703b      	strb	r3, [r7, #0]
    94b4:	e5d1      	b.n	905a <_dtoa_r+0x5d6>
    94b6:	2800      	cmp	r0, #0
    94b8:	d104      	bne.n	94c4 <_dtoa_r+0xa40>
    94ba:	4651      	mov	r1, sl
    94bc:	07c9      	lsls	r1, r1, #31
    94be:	d4e9      	bmi.n	9494 <_dtoa_r+0xa10>
    94c0:	e000      	b.n	94c4 <_dtoa_r+0xa40>
    94c2:	1c1d      	adds	r5, r3, #0
    94c4:	1e6b      	subs	r3, r5, #1
    94c6:	781a      	ldrb	r2, [r3, #0]
    94c8:	2a30      	cmp	r2, #48	; 0x30
    94ca:	d0fa      	beq.n	94c2 <_dtoa_r+0xa3e>
    94cc:	e5c5      	b.n	905a <_dtoa_r+0x5d6>
    94ce:	2100      	movs	r1, #0
    94d0:	4589      	cmp	r9, r1
    94d2:	d100      	bne.n	94d6 <_dtoa_r+0xa52>
    94d4:	e5cb      	b.n	906e <_dtoa_r+0x5ea>
    94d6:	1c20      	adds	r0, r4, #0
    94d8:	4649      	mov	r1, r9
    94da:	f000 fde7 	bl	a0ac <_Bfree>
    94de:	e5c6      	b.n	906e <_dtoa_r+0x5ea>
    94e0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    94e2:	465c      	mov	r4, fp
    94e4:	46aa      	mov	sl, r5
    94e6:	9e02      	ldr	r6, [sp, #8]
    94e8:	9f03      	ldr	r7, [sp, #12]
    94ea:	f7ff fbe8 	bl	8cbe <_dtoa_r+0x23a>
    94ee:	9b04      	ldr	r3, [sp, #16]
    94f0:	425d      	negs	r5, r3
    94f2:	2702      	movs	r7, #2
    94f4:	2d00      	cmp	r5, #0
    94f6:	d100      	bne.n	94fa <_dtoa_r+0xa76>
    94f8:	e543      	b.n	8f82 <_dtoa_r+0x4fe>
    94fa:	230f      	movs	r3, #15
    94fc:	402b      	ands	r3, r5
    94fe:	00da      	lsls	r2, r3, #3
    9500:	4b1c      	ldr	r3, [pc, #112]	; (9574 <_dtoa_r+0xaf0>)
    9502:	189b      	adds	r3, r3, r2
    9504:	980c      	ldr	r0, [sp, #48]	; 0x30
    9506:	990d      	ldr	r1, [sp, #52]	; 0x34
    9508:	681a      	ldr	r2, [r3, #0]
    950a:	685b      	ldr	r3, [r3, #4]
    950c:	f004 fd54 	bl	dfb8 <____aeabi_dmul_from_thumb>
    9510:	112d      	asrs	r5, r5, #4
    9512:	900c      	str	r0, [sp, #48]	; 0x30
    9514:	910d      	str	r1, [sp, #52]	; 0x34
    9516:	2d00      	cmp	r5, #0
    9518:	d100      	bne.n	951c <_dtoa_r+0xa98>
    951a:	e532      	b.n	8f82 <_dtoa_r+0x4fe>
    951c:	2001      	movs	r0, #1
    951e:	4680      	mov	r8, r0
    9520:	4e13      	ldr	r6, [pc, #76]	; (9570 <_dtoa_r+0xaec>)
    9522:	980c      	ldr	r0, [sp, #48]	; 0x30
    9524:	990d      	ldr	r1, [sp, #52]	; 0x34
    9526:	4642      	mov	r2, r8
    9528:	4215      	tst	r5, r2
    952a:	d004      	beq.n	9536 <_dtoa_r+0xab2>
    952c:	6832      	ldr	r2, [r6, #0]
    952e:	6873      	ldr	r3, [r6, #4]
    9530:	3701      	adds	r7, #1
    9532:	f004 fd41 	bl	dfb8 <____aeabi_dmul_from_thumb>
    9536:	106d      	asrs	r5, r5, #1
    9538:	3608      	adds	r6, #8
    953a:	2d00      	cmp	r5, #0
    953c:	d1f3      	bne.n	9526 <_dtoa_r+0xaa2>
    953e:	900c      	str	r0, [sp, #48]	; 0x30
    9540:	910d      	str	r1, [sp, #52]	; 0x34
    9542:	e51e      	b.n	8f82 <_dtoa_r+0x4fe>
    9544:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    9546:	4690      	mov	r8, r2
    9548:	9202      	str	r2, [sp, #8]
    954a:	e65f      	b.n	920c <_dtoa_r+0x788>
    954c:	46c0      	nop			; (mov r8, r8)
    954e:	46c0      	nop			; (mov r8, r8)
    9550:	00000000 	.word	0x00000000
    9554:	40140000 	.word	0x40140000
    9558:	00000000 	.word	0x00000000
    955c:	3fe00000 	.word	0x3fe00000
    9560:	00000000 	.word	0x00000000
    9564:	3ff00000 	.word	0x3ff00000
    9568:	00000000 	.word	0x00000000
    956c:	40240000 	.word	0x40240000
    9570:	0000e558 	.word	0x0000e558
    9574:	0000e490 	.word	0x0000e490
    9578:	9915      	ldr	r1, [sp, #84]	; 0x54
    957a:	4bd3      	ldr	r3, [pc, #844]	; (98c8 <_dtoa_r+0xe44>)
    957c:	3901      	subs	r1, #1
    957e:	00ca      	lsls	r2, r1, #3
    9580:	189b      	adds	r3, r3, r2
    9582:	9108      	str	r1, [sp, #32]
    9584:	1c2a      	adds	r2, r5, #0
    9586:	6818      	ldr	r0, [r3, #0]
    9588:	6859      	ldr	r1, [r3, #4]
    958a:	1c33      	adds	r3, r6, #0
    958c:	f004 fd14 	bl	dfb8 <____aeabi_dmul_from_thumb>
    9590:	9018      	str	r0, [sp, #96]	; 0x60
    9592:	9119      	str	r1, [sp, #100]	; 0x64
    9594:	980c      	ldr	r0, [sp, #48]	; 0x30
    9596:	990d      	ldr	r1, [sp, #52]	; 0x34
    9598:	f004 fda6 	bl	e0e8 <____aeabi_d2iz_from_thumb>
    959c:	1c05      	adds	r5, r0, #0
    959e:	f004 fcfb 	bl	df98 <____aeabi_i2d_from_thumb>
    95a2:	1c02      	adds	r2, r0, #0
    95a4:	1c0b      	adds	r3, r1, #0
    95a6:	980c      	ldr	r0, [sp, #48]	; 0x30
    95a8:	990d      	ldr	r1, [sp, #52]	; 0x34
    95aa:	f004 fd43 	bl	e034 <____aeabi_dsub_from_thumb>
    95ae:	1c2b      	adds	r3, r5, #0
    95b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    95b2:	3330      	adds	r3, #48	; 0x30
    95b4:	7013      	strb	r3, [r2, #0]
    95b6:	1c06      	adds	r6, r0, #0
    95b8:	4693      	mov	fp, r2
    95ba:	2301      	movs	r3, #1
    95bc:	9815      	ldr	r0, [sp, #84]	; 0x54
    95be:	449b      	add	fp, r3
    95c0:	1c0f      	adds	r7, r1, #0
    95c2:	465d      	mov	r5, fp
    95c4:	4298      	cmp	r0, r3
    95c6:	d022      	beq.n	960e <_dtoa_r+0xb8a>
    95c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    95ca:	4691      	mov	r9, r2
    95cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
    95ce:	465d      	mov	r5, fp
    95d0:	4491      	add	r9, r2
    95d2:	1c30      	adds	r0, r6, #0
    95d4:	46a0      	mov	r8, r4
    95d6:	4bb9      	ldr	r3, [pc, #740]	; (98bc <_dtoa_r+0xe38>)
    95d8:	4ab7      	ldr	r2, [pc, #732]	; (98b8 <_dtoa_r+0xe34>)
    95da:	f004 fced 	bl	dfb8 <____aeabi_dmul_from_thumb>
    95de:	1c0f      	adds	r7, r1, #0
    95e0:	1c06      	adds	r6, r0, #0
    95e2:	f004 fd81 	bl	e0e8 <____aeabi_d2iz_from_thumb>
    95e6:	1c04      	adds	r4, r0, #0
    95e8:	f004 fcd6 	bl	df98 <____aeabi_i2d_from_thumb>
    95ec:	3430      	adds	r4, #48	; 0x30
    95ee:	1c02      	adds	r2, r0, #0
    95f0:	1c0b      	adds	r3, r1, #0
    95f2:	1c30      	adds	r0, r6, #0
    95f4:	1c39      	adds	r1, r7, #0
    95f6:	f004 fd1d 	bl	e034 <____aeabi_dsub_from_thumb>
    95fa:	702c      	strb	r4, [r5, #0]
    95fc:	3501      	adds	r5, #1
    95fe:	454d      	cmp	r5, r9
    9600:	d1e9      	bne.n	95d6 <_dtoa_r+0xb52>
    9602:	9b08      	ldr	r3, [sp, #32]
    9604:	1c1d      	adds	r5, r3, #0
    9606:	1c06      	adds	r6, r0, #0
    9608:	1c0f      	adds	r7, r1, #0
    960a:	4644      	mov	r4, r8
    960c:	445d      	add	r5, fp
    960e:	4aac      	ldr	r2, [pc, #688]	; (98c0 <_dtoa_r+0xe3c>)
    9610:	4bac      	ldr	r3, [pc, #688]	; (98c4 <_dtoa_r+0xe40>)
    9612:	9818      	ldr	r0, [sp, #96]	; 0x60
    9614:	9919      	ldr	r1, [sp, #100]	; 0x64
    9616:	f004 fd27 	bl	e068 <____aeabi_dadd_from_thumb>
    961a:	1c02      	adds	r2, r0, #0
    961c:	1c0b      	adds	r3, r1, #0
    961e:	1c30      	adds	r0, r6, #0
    9620:	1c39      	adds	r1, r7, #0
    9622:	f004 fd51 	bl	e0c8 <____aeabi_dcmpgt_from_thumb>
    9626:	2800      	cmp	r0, #0
    9628:	d001      	beq.n	962e <_dtoa_r+0xbaa>
    962a:	f7ff fc22 	bl	8e72 <_dtoa_r+0x3ee>
    962e:	9a18      	ldr	r2, [sp, #96]	; 0x60
    9630:	9b19      	ldr	r3, [sp, #100]	; 0x64
    9632:	48a3      	ldr	r0, [pc, #652]	; (98c0 <_dtoa_r+0xe3c>)
    9634:	49a3      	ldr	r1, [pc, #652]	; (98c4 <_dtoa_r+0xe40>)
    9636:	f004 fcfd 	bl	e034 <____aeabi_dsub_from_thumb>
    963a:	1c02      	adds	r2, r0, #0
    963c:	1c0b      	adds	r3, r1, #0
    963e:	1c30      	adds	r0, r6, #0
    9640:	1c39      	adds	r1, r7, #0
    9642:	f004 fd55 	bl	e0f0 <____aeabi_dcmplt_from_thumb>
    9646:	2800      	cmp	r0, #0
    9648:	d101      	bne.n	964e <_dtoa_r+0xbca>
    964a:	e74c      	b.n	94e6 <_dtoa_r+0xa62>
    964c:	1c1d      	adds	r5, r3, #0
    964e:	1e6b      	subs	r3, r5, #1
    9650:	781a      	ldrb	r2, [r3, #0]
    9652:	2a30      	cmp	r2, #48	; 0x30
    9654:	d0fa      	beq.n	964c <_dtoa_r+0xbc8>
    9656:	9917      	ldr	r1, [sp, #92]	; 0x5c
    9658:	9104      	str	r1, [sp, #16]
    965a:	e50c      	b.n	9076 <_dtoa_r+0x5f2>
    965c:	2100      	movs	r1, #0
    965e:	9112      	str	r1, [sp, #72]	; 0x48
    9660:	f7ff fb05 	bl	8c6e <_dtoa_r+0x1ea>
    9664:	2200      	movs	r2, #0
    9666:	9212      	str	r2, [sp, #72]	; 0x48
    9668:	9b27      	ldr	r3, [sp, #156]	; 0x9c
    966a:	2b00      	cmp	r3, #0
    966c:	dd39      	ble.n	96e2 <_dtoa_r+0xc5e>
    966e:	1c18      	adds	r0, r3, #0
    9670:	9310      	str	r3, [sp, #64]	; 0x40
    9672:	930b      	str	r3, [sp, #44]	; 0x2c
    9674:	f7ff fb07 	bl	8c86 <_dtoa_r+0x202>
    9678:	2101      	movs	r1, #1
    967a:	9112      	str	r1, [sp, #72]	; 0x48
    967c:	e7f4      	b.n	9668 <_dtoa_r+0xbe4>
    967e:	9807      	ldr	r0, [sp, #28]
    9680:	4641      	mov	r1, r8
    9682:	f000 ff99 	bl	a5b8 <__mcmp>
    9686:	2800      	cmp	r0, #0
    9688:	db00      	blt.n	968c <_dtoa_r+0xc08>
    968a:	e5a0      	b.n	91ce <_dtoa_r+0x74a>
    968c:	9804      	ldr	r0, [sp, #16]
    968e:	3801      	subs	r0, #1
    9690:	9004      	str	r0, [sp, #16]
    9692:	9907      	ldr	r1, [sp, #28]
    9694:	220a      	movs	r2, #10
    9696:	1c20      	adds	r0, r4, #0
    9698:	2300      	movs	r3, #0
    969a:	f000 fd13 	bl	a0c4 <__multadd>
    969e:	9910      	ldr	r1, [sp, #64]	; 0x40
    96a0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    96a2:	9007      	str	r0, [sp, #28]
    96a4:	910b      	str	r1, [sp, #44]	; 0x2c
    96a6:	2a00      	cmp	r2, #0
    96a8:	d100      	bne.n	96ac <_dtoa_r+0xc28>
    96aa:	e590      	b.n	91ce <_dtoa_r+0x74a>
    96ac:	1c20      	adds	r0, r4, #0
    96ae:	9902      	ldr	r1, [sp, #8]
    96b0:	220a      	movs	r2, #10
    96b2:	2300      	movs	r3, #0
    96b4:	f000 fd06 	bl	a0c4 <__multadd>
    96b8:	9002      	str	r0, [sp, #8]
    96ba:	e588      	b.n	91ce <_dtoa_r+0x74a>
    96bc:	4641      	mov	r1, r8
    96be:	690b      	ldr	r3, [r1, #16]
    96c0:	3303      	adds	r3, #3
    96c2:	009b      	lsls	r3, r3, #2
    96c4:	4443      	add	r3, r8
    96c6:	6858      	ldr	r0, [r3, #4]
    96c8:	f000 fd92 	bl	a1f0 <__hi0bits>
    96cc:	2320      	movs	r3, #32
    96ce:	1a1b      	subs	r3, r3, r0
    96d0:	e55b      	b.n	918a <_dtoa_r+0x706>
    96d2:	2200      	movs	r2, #0
    96d4:	230e      	movs	r3, #14
    96d6:	4283      	cmp	r3, r0
    96d8:	4152      	adcs	r2, r2
    96da:	4015      	ands	r5, r2
    96dc:	900b      	str	r0, [sp, #44]	; 0x2c
    96de:	f7ff fc10 	bl	8f02 <_dtoa_r+0x47e>
    96e2:	2001      	movs	r0, #1
    96e4:	9010      	str	r0, [sp, #64]	; 0x40
    96e6:	900b      	str	r0, [sp, #44]	; 0x2c
    96e8:	9027      	str	r0, [sp, #156]	; 0x9c
    96ea:	f7ff fc0a 	bl	8f02 <_dtoa_r+0x47e>
    96ee:	454e      	cmp	r6, r9
    96f0:	d000      	beq.n	96f4 <_dtoa_r+0xc70>
    96f2:	e545      	b.n	9180 <_dtoa_r+0x6fc>
    96f4:	033b      	lsls	r3, r7, #12
    96f6:	1c3a      	adds	r2, r7, #0
    96f8:	454b      	cmp	r3, r9
    96fa:	d000      	beq.n	96fe <_dtoa_r+0xc7a>
    96fc:	e540      	b.n	9180 <_dtoa_r+0x6fc>
    96fe:	4b73      	ldr	r3, [pc, #460]	; (98cc <_dtoa_r+0xe48>)
    9700:	401a      	ands	r2, r3
    9702:	4691      	mov	r9, r2
    9704:	d100      	bne.n	9708 <_dtoa_r+0xc84>
    9706:	e53b      	b.n	9180 <_dtoa_r+0x6fc>
    9708:	990f      	ldr	r1, [sp, #60]	; 0x3c
    970a:	2201      	movs	r2, #1
    970c:	3101      	adds	r1, #1
    970e:	910f      	str	r1, [sp, #60]	; 0x3c
    9710:	4492      	add	sl, r2
    9712:	4691      	mov	r9, r2
    9714:	e534      	b.n	9180 <_dtoa_r+0x6fc>
    9716:	2d00      	cmp	r5, #0
    9718:	dd05      	ble.n	9726 <_dtoa_r+0xca2>
    971a:	1c20      	adds	r0, r4, #0
    971c:	9902      	ldr	r1, [sp, #8]
    971e:	1c2a      	adds	r2, r5, #0
    9720:	f000 fee2 	bl	a4e8 <__lshift>
    9724:	9002      	str	r0, [sp, #8]
    9726:	9a02      	ldr	r2, [sp, #8]
    9728:	2300      	movs	r3, #0
    972a:	4693      	mov	fp, r2
    972c:	4599      	cmp	r9, r3
    972e:	d000      	beq.n	9732 <_dtoa_r+0xcae>
    9730:	e0d0      	b.n	98d4 <_dtoa_r+0xe50>
    9732:	2301      	movs	r3, #1
    9734:	9802      	ldr	r0, [sp, #8]
    9736:	4033      	ands	r3, r6
    9738:	9d0a      	ldr	r5, [sp, #40]	; 0x28
    973a:	9306      	str	r3, [sp, #24]
    973c:	1c07      	adds	r7, r0, #0
    973e:	46c1      	mov	r9, r8
    9740:	4649      	mov	r1, r9
    9742:	9807      	ldr	r0, [sp, #28]
    9744:	f7ff f8ec 	bl	8920 <quorem>
    9748:	3030      	adds	r0, #48	; 0x30
    974a:	9002      	str	r0, [sp, #8]
    974c:	1c39      	adds	r1, r7, #0
    974e:	9807      	ldr	r0, [sp, #28]
    9750:	f000 ff32 	bl	a5b8 <__mcmp>
    9754:	4649      	mov	r1, r9
    9756:	4682      	mov	sl, r0
    9758:	465a      	mov	r2, fp
    975a:	1c20      	adds	r0, r4, #0
    975c:	f000 ff4c 	bl	a5f8 <__mdiff>
    9760:	68c3      	ldr	r3, [r0, #12]
    9762:	4680      	mov	r8, r0
    9764:	2601      	movs	r6, #1
    9766:	2b00      	cmp	r3, #0
    9768:	d03a      	beq.n	97e0 <_dtoa_r+0xd5c>
    976a:	4641      	mov	r1, r8
    976c:	1c20      	adds	r0, r4, #0
    976e:	f000 fc9d 	bl	a0ac <_Bfree>
    9772:	9926      	ldr	r1, [sp, #152]	; 0x98
    9774:	4331      	orrs	r1, r6
    9776:	d103      	bne.n	9780 <_dtoa_r+0xcfc>
    9778:	9a06      	ldr	r2, [sp, #24]
    977a:	2a00      	cmp	r2, #0
    977c:	d100      	bne.n	9780 <_dtoa_r+0xcfc>
    977e:	e0e7      	b.n	9950 <_dtoa_r+0xecc>
    9780:	2000      	movs	r0, #0
    9782:	4582      	cmp	sl, r0
    9784:	db78      	blt.n	9878 <_dtoa_r+0xdf4>
    9786:	9a26      	ldr	r2, [sp, #152]	; 0x98
    9788:	4651      	mov	r1, sl
    978a:	4311      	orrs	r1, r2
    978c:	d102      	bne.n	9794 <_dtoa_r+0xd10>
    978e:	9b06      	ldr	r3, [sp, #24]
    9790:	4283      	cmp	r3, r0
    9792:	d071      	beq.n	9878 <_dtoa_r+0xdf4>
    9794:	2e00      	cmp	r6, #0
    9796:	dd00      	ble.n	979a <_dtoa_r+0xd16>
    9798:	e0c3      	b.n	9922 <_dtoa_r+0xe9e>
    979a:	2108      	movs	r1, #8
    979c:	4668      	mov	r0, sp
    979e:	5c08      	ldrb	r0, [r1, r0]
    97a0:	7028      	strb	r0, [r5, #0]
    97a2:	990a      	ldr	r1, [sp, #40]	; 0x28
    97a4:	3501      	adds	r5, #1
    97a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    97a8:	1a6b      	subs	r3, r5, r1
    97aa:	4293      	cmp	r3, r2
    97ac:	d100      	bne.n	97b0 <_dtoa_r+0xd2c>
    97ae:	e0b1      	b.n	9914 <_dtoa_r+0xe90>
    97b0:	1c20      	adds	r0, r4, #0
    97b2:	9907      	ldr	r1, [sp, #28]
    97b4:	220a      	movs	r2, #10
    97b6:	2300      	movs	r3, #0
    97b8:	f000 fc84 	bl	a0c4 <__multadd>
    97bc:	9007      	str	r0, [sp, #28]
    97be:	455f      	cmp	r7, fp
    97c0:	d014      	beq.n	97ec <_dtoa_r+0xd68>
    97c2:	1c39      	adds	r1, r7, #0
    97c4:	220a      	movs	r2, #10
    97c6:	2300      	movs	r3, #0
    97c8:	1c20      	adds	r0, r4, #0
    97ca:	f000 fc7b 	bl	a0c4 <__multadd>
    97ce:	4659      	mov	r1, fp
    97d0:	1c07      	adds	r7, r0, #0
    97d2:	220a      	movs	r2, #10
    97d4:	1c20      	adds	r0, r4, #0
    97d6:	2300      	movs	r3, #0
    97d8:	f000 fc74 	bl	a0c4 <__multadd>
    97dc:	4683      	mov	fp, r0
    97de:	e7af      	b.n	9740 <_dtoa_r+0xcbc>
    97e0:	9807      	ldr	r0, [sp, #28]
    97e2:	4641      	mov	r1, r8
    97e4:	f000 fee8 	bl	a5b8 <__mcmp>
    97e8:	1c06      	adds	r6, r0, #0
    97ea:	e7be      	b.n	976a <_dtoa_r+0xce6>
    97ec:	1c39      	adds	r1, r7, #0
    97ee:	1c20      	adds	r0, r4, #0
    97f0:	220a      	movs	r2, #10
    97f2:	2300      	movs	r3, #0
    97f4:	f000 fc66 	bl	a0c4 <__multadd>
    97f8:	1c07      	adds	r7, r0, #0
    97fa:	4683      	mov	fp, r0
    97fc:	e7a0      	b.n	9740 <_dtoa_r+0xcbc>
    97fe:	464c      	mov	r4, r9
    9800:	e439      	b.n	9076 <_dtoa_r+0x5f2>
    9802:	1c20      	adds	r0, r4, #0
    9804:	9907      	ldr	r1, [sp, #28]
    9806:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    9808:	f000 fe14 	bl	a434 <__pow5mult>
    980c:	9007      	str	r0, [sp, #28]
    980e:	e4a4      	b.n	915a <_dtoa_r+0x6d6>
    9810:	980b      	ldr	r0, [sp, #44]	; 0x2c
    9812:	4680      	mov	r8, r0
    9814:	9002      	str	r0, [sp, #8]
    9816:	f7ff fc1a 	bl	904e <_dtoa_r+0x5ca>
    981a:	9d13      	ldr	r5, [sp, #76]	; 0x4c
    981c:	9814      	ldr	r0, [sp, #80]	; 0x50
    981e:	1b52      	subs	r2, r2, r5
    9820:	1880      	adds	r0, r0, r2
    9822:	18ad      	adds	r5, r5, r2
    9824:	2100      	movs	r1, #0
    9826:	9014      	str	r0, [sp, #80]	; 0x50
    9828:	9513      	str	r5, [sp, #76]	; 0x4c
    982a:	4688      	mov	r8, r1
    982c:	e533      	b.n	9296 <_dtoa_r+0x812>
    982e:	1c20      	adds	r0, r4, #0
    9830:	9907      	ldr	r1, [sp, #28]
    9832:	f000 fdff 	bl	a434 <__pow5mult>
    9836:	9007      	str	r0, [sp, #28]
    9838:	e48f      	b.n	915a <_dtoa_r+0x6d6>
    983a:	4698      	mov	r8, r3
    983c:	9302      	str	r3, [sp, #8]
    983e:	f7ff fc06 	bl	904e <_dtoa_r+0x5ca>
    9842:	9b16      	ldr	r3, [sp, #88]	; 0x58
    9844:	2b00      	cmp	r3, #0
    9846:	d05e      	beq.n	9906 <_dtoa_r+0xe82>
    9848:	4d21      	ldr	r5, [pc, #132]	; (98d0 <_dtoa_r+0xe4c>)
    984a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    984c:	1940      	adds	r0, r0, r5
    984e:	4688      	mov	r8, r1
    9850:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9852:	e526      	b.n	92a2 <_dtoa_r+0x81e>
    9854:	3201      	adds	r2, #1
    9856:	9817      	ldr	r0, [sp, #92]	; 0x5c
    9858:	0612      	lsls	r2, r2, #24
    985a:	0e12      	lsrs	r2, r2, #24
    985c:	910a      	str	r1, [sp, #40]	; 0x28
    985e:	9004      	str	r0, [sp, #16]
    9860:	701a      	strb	r2, [r3, #0]
    9862:	f7ff fc08 	bl	9076 <_dtoa_r+0x5f2>
    9866:	4645      	mov	r5, r8
    9868:	990a      	ldr	r1, [sp, #40]	; 0x28
    986a:	465c      	mov	r4, fp
    986c:	f7ff fb04 	bl	8e78 <_dtoa_r+0x3f4>
    9870:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9872:	2000      	movs	r0, #0
    9874:	1a9d      	subs	r5, r3, r2
    9876:	e514      	b.n	92a2 <_dtoa_r+0x81e>
    9878:	9802      	ldr	r0, [sp, #8]
    987a:	46c8      	mov	r8, r9
    987c:	4682      	mov	sl, r0
    987e:	46b9      	mov	r9, r7
    9880:	2e00      	cmp	r6, #0
    9882:	dd0f      	ble.n	98a4 <_dtoa_r+0xe20>
    9884:	9907      	ldr	r1, [sp, #28]
    9886:	1c20      	adds	r0, r4, #0
    9888:	2201      	movs	r2, #1
    988a:	f000 fe2d 	bl	a4e8 <__lshift>
    988e:	4641      	mov	r1, r8
    9890:	9007      	str	r0, [sp, #28]
    9892:	f000 fe91 	bl	a5b8 <__mcmp>
    9896:	2800      	cmp	r0, #0
    9898:	dd6d      	ble.n	9976 <_dtoa_r+0xef2>
    989a:	2239      	movs	r2, #57	; 0x39
    989c:	4592      	cmp	sl, r2
    989e:	d050      	beq.n	9942 <_dtoa_r+0xebe>
    98a0:	2301      	movs	r3, #1
    98a2:	449a      	add	sl, r3
    98a4:	4657      	mov	r7, sl
    98a6:	4658      	mov	r0, fp
    98a8:	702f      	strb	r7, [r5, #0]
    98aa:	3501      	adds	r5, #1
    98ac:	9002      	str	r0, [sp, #8]
    98ae:	f7ff fbd4 	bl	905a <_dtoa_r+0x5d6>
    98b2:	46c0      	nop			; (mov r8, r8)
    98b4:	46c0      	nop			; (mov r8, r8)
    98b6:	46c0      	nop			; (mov r8, r8)
    98b8:	00000000 	.word	0x00000000
    98bc:	40240000 	.word	0x40240000
    98c0:	00000000 	.word	0x00000000
    98c4:	3fe00000 	.word	0x3fe00000
    98c8:	0000e490 	.word	0x0000e490
    98cc:	7ff00000 	.word	0x7ff00000
    98d0:	00000433 	.word	0x00000433
    98d4:	6851      	ldr	r1, [r2, #4]
    98d6:	1c20      	adds	r0, r4, #0
    98d8:	f000 fbbe 	bl	a058 <_Balloc>
    98dc:	9b02      	ldr	r3, [sp, #8]
    98de:	691a      	ldr	r2, [r3, #16]
    98e0:	9902      	ldr	r1, [sp, #8]
    98e2:	3202      	adds	r2, #2
    98e4:	1c05      	adds	r5, r0, #0
    98e6:	310c      	adds	r1, #12
    98e8:	0092      	lsls	r2, r2, #2
    98ea:	300c      	adds	r0, #12
    98ec:	f7fb fe62 	bl	55b4 <memcpy>
    98f0:	1c20      	adds	r0, r4, #0
    98f2:	1c29      	adds	r1, r5, #0
    98f4:	2201      	movs	r2, #1
    98f6:	f000 fdf7 	bl	a4e8 <__lshift>
    98fa:	4683      	mov	fp, r0
    98fc:	e719      	b.n	9732 <_dtoa_r+0xcae>
    98fe:	3201      	adds	r2, #1
    9900:	701a      	strb	r2, [r3, #0]
    9902:	f7ff fbaa 	bl	905a <_dtoa_r+0x5d6>
    9906:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    9908:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    990a:	2036      	movs	r0, #54	; 0x36
    990c:	1ac0      	subs	r0, r0, r3
    990e:	4690      	mov	r8, r2
    9910:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    9912:	e4c6      	b.n	92a2 <_dtoa_r+0x81e>
    9914:	9802      	ldr	r0, [sp, #8]
    9916:	4659      	mov	r1, fp
    9918:	46c8      	mov	r8, r9
    991a:	4682      	mov	sl, r0
    991c:	46b9      	mov	r9, r7
    991e:	9102      	str	r1, [sp, #8]
    9920:	e5ad      	b.n	947e <_dtoa_r+0x9fa>
    9922:	9802      	ldr	r0, [sp, #8]
    9924:	2139      	movs	r1, #57	; 0x39
    9926:	4682      	mov	sl, r0
    9928:	46c8      	mov	r8, r9
    992a:	46b9      	mov	r9, r7
    992c:	458a      	cmp	sl, r1
    992e:	d008      	beq.n	9942 <_dtoa_r+0xebe>
    9930:	2001      	movs	r0, #1
    9932:	1c03      	adds	r3, r0, #0
    9934:	4453      	add	r3, sl
    9936:	4659      	mov	r1, fp
    9938:	702b      	strb	r3, [r5, #0]
    993a:	182d      	adds	r5, r5, r0
    993c:	9102      	str	r1, [sp, #8]
    993e:	f7ff fb8c 	bl	905a <_dtoa_r+0x5d6>
    9942:	2339      	movs	r3, #57	; 0x39
    9944:	702b      	strb	r3, [r5, #0]
    9946:	465a      	mov	r2, fp
    9948:	3501      	adds	r5, #1
    994a:	9202      	str	r2, [sp, #8]
    994c:	990a      	ldr	r1, [sp, #40]	; 0x28
    994e:	e5a4      	b.n	949a <_dtoa_r+0xa16>
    9950:	9b02      	ldr	r3, [sp, #8]
    9952:	46c8      	mov	r8, r9
    9954:	4656      	mov	r6, sl
    9956:	46b9      	mov	r9, r7
    9958:	469a      	mov	sl, r3
    995a:	2739      	movs	r7, #57	; 0x39
    995c:	45ba      	cmp	sl, r7
    995e:	d0f0      	beq.n	9942 <_dtoa_r+0xebe>
    9960:	17f3      	asrs	r3, r6, #31
    9962:	1b9b      	subs	r3, r3, r6
    9964:	0fdb      	lsrs	r3, r3, #31
    9966:	449a      	add	sl, r3
    9968:	4650      	mov	r0, sl
    996a:	4659      	mov	r1, fp
    996c:	7028      	strb	r0, [r5, #0]
    996e:	3501      	adds	r5, #1
    9970:	9102      	str	r1, [sp, #8]
    9972:	f7ff fb72 	bl	905a <_dtoa_r+0x5d6>
    9976:	2800      	cmp	r0, #0
    9978:	d194      	bne.n	98a4 <_dtoa_r+0xe20>
    997a:	4651      	mov	r1, sl
    997c:	07c9      	lsls	r1, r1, #31
    997e:	d591      	bpl.n	98a4 <_dtoa_r+0xe20>
    9980:	e78b      	b.n	989a <_dtoa_r+0xe16>
    9982:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    9984:	9204      	str	r2, [sp, #16]
    9986:	f7ff fb76 	bl	9076 <_dtoa_r+0x5f2>
    998a:	2b04      	cmp	r3, #4
    998c:	d101      	bne.n	9992 <_dtoa_r+0xf0e>
    998e:	f7ff fc08 	bl	91a2 <_dtoa_r+0x71e>
    9992:	331c      	adds	r3, #28
    9994:	f7ff fc00 	bl	9198 <_dtoa_r+0x714>
    9998:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    999a:	230e      	movs	r3, #14
    999c:	1c08      	adds	r0, r1, #0
    999e:	4293      	cmp	r3, r2
    99a0:	4148      	adcs	r0, r1
    99a2:	4005      	ands	r5, r0
    99a4:	f7ff faaf 	bl	8f06 <_dtoa_r+0x482>

000099a8 <_fclose_r>:
    99a8:	b570      	push	{r4, r5, r6, lr}
    99aa:	1c05      	adds	r5, r0, #0
    99ac:	1c0c      	adds	r4, r1, #0
    99ae:	1e0e      	subs	r6, r1, #0
    99b0:	d033      	beq.n	9a1a <_fclose_r+0x72>
    99b2:	f7fb f9b9 	bl	4d28 <__sfp_lock_acquire>
    99b6:	2d00      	cmp	r5, #0
    99b8:	d002      	beq.n	99c0 <_fclose_r+0x18>
    99ba:	6bab      	ldr	r3, [r5, #56]	; 0x38
    99bc:	2b00      	cmp	r3, #0
    99be:	d030      	beq.n	9a22 <_fclose_r+0x7a>
    99c0:	220c      	movs	r2, #12
    99c2:	5ea6      	ldrsh	r6, [r4, r2]
    99c4:	2e00      	cmp	r6, #0
    99c6:	d026      	beq.n	9a16 <_fclose_r+0x6e>
    99c8:	1c28      	adds	r0, r5, #0
    99ca:	1c21      	adds	r1, r4, #0
    99cc:	f7fa fff0 	bl	49b0 <_fflush_r>
    99d0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    99d2:	1c06      	adds	r6, r0, #0
    99d4:	2b00      	cmp	r3, #0
    99d6:	d005      	beq.n	99e4 <_fclose_r+0x3c>
    99d8:	69e1      	ldr	r1, [r4, #28]
    99da:	1c28      	adds	r0, r5, #0
    99dc:	f000 f83e 	bl	9a5c <fclose+0x18>
    99e0:	2800      	cmp	r0, #0
    99e2:	db2b      	blt.n	9a3c <_fclose_r+0x94>
    99e4:	89a3      	ldrh	r3, [r4, #12]
    99e6:	061a      	lsls	r2, r3, #24
    99e8:	d423      	bmi.n	9a32 <_fclose_r+0x8a>
    99ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
    99ec:	2900      	cmp	r1, #0
    99ee:	d008      	beq.n	9a02 <_fclose_r+0x5a>
    99f0:	1c23      	adds	r3, r4, #0
    99f2:	3340      	adds	r3, #64	; 0x40
    99f4:	4299      	cmp	r1, r3
    99f6:	d002      	beq.n	99fe <_fclose_r+0x56>
    99f8:	1c28      	adds	r0, r5, #0
    99fa:	f7fb fa0b 	bl	4e14 <_free_r>
    99fe:	2300      	movs	r3, #0
    9a00:	6323      	str	r3, [r4, #48]	; 0x30
    9a02:	6c61      	ldr	r1, [r4, #68]	; 0x44
    9a04:	2900      	cmp	r1, #0
    9a06:	d004      	beq.n	9a12 <_fclose_r+0x6a>
    9a08:	1c28      	adds	r0, r5, #0
    9a0a:	f7fb fa03 	bl	4e14 <_free_r>
    9a0e:	2300      	movs	r3, #0
    9a10:	6463      	str	r3, [r4, #68]	; 0x44
    9a12:	2300      	movs	r3, #0
    9a14:	81a3      	strh	r3, [r4, #12]
    9a16:	f7fb f989 	bl	4d2c <__sfp_lock_release>
    9a1a:	1c30      	adds	r0, r6, #0
    9a1c:	bc70      	pop	{r4, r5, r6}
    9a1e:	bc02      	pop	{r1}
    9a20:	4708      	bx	r1
    9a22:	1c28      	adds	r0, r5, #0
    9a24:	f7fb f8b8 	bl	4b98 <__sinit>
    9a28:	220c      	movs	r2, #12
    9a2a:	5ea6      	ldrsh	r6, [r4, r2]
    9a2c:	2e00      	cmp	r6, #0
    9a2e:	d1cb      	bne.n	99c8 <_fclose_r+0x20>
    9a30:	e7f1      	b.n	9a16 <_fclose_r+0x6e>
    9a32:	6921      	ldr	r1, [r4, #16]
    9a34:	1c28      	adds	r0, r5, #0
    9a36:	f7fb f9ed 	bl	4e14 <_free_r>
    9a3a:	e7d6      	b.n	99ea <_fclose_r+0x42>
    9a3c:	2601      	movs	r6, #1
    9a3e:	4276      	negs	r6, r6
    9a40:	e7d0      	b.n	99e4 <_fclose_r+0x3c>
    9a42:	46c0      	nop			; (mov r8, r8)

00009a44 <fclose>:
    9a44:	b508      	push	{r3, lr}
    9a46:	4b04      	ldr	r3, [pc, #16]	; (9a58 <fclose+0x14>)
    9a48:	1c01      	adds	r1, r0, #0
    9a4a:	6818      	ldr	r0, [r3, #0]
    9a4c:	f7ff ffac 	bl	99a8 <_fclose_r>
    9a50:	bc08      	pop	{r3}
    9a52:	bc02      	pop	{r1}
    9a54:	4708      	bx	r1
    9a56:	46c0      	nop			; (mov r8, r8)
    9a58:	40000000 	.word	0x40000000
    9a5c:	4718      	bx	r3
    9a5e:	46c0      	nop			; (mov r8, r8)

00009a60 <__sfvwrite_r>:
    9a60:	b5f0      	push	{r4, r5, r6, r7, lr}
    9a62:	465f      	mov	r7, fp
    9a64:	4656      	mov	r6, sl
    9a66:	464d      	mov	r5, r9
    9a68:	4644      	mov	r4, r8
    9a6a:	b4f0      	push	{r4, r5, r6, r7}
    9a6c:	b083      	sub	sp, #12
    9a6e:	9001      	str	r0, [sp, #4]
    9a70:	6890      	ldr	r0, [r2, #8]
    9a72:	1c0c      	adds	r4, r1, #0
    9a74:	1c16      	adds	r6, r2, #0
    9a76:	2800      	cmp	r0, #0
    9a78:	d028      	beq.n	9acc <__sfvwrite_r+0x6c>
    9a7a:	898b      	ldrh	r3, [r1, #12]
    9a7c:	1c1a      	adds	r2, r3, #0
    9a7e:	0718      	lsls	r0, r3, #28
    9a80:	d52d      	bpl.n	9ade <__sfvwrite_r+0x7e>
    9a82:	6909      	ldr	r1, [r1, #16]
    9a84:	2900      	cmp	r1, #0
    9a86:	d02a      	beq.n	9ade <__sfvwrite_r+0x7e>
    9a88:	2102      	movs	r1, #2
    9a8a:	6835      	ldr	r5, [r6, #0]
    9a8c:	4011      	ands	r1, r2
    9a8e:	d033      	beq.n	9af8 <__sfvwrite_r+0x98>
    9a90:	2380      	movs	r3, #128	; 0x80
    9a92:	2200      	movs	r2, #0
    9a94:	00db      	lsls	r3, r3, #3
    9a96:	4691      	mov	r9, r2
    9a98:	1c17      	adds	r7, r2, #0
    9a9a:	469a      	mov	sl, r3
    9a9c:	46b0      	mov	r8, r6
    9a9e:	2f00      	cmp	r7, #0
    9aa0:	d068      	beq.n	9b74 <__sfvwrite_r+0x114>
    9aa2:	69e1      	ldr	r1, [r4, #28]
    9aa4:	1c3b      	adds	r3, r7, #0
    9aa6:	4557      	cmp	r7, sl
    9aa8:	d901      	bls.n	9aae <__sfvwrite_r+0x4e>
    9aaa:	2380      	movs	r3, #128	; 0x80
    9aac:	00db      	lsls	r3, r3, #3
    9aae:	6a66      	ldr	r6, [r4, #36]	; 0x24
    9ab0:	9801      	ldr	r0, [sp, #4]
    9ab2:	464a      	mov	r2, r9
    9ab4:	f000 f974 	bl	9da0 <__sfvwrite_r+0x340>
    9ab8:	2800      	cmp	r0, #0
    9aba:	dd63      	ble.n	9b84 <__sfvwrite_r+0x124>
    9abc:	4641      	mov	r1, r8
    9abe:	688b      	ldr	r3, [r1, #8]
    9ac0:	4481      	add	r9, r0
    9ac2:	1a3f      	subs	r7, r7, r0
    9ac4:	1a18      	subs	r0, r3, r0
    9ac6:	6088      	str	r0, [r1, #8]
    9ac8:	2800      	cmp	r0, #0
    9aca:	d1e8      	bne.n	9a9e <__sfvwrite_r+0x3e>
    9acc:	b003      	add	sp, #12
    9ace:	bc3c      	pop	{r2, r3, r4, r5}
    9ad0:	4690      	mov	r8, r2
    9ad2:	4699      	mov	r9, r3
    9ad4:	46a2      	mov	sl, r4
    9ad6:	46ab      	mov	fp, r5
    9ad8:	bcf0      	pop	{r4, r5, r6, r7}
    9ada:	bc02      	pop	{r1}
    9adc:	4708      	bx	r1
    9ade:	9801      	ldr	r0, [sp, #4]
    9ae0:	1c21      	adds	r1, r4, #0
    9ae2:	f7fe febd 	bl	8860 <__swsetup_r>
    9ae6:	2800      	cmp	r0, #0
    9ae8:	d000      	beq.n	9aec <__sfvwrite_r+0x8c>
    9aea:	e14d      	b.n	9d88 <__sfvwrite_r+0x328>
    9aec:	89a3      	ldrh	r3, [r4, #12]
    9aee:	2102      	movs	r1, #2
    9af0:	1c1a      	adds	r2, r3, #0
    9af2:	6835      	ldr	r5, [r6, #0]
    9af4:	4011      	ands	r1, r2
    9af6:	d1cb      	bne.n	9a90 <__sfvwrite_r+0x30>
    9af8:	2001      	movs	r0, #1
    9afa:	4002      	ands	r2, r0
    9afc:	d049      	beq.n	9b92 <__sfvwrite_r+0x132>
    9afe:	9100      	str	r1, [sp, #0]
    9b00:	468a      	mov	sl, r1
    9b02:	468b      	mov	fp, r1
    9b04:	1c0f      	adds	r7, r1, #0
    9b06:	2f00      	cmp	r7, #0
    9b08:	d076      	beq.n	9bf8 <__sfvwrite_r+0x198>
    9b0a:	9a00      	ldr	r2, [sp, #0]
    9b0c:	2a00      	cmp	r2, #0
    9b0e:	d100      	bne.n	9b12 <__sfvwrite_r+0xb2>
    9b10:	e0c2      	b.n	9c98 <__sfvwrite_r+0x238>
    9b12:	46d1      	mov	r9, sl
    9b14:	45ba      	cmp	sl, r7
    9b16:	d900      	bls.n	9b1a <__sfvwrite_r+0xba>
    9b18:	46b9      	mov	r9, r7
    9b1a:	6963      	ldr	r3, [r4, #20]
    9b1c:	68a2      	ldr	r2, [r4, #8]
    9b1e:	18d2      	adds	r2, r2, r3
    9b20:	4690      	mov	r8, r2
    9b22:	6820      	ldr	r0, [r4, #0]
    9b24:	2201      	movs	r2, #1
    9b26:	45c1      	cmp	r9, r8
    9b28:	dc00      	bgt.n	9b2c <__sfvwrite_r+0xcc>
    9b2a:	2200      	movs	r2, #0
    9b2c:	0612      	lsls	r2, r2, #24
    9b2e:	2a00      	cmp	r2, #0
    9b30:	d000      	beq.n	9b34 <__sfvwrite_r+0xd4>
    9b32:	e09e      	b.n	9c72 <__sfvwrite_r+0x212>
    9b34:	4599      	cmp	r9, r3
    9b36:	da00      	bge.n	9b3a <__sfvwrite_r+0xda>
    9b38:	e07e      	b.n	9c38 <__sfvwrite_r+0x1d8>
    9b3a:	6a60      	ldr	r0, [r4, #36]	; 0x24
    9b3c:	69e1      	ldr	r1, [r4, #28]
    9b3e:	4684      	mov	ip, r0
    9b40:	465a      	mov	r2, fp
    9b42:	9801      	ldr	r0, [sp, #4]
    9b44:	f000 f92d 	bl	9da2 <__sfvwrite_r+0x342>
    9b48:	2100      	movs	r1, #0
    9b4a:	4680      	mov	r8, r0
    9b4c:	4588      	cmp	r8, r1
    9b4e:	dd19      	ble.n	9b84 <__sfvwrite_r+0x124>
    9b50:	4653      	mov	r3, sl
    9b52:	4640      	mov	r0, r8
    9b54:	1a1b      	subs	r3, r3, r0
    9b56:	469a      	mov	sl, r3
    9b58:	2100      	movs	r1, #0
    9b5a:	458a      	cmp	sl, r1
    9b5c:	d100      	bne.n	9b60 <__sfvwrite_r+0x100>
    9b5e:	e07f      	b.n	9c60 <__sfvwrite_r+0x200>
    9b60:	68b3      	ldr	r3, [r6, #8]
    9b62:	4640      	mov	r0, r8
    9b64:	1a1b      	subs	r3, r3, r0
    9b66:	44c3      	add	fp, r8
    9b68:	1a3f      	subs	r7, r7, r0
    9b6a:	60b3      	str	r3, [r6, #8]
    9b6c:	2b00      	cmp	r3, #0
    9b6e:	d1ca      	bne.n	9b06 <__sfvwrite_r+0xa6>
    9b70:	1c18      	adds	r0, r3, #0
    9b72:	e7ab      	b.n	9acc <__sfvwrite_r+0x6c>
    9b74:	682b      	ldr	r3, [r5, #0]
    9b76:	686f      	ldr	r7, [r5, #4]
    9b78:	4699      	mov	r9, r3
    9b7a:	3508      	adds	r5, #8
    9b7c:	e78f      	b.n	9a9e <__sfvwrite_r+0x3e>
    9b7e:	9a01      	ldr	r2, [sp, #4]
    9b80:	230c      	movs	r3, #12
    9b82:	6013      	str	r3, [r2, #0]
    9b84:	89a3      	ldrh	r3, [r4, #12]
    9b86:	2240      	movs	r2, #64	; 0x40
    9b88:	4313      	orrs	r3, r2
    9b8a:	2001      	movs	r0, #1
    9b8c:	81a3      	strh	r3, [r4, #12]
    9b8e:	4240      	negs	r0, r0
    9b90:	e79c      	b.n	9acc <__sfvwrite_r+0x6c>
    9b92:	4691      	mov	r9, r2
    9b94:	1c17      	adds	r7, r2, #0
    9b96:	2f00      	cmp	r7, #0
    9b98:	d029      	beq.n	9bee <__sfvwrite_r+0x18e>
    9b9a:	68a1      	ldr	r1, [r4, #8]
    9b9c:	2280      	movs	r2, #128	; 0x80
    9b9e:	0092      	lsls	r2, r2, #2
    9ba0:	4688      	mov	r8, r1
    9ba2:	4213      	tst	r3, r2
    9ba4:	d02f      	beq.n	9c06 <__sfvwrite_r+0x1a6>
    9ba6:	468a      	mov	sl, r1
    9ba8:	4547      	cmp	r7, r8
    9baa:	d340      	bcc.n	9c2e <__sfvwrite_r+0x1ce>
    9bac:	2090      	movs	r0, #144	; 0x90
    9bae:	00c0      	lsls	r0, r0, #3
    9bb0:	4203      	tst	r3, r0
    9bb2:	d000      	beq.n	9bb6 <__sfvwrite_r+0x156>
    9bb4:	e09d      	b.n	9cf2 <__sfvwrite_r+0x292>
    9bb6:	6820      	ldr	r0, [r4, #0]
    9bb8:	468b      	mov	fp, r1
    9bba:	46b8      	mov	r8, r7
    9bbc:	4652      	mov	r2, sl
    9bbe:	4649      	mov	r1, r9
    9bc0:	f000 f9fc 	bl	9fbc <memmove>
    9bc4:	68a3      	ldr	r3, [r4, #8]
    9bc6:	465a      	mov	r2, fp
    9bc8:	1a9b      	subs	r3, r3, r2
    9bca:	60a3      	str	r3, [r4, #8]
    9bcc:	6823      	ldr	r3, [r4, #0]
    9bce:	4453      	add	r3, sl
    9bd0:	6023      	str	r3, [r4, #0]
    9bd2:	46ba      	mov	sl, r7
    9bd4:	68b0      	ldr	r0, [r6, #8]
    9bd6:	4643      	mov	r3, r8
    9bd8:	4652      	mov	r2, sl
    9bda:	1ac0      	subs	r0, r0, r3
    9bdc:	44d1      	add	r9, sl
    9bde:	1abf      	subs	r7, r7, r2
    9be0:	60b0      	str	r0, [r6, #8]
    9be2:	2800      	cmp	r0, #0
    9be4:	d100      	bne.n	9be8 <__sfvwrite_r+0x188>
    9be6:	e771      	b.n	9acc <__sfvwrite_r+0x6c>
    9be8:	89a3      	ldrh	r3, [r4, #12]
    9bea:	2f00      	cmp	r7, #0
    9bec:	d1d5      	bne.n	9b9a <__sfvwrite_r+0x13a>
    9bee:	6828      	ldr	r0, [r5, #0]
    9bf0:	686f      	ldr	r7, [r5, #4]
    9bf2:	4681      	mov	r9, r0
    9bf4:	3508      	adds	r5, #8
    9bf6:	e7ce      	b.n	9b96 <__sfvwrite_r+0x136>
    9bf8:	6828      	ldr	r0, [r5, #0]
    9bfa:	2100      	movs	r1, #0
    9bfc:	686f      	ldr	r7, [r5, #4]
    9bfe:	4683      	mov	fp, r0
    9c00:	3508      	adds	r5, #8
    9c02:	9100      	str	r1, [sp, #0]
    9c04:	e77f      	b.n	9b06 <__sfvwrite_r+0xa6>
    9c06:	6820      	ldr	r0, [r4, #0]
    9c08:	468a      	mov	sl, r1
    9c0a:	45b8      	cmp	r8, r7
    9c0c:	d35f      	bcc.n	9cce <__sfvwrite_r+0x26e>
    9c0e:	6963      	ldr	r3, [r4, #20]
    9c10:	429f      	cmp	r7, r3
    9c12:	d34f      	bcc.n	9cb4 <__sfvwrite_r+0x254>
    9c14:	6a60      	ldr	r0, [r4, #36]	; 0x24
    9c16:	69e1      	ldr	r1, [r4, #28]
    9c18:	4684      	mov	ip, r0
    9c1a:	464a      	mov	r2, r9
    9c1c:	9801      	ldr	r0, [sp, #4]
    9c1e:	f000 f8c0 	bl	9da2 <__sfvwrite_r+0x342>
    9c22:	2100      	movs	r1, #0
    9c24:	4680      	mov	r8, r0
    9c26:	4588      	cmp	r8, r1
    9c28:	ddac      	ble.n	9b84 <__sfvwrite_r+0x124>
    9c2a:	4682      	mov	sl, r0
    9c2c:	e7d2      	b.n	9bd4 <__sfvwrite_r+0x174>
    9c2e:	46bb      	mov	fp, r7
    9c30:	6820      	ldr	r0, [r4, #0]
    9c32:	46ba      	mov	sl, r7
    9c34:	46b8      	mov	r8, r7
    9c36:	e7c1      	b.n	9bbc <__sfvwrite_r+0x15c>
    9c38:	4659      	mov	r1, fp
    9c3a:	464a      	mov	r2, r9
    9c3c:	f000 f9be 	bl	9fbc <memmove>
    9c40:	68a3      	ldr	r3, [r4, #8]
    9c42:	464a      	mov	r2, r9
    9c44:	1a9b      	subs	r3, r3, r2
    9c46:	60a3      	str	r3, [r4, #8]
    9c48:	6823      	ldr	r3, [r4, #0]
    9c4a:	46c8      	mov	r8, r9
    9c4c:	444b      	add	r3, r9
    9c4e:	6023      	str	r3, [r4, #0]
    9c50:	4640      	mov	r0, r8
    9c52:	4653      	mov	r3, sl
    9c54:	1a1b      	subs	r3, r3, r0
    9c56:	469a      	mov	sl, r3
    9c58:	2100      	movs	r1, #0
    9c5a:	458a      	cmp	sl, r1
    9c5c:	d000      	beq.n	9c60 <__sfvwrite_r+0x200>
    9c5e:	e77f      	b.n	9b60 <__sfvwrite_r+0x100>
    9c60:	9801      	ldr	r0, [sp, #4]
    9c62:	1c21      	adds	r1, r4, #0
    9c64:	f7fa fea4 	bl	49b0 <_fflush_r>
    9c68:	2800      	cmp	r0, #0
    9c6a:	d18b      	bne.n	9b84 <__sfvwrite_r+0x124>
    9c6c:	4652      	mov	r2, sl
    9c6e:	9200      	str	r2, [sp, #0]
    9c70:	e776      	b.n	9b60 <__sfvwrite_r+0x100>
    9c72:	6922      	ldr	r2, [r4, #16]
    9c74:	4282      	cmp	r2, r0
    9c76:	d300      	bcc.n	9c7a <__sfvwrite_r+0x21a>
    9c78:	e75c      	b.n	9b34 <__sfvwrite_r+0xd4>
    9c7a:	4659      	mov	r1, fp
    9c7c:	4642      	mov	r2, r8
    9c7e:	f000 f99d 	bl	9fbc <memmove>
    9c82:	6823      	ldr	r3, [r4, #0]
    9c84:	4443      	add	r3, r8
    9c86:	6023      	str	r3, [r4, #0]
    9c88:	9801      	ldr	r0, [sp, #4]
    9c8a:	1c21      	adds	r1, r4, #0
    9c8c:	f7fa fe90 	bl	49b0 <_fflush_r>
    9c90:	2800      	cmp	r0, #0
    9c92:	d100      	bne.n	9c96 <__sfvwrite_r+0x236>
    9c94:	e75c      	b.n	9b50 <__sfvwrite_r+0xf0>
    9c96:	e775      	b.n	9b84 <__sfvwrite_r+0x124>
    9c98:	4658      	mov	r0, fp
    9c9a:	210a      	movs	r1, #10
    9c9c:	1c3a      	adds	r2, r7, #0
    9c9e:	f000 f945 	bl	9f2c <memchr>
    9ca2:	2800      	cmp	r0, #0
    9ca4:	d06b      	beq.n	9d7e <__sfvwrite_r+0x31e>
    9ca6:	3001      	adds	r0, #1
    9ca8:	465b      	mov	r3, fp
    9caa:	1ac3      	subs	r3, r0, r3
    9cac:	2001      	movs	r0, #1
    9cae:	469a      	mov	sl, r3
    9cb0:	9000      	str	r0, [sp, #0]
    9cb2:	e72e      	b.n	9b12 <__sfvwrite_r+0xb2>
    9cb4:	4649      	mov	r1, r9
    9cb6:	1c3a      	adds	r2, r7, #0
    9cb8:	f000 f980 	bl	9fbc <memmove>
    9cbc:	68a3      	ldr	r3, [r4, #8]
    9cbe:	1bdb      	subs	r3, r3, r7
    9cc0:	60a3      	str	r3, [r4, #8]
    9cc2:	6823      	ldr	r3, [r4, #0]
    9cc4:	19db      	adds	r3, r3, r7
    9cc6:	46b8      	mov	r8, r7
    9cc8:	6023      	str	r3, [r4, #0]
    9cca:	46ba      	mov	sl, r7
    9ccc:	e782      	b.n	9bd4 <__sfvwrite_r+0x174>
    9cce:	6923      	ldr	r3, [r4, #16]
    9cd0:	4283      	cmp	r3, r0
    9cd2:	d29c      	bcs.n	9c0e <__sfvwrite_r+0x1ae>
    9cd4:	4649      	mov	r1, r9
    9cd6:	4642      	mov	r2, r8
    9cd8:	f000 f970 	bl	9fbc <memmove>
    9cdc:	6823      	ldr	r3, [r4, #0]
    9cde:	4443      	add	r3, r8
    9ce0:	6023      	str	r3, [r4, #0]
    9ce2:	9801      	ldr	r0, [sp, #4]
    9ce4:	1c21      	adds	r1, r4, #0
    9ce6:	f7fa fe63 	bl	49b0 <_fflush_r>
    9cea:	2800      	cmp	r0, #0
    9cec:	d100      	bne.n	9cf0 <__sfvwrite_r+0x290>
    9cee:	e771      	b.n	9bd4 <__sfvwrite_r+0x174>
    9cf0:	e748      	b.n	9b84 <__sfvwrite_r+0x124>
    9cf2:	6921      	ldr	r1, [r4, #16]
    9cf4:	6822      	ldr	r2, [r4, #0]
    9cf6:	1a52      	subs	r2, r2, r1
    9cf8:	9200      	str	r2, [sp, #0]
    9cfa:	6962      	ldr	r2, [r4, #20]
    9cfc:	0050      	lsls	r0, r2, #1
    9cfe:	1882      	adds	r2, r0, r2
    9d00:	0fd0      	lsrs	r0, r2, #31
    9d02:	1882      	adds	r2, r0, r2
    9d04:	9800      	ldr	r0, [sp, #0]
    9d06:	1052      	asrs	r2, r2, #1
    9d08:	3001      	adds	r0, #1
    9d0a:	4690      	mov	r8, r2
    9d0c:	19c0      	adds	r0, r0, r7
    9d0e:	4580      	cmp	r8, r0
    9d10:	d201      	bcs.n	9d16 <__sfvwrite_r+0x2b6>
    9d12:	4680      	mov	r8, r0
    9d14:	1c02      	adds	r2, r0, #0
    9d16:	2080      	movs	r0, #128	; 0x80
    9d18:	00c0      	lsls	r0, r0, #3
    9d1a:	4203      	tst	r3, r0
    9d1c:	d020      	beq.n	9d60 <__sfvwrite_r+0x300>
    9d1e:	1c11      	adds	r1, r2, #0
    9d20:	9801      	ldr	r0, [sp, #4]
    9d22:	f7fb f9c1 	bl	50a8 <_malloc_r>
    9d26:	2100      	movs	r1, #0
    9d28:	4682      	mov	sl, r0
    9d2a:	458a      	cmp	sl, r1
    9d2c:	d100      	bne.n	9d30 <__sfvwrite_r+0x2d0>
    9d2e:	e726      	b.n	9b7e <__sfvwrite_r+0x11e>
    9d30:	9a00      	ldr	r2, [sp, #0]
    9d32:	6921      	ldr	r1, [r4, #16]
    9d34:	f7fb fc3e 	bl	55b4 <memcpy>
    9d38:	89a2      	ldrh	r2, [r4, #12]
    9d3a:	4b18      	ldr	r3, [pc, #96]	; (9d9c <__sfvwrite_r+0x33c>)
    9d3c:	4013      	ands	r3, r2
    9d3e:	2280      	movs	r2, #128	; 0x80
    9d40:	4313      	orrs	r3, r2
    9d42:	81a3      	strh	r3, [r4, #12]
    9d44:	9a00      	ldr	r2, [sp, #0]
    9d46:	4643      	mov	r3, r8
    9d48:	1c10      	adds	r0, r2, #0
    9d4a:	4651      	mov	r1, sl
    9d4c:	4450      	add	r0, sl
    9d4e:	6163      	str	r3, [r4, #20]
    9d50:	1a9b      	subs	r3, r3, r2
    9d52:	6121      	str	r1, [r4, #16]
    9d54:	6020      	str	r0, [r4, #0]
    9d56:	46bb      	mov	fp, r7
    9d58:	60a3      	str	r3, [r4, #8]
    9d5a:	46ba      	mov	sl, r7
    9d5c:	46b8      	mov	r8, r7
    9d5e:	e72d      	b.n	9bbc <__sfvwrite_r+0x15c>
    9d60:	9801      	ldr	r0, [sp, #4]
    9d62:	f000 fec1 	bl	aae8 <_realloc_r>
    9d66:	2300      	movs	r3, #0
    9d68:	4682      	mov	sl, r0
    9d6a:	459a      	cmp	sl, r3
    9d6c:	d1ea      	bne.n	9d44 <__sfvwrite_r+0x2e4>
    9d6e:	9801      	ldr	r0, [sp, #4]
    9d70:	6921      	ldr	r1, [r4, #16]
    9d72:	f7fb f84f 	bl	4e14 <_free_r>
    9d76:	9801      	ldr	r0, [sp, #4]
    9d78:	230c      	movs	r3, #12
    9d7a:	6003      	str	r3, [r0, #0]
    9d7c:	e702      	b.n	9b84 <__sfvwrite_r+0x124>
    9d7e:	1c79      	adds	r1, r7, #1
    9d80:	2201      	movs	r2, #1
    9d82:	468a      	mov	sl, r1
    9d84:	9200      	str	r2, [sp, #0]
    9d86:	e6c4      	b.n	9b12 <__sfvwrite_r+0xb2>
    9d88:	89a3      	ldrh	r3, [r4, #12]
    9d8a:	2240      	movs	r2, #64	; 0x40
    9d8c:	4313      	orrs	r3, r2
    9d8e:	9901      	ldr	r1, [sp, #4]
    9d90:	81a3      	strh	r3, [r4, #12]
    9d92:	2001      	movs	r0, #1
    9d94:	2309      	movs	r3, #9
    9d96:	600b      	str	r3, [r1, #0]
    9d98:	4240      	negs	r0, r0
    9d9a:	e697      	b.n	9acc <__sfvwrite_r+0x6c>
    9d9c:	fffffb7f 	.word	0xfffffb7f
    9da0:	4730      	bx	r6
    9da2:	4760      	bx	ip

00009da4 <_setlocale_r>:
    9da4:	b538      	push	{r3, r4, r5, lr}
    9da6:	1e14      	subs	r4, r2, #0
    9da8:	d005      	beq.n	9db6 <_setlocale_r+0x12>
    9daa:	1c20      	adds	r0, r4, #0
    9dac:	490d      	ldr	r1, [pc, #52]	; (9de4 <_setlocale_r+0x40>)
    9dae:	f001 f8fb 	bl	afa8 <strcmp>
    9db2:	2800      	cmp	r0, #0
    9db4:	d103      	bne.n	9dbe <_setlocale_r+0x1a>
    9db6:	480c      	ldr	r0, [pc, #48]	; (9de8 <_setlocale_r+0x44>)
    9db8:	bc38      	pop	{r3, r4, r5}
    9dba:	bc02      	pop	{r1}
    9dbc:	4708      	bx	r1
    9dbe:	4d0a      	ldr	r5, [pc, #40]	; (9de8 <_setlocale_r+0x44>)
    9dc0:	1c20      	adds	r0, r4, #0
    9dc2:	1c29      	adds	r1, r5, #0
    9dc4:	f001 f8f0 	bl	afa8 <strcmp>
    9dc8:	1c03      	adds	r3, r0, #0
    9dca:	1c28      	adds	r0, r5, #0
    9dcc:	2b00      	cmp	r3, #0
    9dce:	d0f3      	beq.n	9db8 <_setlocale_r+0x14>
    9dd0:	1c20      	adds	r0, r4, #0
    9dd2:	4906      	ldr	r1, [pc, #24]	; (9dec <_setlocale_r+0x48>)
    9dd4:	f001 f8e8 	bl	afa8 <strcmp>
    9dd8:	1c03      	adds	r3, r0, #0
    9dda:	2000      	movs	r0, #0
    9ddc:	4283      	cmp	r3, r0
    9dde:	d1eb      	bne.n	9db8 <_setlocale_r+0x14>
    9de0:	1c28      	adds	r0, r5, #0
    9de2:	e7e9      	b.n	9db8 <_setlocale_r+0x14>
    9de4:	0000ed58 	.word	0x0000ed58
    9de8:	0000ed00 	.word	0x0000ed00
    9dec:	0000ec18 	.word	0x0000ec18

00009df0 <__locale_charset>:
    9df0:	4800      	ldr	r0, [pc, #0]	; (9df4 <__locale_charset+0x4>)
    9df2:	4770      	bx	lr
    9df4:	40000840 	.word	0x40000840

00009df8 <__locale_mb_cur_max>:
    9df8:	4b01      	ldr	r3, [pc, #4]	; (9e00 <__locale_mb_cur_max+0x8>)
    9dfa:	6a18      	ldr	r0, [r3, #32]
    9dfc:	4770      	bx	lr
    9dfe:	46c0      	nop			; (mov r8, r8)
    9e00:	40000840 	.word	0x40000840

00009e04 <__locale_msgcharset>:
    9e04:	4801      	ldr	r0, [pc, #4]	; (9e0c <__locale_msgcharset+0x8>)
    9e06:	3024      	adds	r0, #36	; 0x24
    9e08:	4770      	bx	lr
    9e0a:	46c0      	nop			; (mov r8, r8)
    9e0c:	40000840 	.word	0x40000840

00009e10 <__locale_cjk_lang>:
    9e10:	2000      	movs	r0, #0
    9e12:	4770      	bx	lr

00009e14 <_localeconv_r>:
    9e14:	4801      	ldr	r0, [pc, #4]	; (9e1c <_localeconv_r+0x8>)
    9e16:	3044      	adds	r0, #68	; 0x44
    9e18:	4770      	bx	lr
    9e1a:	46c0      	nop			; (mov r8, r8)
    9e1c:	40000840 	.word	0x40000840

00009e20 <setlocale>:
    9e20:	b508      	push	{r3, lr}
    9e22:	1c0a      	adds	r2, r1, #0
    9e24:	4904      	ldr	r1, [pc, #16]	; (9e38 <setlocale+0x18>)
    9e26:	1c03      	adds	r3, r0, #0
    9e28:	6808      	ldr	r0, [r1, #0]
    9e2a:	1c19      	adds	r1, r3, #0
    9e2c:	f7ff ffba 	bl	9da4 <_setlocale_r>
    9e30:	bc08      	pop	{r3}
    9e32:	bc02      	pop	{r1}
    9e34:	4708      	bx	r1
    9e36:	46c0      	nop			; (mov r8, r8)
    9e38:	40000000 	.word	0x40000000

00009e3c <localeconv>:
    9e3c:	4801      	ldr	r0, [pc, #4]	; (9e44 <localeconv+0x8>)
    9e3e:	3044      	adds	r0, #68	; 0x44
    9e40:	4770      	bx	lr
    9e42:	46c0      	nop			; (mov r8, r8)
    9e44:	40000840 	.word	0x40000840

00009e48 <__smakebuf_r>:
    9e48:	b5f0      	push	{r4, r5, r6, r7, lr}
    9e4a:	898b      	ldrh	r3, [r1, #12]
    9e4c:	b091      	sub	sp, #68	; 0x44
    9e4e:	1c05      	adds	r5, r0, #0
    9e50:	1c0c      	adds	r4, r1, #0
    9e52:	1c1a      	adds	r2, r3, #0
    9e54:	0798      	lsls	r0, r3, #30
    9e56:	d442      	bmi.n	9ede <__smakebuf_r+0x96>
    9e58:	200e      	movs	r0, #14
    9e5a:	5e09      	ldrsh	r1, [r1, r0]
    9e5c:	2900      	cmp	r1, #0
    9e5e:	db1b      	blt.n	9e98 <__smakebuf_r+0x50>
    9e60:	1c28      	adds	r0, r5, #0
    9e62:	aa01      	add	r2, sp, #4
    9e64:	f7f8 f870 	bl	1f48 <_fstat_r>
    9e68:	2800      	cmp	r0, #0
    9e6a:	db13      	blt.n	9e94 <__smakebuf_r+0x4c>
    9e6c:	9a02      	ldr	r2, [sp, #8]
    9e6e:	23f0      	movs	r3, #240	; 0xf0
    9e70:	021b      	lsls	r3, r3, #8
    9e72:	4013      	ands	r3, r2
    9e74:	4a2a      	ldr	r2, [pc, #168]	; (9f20 <__smakebuf_r+0xd8>)
    9e76:	189f      	adds	r7, r3, r2
    9e78:	427a      	negs	r2, r7
    9e7a:	4157      	adcs	r7, r2
    9e7c:	2280      	movs	r2, #128	; 0x80
    9e7e:	0212      	lsls	r2, r2, #8
    9e80:	4293      	cmp	r3, r2
    9e82:	d042      	beq.n	9f0a <__smakebuf_r+0xc2>
    9e84:	89a2      	ldrh	r2, [r4, #12]
    9e86:	2380      	movs	r3, #128	; 0x80
    9e88:	011b      	lsls	r3, r3, #4
    9e8a:	4313      	orrs	r3, r2
    9e8c:	2680      	movs	r6, #128	; 0x80
    9e8e:	81a3      	strh	r3, [r4, #12]
    9e90:	00f6      	lsls	r6, r6, #3
    9e92:	e009      	b.n	9ea8 <__smakebuf_r+0x60>
    9e94:	89a3      	ldrh	r3, [r4, #12]
    9e96:	1c1a      	adds	r2, r3, #0
    9e98:	2640      	movs	r6, #64	; 0x40
    9e9a:	0611      	lsls	r1, r2, #24
    9e9c:	d532      	bpl.n	9f04 <__smakebuf_r+0xbc>
    9e9e:	2280      	movs	r2, #128	; 0x80
    9ea0:	0112      	lsls	r2, r2, #4
    9ea2:	4313      	orrs	r3, r2
    9ea4:	81a3      	strh	r3, [r4, #12]
    9ea6:	2700      	movs	r7, #0
    9ea8:	1c28      	adds	r0, r5, #0
    9eaa:	1c31      	adds	r1, r6, #0
    9eac:	f7fb f8fc 	bl	50a8 <_malloc_r>
    9eb0:	2800      	cmp	r0, #0
    9eb2:	d00e      	beq.n	9ed2 <__smakebuf_r+0x8a>
    9eb4:	4b1b      	ldr	r3, [pc, #108]	; (9f24 <__smakebuf_r+0xdc>)
    9eb6:	63eb      	str	r3, [r5, #60]	; 0x3c
    9eb8:	89a3      	ldrh	r3, [r4, #12]
    9eba:	2280      	movs	r2, #128	; 0x80
    9ebc:	4313      	orrs	r3, r2
    9ebe:	81a3      	strh	r3, [r4, #12]
    9ec0:	6020      	str	r0, [r4, #0]
    9ec2:	6120      	str	r0, [r4, #16]
    9ec4:	6166      	str	r6, [r4, #20]
    9ec6:	2f00      	cmp	r7, #0
    9ec8:	d110      	bne.n	9eec <__smakebuf_r+0xa4>
    9eca:	b011      	add	sp, #68	; 0x44
    9ecc:	bcf0      	pop	{r4, r5, r6, r7}
    9ece:	bc01      	pop	{r0}
    9ed0:	4700      	bx	r0
    9ed2:	89a3      	ldrh	r3, [r4, #12]
    9ed4:	0598      	lsls	r0, r3, #22
    9ed6:	d4f8      	bmi.n	9eca <__smakebuf_r+0x82>
    9ed8:	2202      	movs	r2, #2
    9eda:	4313      	orrs	r3, r2
    9edc:	81a3      	strh	r3, [r4, #12]
    9ede:	1c23      	adds	r3, r4, #0
    9ee0:	3343      	adds	r3, #67	; 0x43
    9ee2:	6023      	str	r3, [r4, #0]
    9ee4:	6123      	str	r3, [r4, #16]
    9ee6:	2301      	movs	r3, #1
    9ee8:	6163      	str	r3, [r4, #20]
    9eea:	e7ee      	b.n	9eca <__smakebuf_r+0x82>
    9eec:	220e      	movs	r2, #14
    9eee:	5ea1      	ldrsh	r1, [r4, r2]
    9ef0:	1c28      	adds	r0, r5, #0
    9ef2:	f002 fdd5 	bl	caa0 <_isatty_r>
    9ef6:	2800      	cmp	r0, #0
    9ef8:	d0e7      	beq.n	9eca <__smakebuf_r+0x82>
    9efa:	89a3      	ldrh	r3, [r4, #12]
    9efc:	2201      	movs	r2, #1
    9efe:	4313      	orrs	r3, r2
    9f00:	81a3      	strh	r3, [r4, #12]
    9f02:	e7e2      	b.n	9eca <__smakebuf_r+0x82>
    9f04:	19b6      	adds	r6, r6, r6
    9f06:	00f6      	lsls	r6, r6, #3
    9f08:	e7c9      	b.n	9e9e <__smakebuf_r+0x56>
    9f0a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    9f0c:	4b06      	ldr	r3, [pc, #24]	; (9f28 <__smakebuf_r+0xe0>)
    9f0e:	429a      	cmp	r2, r3
    9f10:	d1b8      	bne.n	9e84 <__smakebuf_r+0x3c>
    9f12:	89a3      	ldrh	r3, [r4, #12]
    9f14:	2680      	movs	r6, #128	; 0x80
    9f16:	00f6      	lsls	r6, r6, #3
    9f18:	4333      	orrs	r3, r6
    9f1a:	81a3      	strh	r3, [r4, #12]
    9f1c:	64e6      	str	r6, [r4, #76]	; 0x4c
    9f1e:	e7c3      	b.n	9ea8 <__smakebuf_r+0x60>
    9f20:	ffffe000 	.word	0xffffe000
    9f24:	00004b45 	.word	0x00004b45
    9f28:	00005921 	.word	0x00005921

00009f2c <memchr>:
    9f2c:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f2e:	0609      	lsls	r1, r1, #24
    9f30:	2403      	movs	r4, #3
    9f32:	1c03      	adds	r3, r0, #0
    9f34:	0e09      	lsrs	r1, r1, #24
    9f36:	4220      	tst	r0, r4
    9f38:	d00f      	beq.n	9f5a <memchr+0x2e>
    9f3a:	1e10      	subs	r0, r2, #0
    9f3c:	d01f      	beq.n	9f7e <memchr+0x52>
    9f3e:	781d      	ldrb	r5, [r3, #0]
    9f40:	1c18      	adds	r0, r3, #0
    9f42:	428d      	cmp	r5, r1
    9f44:	d105      	bne.n	9f52 <memchr+0x26>
    9f46:	e01a      	b.n	9f7e <memchr+0x52>
    9f48:	2a00      	cmp	r2, #0
    9f4a:	d017      	beq.n	9f7c <memchr+0x50>
    9f4c:	7818      	ldrb	r0, [r3, #0]
    9f4e:	4288      	cmp	r0, r1
    9f50:	d018      	beq.n	9f84 <memchr+0x58>
    9f52:	3301      	adds	r3, #1
    9f54:	3a01      	subs	r2, #1
    9f56:	4223      	tst	r3, r4
    9f58:	d1f6      	bne.n	9f48 <memchr+0x1c>
    9f5a:	2a03      	cmp	r2, #3
    9f5c:	d814      	bhi.n	9f88 <memchr+0x5c>
    9f5e:	1e10      	subs	r0, r2, #0
    9f60:	d00d      	beq.n	9f7e <memchr+0x52>
    9f62:	781c      	ldrb	r4, [r3, #0]
    9f64:	1c18      	adds	r0, r3, #0
    9f66:	3a01      	subs	r2, #1
    9f68:	428c      	cmp	r4, r1
    9f6a:	d105      	bne.n	9f78 <memchr+0x4c>
    9f6c:	e007      	b.n	9f7e <memchr+0x52>
    9f6e:	3301      	adds	r3, #1
    9f70:	7818      	ldrb	r0, [r3, #0]
    9f72:	3a01      	subs	r2, #1
    9f74:	4288      	cmp	r0, r1
    9f76:	d005      	beq.n	9f84 <memchr+0x58>
    9f78:	2a00      	cmp	r2, #0
    9f7a:	d1f8      	bne.n	9f6e <memchr+0x42>
    9f7c:	1c10      	adds	r0, r2, #0
    9f7e:	bcf0      	pop	{r4, r5, r6, r7}
    9f80:	bc02      	pop	{r1}
    9f82:	4708      	bx	r1
    9f84:	1c18      	adds	r0, r3, #0
    9f86:	e7fa      	b.n	9f7e <memchr+0x52>
    9f88:	020f      	lsls	r7, r1, #8
    9f8a:	430f      	orrs	r7, r1
    9f8c:	0438      	lsls	r0, r7, #16
    9f8e:	4307      	orrs	r7, r0
    9f90:	4808      	ldr	r0, [pc, #32]	; (9fb4 <memchr+0x88>)
    9f92:	4684      	mov	ip, r0
    9f94:	1c18      	adds	r0, r3, #0
    9f96:	cb10      	ldmia	r3!, {r4}
    9f98:	4e07      	ldr	r6, [pc, #28]	; (9fb8 <memchr+0x8c>)
    9f9a:	407c      	eors	r4, r7
    9f9c:	19a5      	adds	r5, r4, r6
    9f9e:	43a5      	bics	r5, r4
    9fa0:	1c2c      	adds	r4, r5, #0
    9fa2:	4665      	mov	r5, ip
    9fa4:	422c      	tst	r4, r5
    9fa6:	d103      	bne.n	9fb0 <memchr+0x84>
    9fa8:	3a04      	subs	r2, #4
    9faa:	1c18      	adds	r0, r3, #0
    9fac:	2a03      	cmp	r2, #3
    9fae:	d8f1      	bhi.n	9f94 <memchr+0x68>
    9fb0:	1c03      	adds	r3, r0, #0
    9fb2:	e7d4      	b.n	9f5e <memchr+0x32>
    9fb4:	80808080 	.word	0x80808080
    9fb8:	fefefeff 	.word	0xfefefeff

00009fbc <memmove>:
    9fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    9fbe:	1c05      	adds	r5, r0, #0
    9fc0:	1c0e      	adds	r6, r1, #0
    9fc2:	4288      	cmp	r0, r1
    9fc4:	d90f      	bls.n	9fe6 <memmove+0x2a>
    9fc6:	188b      	adds	r3, r1, r2
    9fc8:	4298      	cmp	r0, r3
    9fca:	d20c      	bcs.n	9fe6 <memmove+0x2a>
    9fcc:	2a00      	cmp	r2, #0
    9fce:	d007      	beq.n	9fe0 <memmove+0x24>
    9fd0:	1881      	adds	r1, r0, r2
    9fd2:	3b01      	subs	r3, #1
    9fd4:	781c      	ldrb	r4, [r3, #0]
    9fd6:	3901      	subs	r1, #1
    9fd8:	3a01      	subs	r2, #1
    9fda:	700c      	strb	r4, [r1, #0]
    9fdc:	2a00      	cmp	r2, #0
    9fde:	d1f8      	bne.n	9fd2 <memmove+0x16>
    9fe0:	bcf0      	pop	{r4, r5, r6, r7}
    9fe2:	bc02      	pop	{r1}
    9fe4:	4708      	bx	r1
    9fe6:	2a0f      	cmp	r2, #15
    9fe8:	d92d      	bls.n	a046 <memmove+0x8a>
    9fea:	1c0b      	adds	r3, r1, #0
    9fec:	4303      	orrs	r3, r0
    9fee:	079c      	lsls	r4, r3, #30
    9ff0:	d12b      	bne.n	a04a <memmove+0x8e>
    9ff2:	1c0c      	adds	r4, r1, #0
    9ff4:	1c03      	adds	r3, r0, #0
    9ff6:	1c15      	adds	r5, r2, #0
    9ff8:	6826      	ldr	r6, [r4, #0]
    9ffa:	601e      	str	r6, [r3, #0]
    9ffc:	6866      	ldr	r6, [r4, #4]
    9ffe:	605e      	str	r6, [r3, #4]
    a000:	68a6      	ldr	r6, [r4, #8]
    a002:	609e      	str	r6, [r3, #8]
    a004:	68e6      	ldr	r6, [r4, #12]
    a006:	3d10      	subs	r5, #16
    a008:	60de      	str	r6, [r3, #12]
    a00a:	3410      	adds	r4, #16
    a00c:	3310      	adds	r3, #16
    a00e:	2d0f      	cmp	r5, #15
    a010:	d8f2      	bhi.n	9ff8 <memmove+0x3c>
    a012:	3a10      	subs	r2, #16
    a014:	0916      	lsrs	r6, r2, #4
    a016:	3601      	adds	r6, #1
    a018:	230f      	movs	r3, #15
    a01a:	0136      	lsls	r6, r6, #4
    a01c:	401a      	ands	r2, r3
    a01e:	1985      	adds	r5, r0, r6
    a020:	198e      	adds	r6, r1, r6
    a022:	2a03      	cmp	r2, #3
    a024:	d90f      	bls.n	a046 <memmove+0x8a>
    a026:	1c37      	adds	r7, r6, #0
    a028:	1c2c      	adds	r4, r5, #0
    a02a:	1c13      	adds	r3, r2, #0
    a02c:	cf02      	ldmia	r7!, {r1}
    a02e:	3b04      	subs	r3, #4
    a030:	c402      	stmia	r4!, {r1}
    a032:	2b03      	cmp	r3, #3
    a034:	d8fa      	bhi.n	a02c <memmove+0x70>
    a036:	3a04      	subs	r2, #4
    a038:	0893      	lsrs	r3, r2, #2
    a03a:	3301      	adds	r3, #1
    a03c:	009b      	lsls	r3, r3, #2
    a03e:	18ed      	adds	r5, r5, r3
    a040:	18f6      	adds	r6, r6, r3
    a042:	2303      	movs	r3, #3
    a044:	401a      	ands	r2, r3
    a046:	2a00      	cmp	r2, #0
    a048:	d0ca      	beq.n	9fe0 <memmove+0x24>
    a04a:	2300      	movs	r3, #0
    a04c:	5cf4      	ldrb	r4, [r6, r3]
    a04e:	54ec      	strb	r4, [r5, r3]
    a050:	3301      	adds	r3, #1
    a052:	4293      	cmp	r3, r2
    a054:	d1fa      	bne.n	a04c <memmove+0x90>
    a056:	e7c3      	b.n	9fe0 <memmove+0x24>

0000a058 <_Balloc>:
    a058:	b570      	push	{r4, r5, r6, lr}
    a05a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    a05c:	1c04      	adds	r4, r0, #0
    a05e:	1c0d      	adds	r5, r1, #0
    a060:	2b00      	cmp	r3, #0
    a062:	d00c      	beq.n	a07e <_Balloc+0x26>
    a064:	00aa      	lsls	r2, r5, #2
    a066:	189b      	adds	r3, r3, r2
    a068:	6818      	ldr	r0, [r3, #0]
    a06a:	2800      	cmp	r0, #0
    a06c:	d010      	beq.n	a090 <_Balloc+0x38>
    a06e:	6802      	ldr	r2, [r0, #0]
    a070:	601a      	str	r2, [r3, #0]
    a072:	2300      	movs	r3, #0
    a074:	6103      	str	r3, [r0, #16]
    a076:	60c3      	str	r3, [r0, #12]
    a078:	bc70      	pop	{r4, r5, r6}
    a07a:	bc02      	pop	{r1}
    a07c:	4708      	bx	r1
    a07e:	2104      	movs	r1, #4
    a080:	2221      	movs	r2, #33	; 0x21
    a082:	f002 fc61 	bl	c948 <_calloc_r>
    a086:	1c03      	adds	r3, r0, #0
    a088:	64e0      	str	r0, [r4, #76]	; 0x4c
    a08a:	2800      	cmp	r0, #0
    a08c:	d0f4      	beq.n	a078 <_Balloc+0x20>
    a08e:	e7e9      	b.n	a064 <_Balloc+0xc>
    a090:	2101      	movs	r1, #1
    a092:	1c0e      	adds	r6, r1, #0
    a094:	40ae      	lsls	r6, r5
    a096:	1d72      	adds	r2, r6, #5
    a098:	0092      	lsls	r2, r2, #2
    a09a:	1c20      	adds	r0, r4, #0
    a09c:	f002 fc54 	bl	c948 <_calloc_r>
    a0a0:	2800      	cmp	r0, #0
    a0a2:	d0e9      	beq.n	a078 <_Balloc+0x20>
    a0a4:	6045      	str	r5, [r0, #4]
    a0a6:	6086      	str	r6, [r0, #8]
    a0a8:	e7e3      	b.n	a072 <_Balloc+0x1a>
    a0aa:	46c0      	nop			; (mov r8, r8)

0000a0ac <_Bfree>:
    a0ac:	b500      	push	{lr}
    a0ae:	2900      	cmp	r1, #0
    a0b0:	d006      	beq.n	a0c0 <_Bfree+0x14>
    a0b2:	684b      	ldr	r3, [r1, #4]
    a0b4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
    a0b6:	009b      	lsls	r3, r3, #2
    a0b8:	18d3      	adds	r3, r2, r3
    a0ba:	681a      	ldr	r2, [r3, #0]
    a0bc:	600a      	str	r2, [r1, #0]
    a0be:	6019      	str	r1, [r3, #0]
    a0c0:	bc01      	pop	{r0}
    a0c2:	4700      	bx	r0

0000a0c4 <__multadd>:
    a0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a0c6:	464f      	mov	r7, r9
    a0c8:	4646      	mov	r6, r8
    a0ca:	b4c0      	push	{r6, r7}
    a0cc:	1c0e      	adds	r6, r1, #0
    a0ce:	1c1c      	adds	r4, r3, #0
    a0d0:	690d      	ldr	r5, [r1, #16]
    a0d2:	4681      	mov	r9, r0
    a0d4:	3114      	adds	r1, #20
    a0d6:	2300      	movs	r3, #0
    a0d8:	6808      	ldr	r0, [r1, #0]
    a0da:	4680      	mov	r8, r0
    a0dc:	0400      	lsls	r0, r0, #16
    a0de:	0c00      	lsrs	r0, r0, #16
    a0e0:	4350      	muls	r0, r2
    a0e2:	1820      	adds	r0, r4, r0
    a0e4:	0c04      	lsrs	r4, r0, #16
    a0e6:	4647      	mov	r7, r8
    a0e8:	46a4      	mov	ip, r4
    a0ea:	0c3c      	lsrs	r4, r7, #16
    a0ec:	4354      	muls	r4, r2
    a0ee:	44a4      	add	ip, r4
    a0f0:	4667      	mov	r7, ip
    a0f2:	0c3c      	lsrs	r4, r7, #16
    a0f4:	0400      	lsls	r0, r0, #16
    a0f6:	043f      	lsls	r7, r7, #16
    a0f8:	46bc      	mov	ip, r7
    a0fa:	0c00      	lsrs	r0, r0, #16
    a0fc:	4460      	add	r0, ip
    a0fe:	3301      	adds	r3, #1
    a100:	c101      	stmia	r1!, {r0}
    a102:	429d      	cmp	r5, r3
    a104:	dce8      	bgt.n	a0d8 <__multadd+0x14>
    a106:	2c00      	cmp	r4, #0
    a108:	d008      	beq.n	a11c <__multadd+0x58>
    a10a:	68b3      	ldr	r3, [r6, #8]
    a10c:	429d      	cmp	r5, r3
    a10e:	da0c      	bge.n	a12a <__multadd+0x66>
    a110:	1d2b      	adds	r3, r5, #4
    a112:	009b      	lsls	r3, r3, #2
    a114:	18f3      	adds	r3, r6, r3
    a116:	3501      	adds	r5, #1
    a118:	605c      	str	r4, [r3, #4]
    a11a:	6135      	str	r5, [r6, #16]
    a11c:	1c30      	adds	r0, r6, #0
    a11e:	bc0c      	pop	{r2, r3}
    a120:	4690      	mov	r8, r2
    a122:	4699      	mov	r9, r3
    a124:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a126:	bc02      	pop	{r1}
    a128:	4708      	bx	r1
    a12a:	6871      	ldr	r1, [r6, #4]
    a12c:	4648      	mov	r0, r9
    a12e:	3101      	adds	r1, #1
    a130:	f7ff ff92 	bl	a058 <_Balloc>
    a134:	6932      	ldr	r2, [r6, #16]
    a136:	210c      	movs	r1, #12
    a138:	4680      	mov	r8, r0
    a13a:	3202      	adds	r2, #2
    a13c:	1c08      	adds	r0, r1, #0
    a13e:	1c31      	adds	r1, r6, #0
    a140:	0092      	lsls	r2, r2, #2
    a142:	4440      	add	r0, r8
    a144:	310c      	adds	r1, #12
    a146:	f7fb fa35 	bl	55b4 <memcpy>
    a14a:	464f      	mov	r7, r9
    a14c:	6873      	ldr	r3, [r6, #4]
    a14e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
    a150:	009b      	lsls	r3, r3, #2
    a152:	18d3      	adds	r3, r2, r3
    a154:	681a      	ldr	r2, [r3, #0]
    a156:	6032      	str	r2, [r6, #0]
    a158:	601e      	str	r6, [r3, #0]
    a15a:	4646      	mov	r6, r8
    a15c:	e7d8      	b.n	a110 <__multadd+0x4c>
    a15e:	46c0      	nop			; (mov r8, r8)

0000a160 <__s2b>:
    a160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a162:	464f      	mov	r7, r9
    a164:	4646      	mov	r6, r8
    a166:	b4c0      	push	{r6, r7}
    a168:	1c06      	adds	r6, r0, #0
    a16a:	1c18      	adds	r0, r3, #0
    a16c:	1c0d      	adds	r5, r1, #0
    a16e:	3008      	adds	r0, #8
    a170:	2109      	movs	r1, #9
    a172:	4690      	mov	r8, r2
    a174:	1c1f      	adds	r7, r3, #0
    a176:	f003 ff51 	bl	e01c <____aeabi_idiv_from_thumb>
    a17a:	2100      	movs	r1, #0
    a17c:	2801      	cmp	r0, #1
    a17e:	dd04      	ble.n	a18a <__s2b+0x2a>
    a180:	2301      	movs	r3, #1
    a182:	005b      	lsls	r3, r3, #1
    a184:	3101      	adds	r1, #1
    a186:	4298      	cmp	r0, r3
    a188:	dcfb      	bgt.n	a182 <__s2b+0x22>
    a18a:	1c30      	adds	r0, r6, #0
    a18c:	f7ff ff64 	bl	a058 <_Balloc>
    a190:	9b08      	ldr	r3, [sp, #32]
    a192:	6143      	str	r3, [r0, #20]
    a194:	2301      	movs	r3, #1
    a196:	6103      	str	r3, [r0, #16]
    a198:	3308      	adds	r3, #8
    a19a:	1c01      	adds	r1, r0, #0
    a19c:	4598      	cmp	r8, r3
    a19e:	dd23      	ble.n	a1e8 <__s2b+0x88>
    a1a0:	195b      	adds	r3, r3, r5
    a1a2:	4699      	mov	r9, r3
    a1a4:	2409      	movs	r4, #9
    a1a6:	5d2b      	ldrb	r3, [r5, r4]
    a1a8:	1c30      	adds	r0, r6, #0
    a1aa:	3b30      	subs	r3, #48	; 0x30
    a1ac:	220a      	movs	r2, #10
    a1ae:	f7ff ff89 	bl	a0c4 <__multadd>
    a1b2:	3401      	adds	r4, #1
    a1b4:	1c01      	adds	r1, r0, #0
    a1b6:	45a0      	cmp	r8, r4
    a1b8:	dcf5      	bgt.n	a1a6 <__s2b+0x46>
    a1ba:	464d      	mov	r5, r9
    a1bc:	4445      	add	r5, r8
    a1be:	3d08      	subs	r5, #8
    a1c0:	4644      	mov	r4, r8
    a1c2:	e008      	b.n	a1d6 <__s2b+0x76>
    a1c4:	782b      	ldrb	r3, [r5, #0]
    a1c6:	1c30      	adds	r0, r6, #0
    a1c8:	3b30      	subs	r3, #48	; 0x30
    a1ca:	220a      	movs	r2, #10
    a1cc:	f7ff ff7a 	bl	a0c4 <__multadd>
    a1d0:	3501      	adds	r5, #1
    a1d2:	1c01      	adds	r1, r0, #0
    a1d4:	3401      	adds	r4, #1
    a1d6:	42a7      	cmp	r7, r4
    a1d8:	dcf4      	bgt.n	a1c4 <__s2b+0x64>
    a1da:	1c08      	adds	r0, r1, #0
    a1dc:	bc0c      	pop	{r2, r3}
    a1de:	4690      	mov	r8, r2
    a1e0:	4699      	mov	r9, r3
    a1e2:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a1e4:	bc02      	pop	{r1}
    a1e6:	4708      	bx	r1
    a1e8:	350a      	adds	r5, #10
    a1ea:	2409      	movs	r4, #9
    a1ec:	e7f3      	b.n	a1d6 <__s2b+0x76>
    a1ee:	46c0      	nop			; (mov r8, r8)

0000a1f0 <__hi0bits>:
    a1f0:	b500      	push	{lr}
    a1f2:	1c03      	adds	r3, r0, #0
    a1f4:	0c02      	lsrs	r2, r0, #16
    a1f6:	2000      	movs	r0, #0
    a1f8:	4282      	cmp	r2, r0
    a1fa:	d101      	bne.n	a200 <__hi0bits+0x10>
    a1fc:	041b      	lsls	r3, r3, #16
    a1fe:	3010      	adds	r0, #16
    a200:	0e1a      	lsrs	r2, r3, #24
    a202:	2a00      	cmp	r2, #0
    a204:	d101      	bne.n	a20a <__hi0bits+0x1a>
    a206:	3008      	adds	r0, #8
    a208:	021b      	lsls	r3, r3, #8
    a20a:	0f1a      	lsrs	r2, r3, #28
    a20c:	2a00      	cmp	r2, #0
    a20e:	d101      	bne.n	a214 <__hi0bits+0x24>
    a210:	3004      	adds	r0, #4
    a212:	011b      	lsls	r3, r3, #4
    a214:	0f9a      	lsrs	r2, r3, #30
    a216:	2a00      	cmp	r2, #0
    a218:	d101      	bne.n	a21e <__hi0bits+0x2e>
    a21a:	3002      	adds	r0, #2
    a21c:	009b      	lsls	r3, r3, #2
    a21e:	2b00      	cmp	r3, #0
    a220:	db03      	blt.n	a22a <__hi0bits+0x3a>
    a222:	3001      	adds	r0, #1
    a224:	005a      	lsls	r2, r3, #1
    a226:	d400      	bmi.n	a22a <__hi0bits+0x3a>
    a228:	2020      	movs	r0, #32
    a22a:	bc02      	pop	{r1}
    a22c:	4708      	bx	r1
    a22e:	46c0      	nop			; (mov r8, r8)

0000a230 <__lo0bits>:
    a230:	b500      	push	{lr}
    a232:	6803      	ldr	r3, [r0, #0]
    a234:	1c01      	adds	r1, r0, #0
    a236:	2207      	movs	r2, #7
    a238:	1c18      	adds	r0, r3, #0
    a23a:	4010      	ands	r0, r2
    a23c:	d00a      	beq.n	a254 <__lo0bits+0x24>
    a23e:	3a06      	subs	r2, #6
    a240:	2000      	movs	r0, #0
    a242:	4213      	tst	r3, r2
    a244:	d104      	bne.n	a250 <__lo0bits+0x20>
    a246:	3002      	adds	r0, #2
    a248:	4203      	tst	r3, r0
    a24a:	d11f      	bne.n	a28c <__lo0bits+0x5c>
    a24c:	089b      	lsrs	r3, r3, #2
    a24e:	600b      	str	r3, [r1, #0]
    a250:	bc02      	pop	{r1}
    a252:	4708      	bx	r1
    a254:	041a      	lsls	r2, r3, #16
    a256:	2a00      	cmp	r2, #0
    a258:	d101      	bne.n	a25e <__lo0bits+0x2e>
    a25a:	0c1b      	lsrs	r3, r3, #16
    a25c:	2010      	movs	r0, #16
    a25e:	22ff      	movs	r2, #255	; 0xff
    a260:	4213      	tst	r3, r2
    a262:	d101      	bne.n	a268 <__lo0bits+0x38>
    a264:	3008      	adds	r0, #8
    a266:	0a1b      	lsrs	r3, r3, #8
    a268:	071a      	lsls	r2, r3, #28
    a26a:	d101      	bne.n	a270 <__lo0bits+0x40>
    a26c:	3004      	adds	r0, #4
    a26e:	091b      	lsrs	r3, r3, #4
    a270:	079a      	lsls	r2, r3, #30
    a272:	d101      	bne.n	a278 <__lo0bits+0x48>
    a274:	3002      	adds	r0, #2
    a276:	089b      	lsrs	r3, r3, #2
    a278:	07da      	lsls	r2, r3, #31
    a27a:	d403      	bmi.n	a284 <__lo0bits+0x54>
    a27c:	085b      	lsrs	r3, r3, #1
    a27e:	2b00      	cmp	r3, #0
    a280:	d002      	beq.n	a288 <__lo0bits+0x58>
    a282:	3001      	adds	r0, #1
    a284:	600b      	str	r3, [r1, #0]
    a286:	e7e3      	b.n	a250 <__lo0bits+0x20>
    a288:	2020      	movs	r0, #32
    a28a:	e7e1      	b.n	a250 <__lo0bits+0x20>
    a28c:	40d3      	lsrs	r3, r2
    a28e:	600b      	str	r3, [r1, #0]
    a290:	1c10      	adds	r0, r2, #0
    a292:	e7dd      	b.n	a250 <__lo0bits+0x20>

0000a294 <__i2b>:
    a294:	b510      	push	{r4, lr}
    a296:	1c0c      	adds	r4, r1, #0
    a298:	2101      	movs	r1, #1
    a29a:	f7ff fedd 	bl	a058 <_Balloc>
    a29e:	2301      	movs	r3, #1
    a2a0:	6144      	str	r4, [r0, #20]
    a2a2:	6103      	str	r3, [r0, #16]
    a2a4:	bc10      	pop	{r4}
    a2a6:	bc02      	pop	{r1}
    a2a8:	4708      	bx	r1
    a2aa:	46c0      	nop			; (mov r8, r8)

0000a2ac <__multiply>:
    a2ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    a2ae:	465f      	mov	r7, fp
    a2b0:	4656      	mov	r6, sl
    a2b2:	464d      	mov	r5, r9
    a2b4:	4644      	mov	r4, r8
    a2b6:	b4f0      	push	{r4, r5, r6, r7}
    a2b8:	1c0d      	adds	r5, r1, #0
    a2ba:	690f      	ldr	r7, [r1, #16]
    a2bc:	6911      	ldr	r1, [r2, #16]
    a2be:	4688      	mov	r8, r1
    a2c0:	b085      	sub	sp, #20
    a2c2:	1c16      	adds	r6, r2, #0
    a2c4:	4547      	cmp	r7, r8
    a2c6:	da05      	bge.n	a2d4 <__multiply+0x28>
    a2c8:	1c3b      	adds	r3, r7, #0
    a2ca:	4698      	mov	r8, r3
    a2cc:	1c2b      	adds	r3, r5, #0
    a2ce:	1c0f      	adds	r7, r1, #0
    a2d0:	1c15      	adds	r5, r2, #0
    a2d2:	1c1e      	adds	r6, r3, #0
    a2d4:	1c3c      	adds	r4, r7, #0
    a2d6:	68ab      	ldr	r3, [r5, #8]
    a2d8:	4444      	add	r4, r8
    a2da:	6869      	ldr	r1, [r5, #4]
    a2dc:	429c      	cmp	r4, r3
    a2de:	dd00      	ble.n	a2e2 <__multiply+0x36>
    a2e0:	3101      	adds	r1, #1
    a2e2:	f7ff feb9 	bl	a058 <_Balloc>
    a2e6:	1d23      	adds	r3, r4, #4
    a2e8:	009b      	lsls	r3, r3, #2
    a2ea:	1c02      	adds	r2, r0, #0
    a2ec:	181b      	adds	r3, r3, r0
    a2ee:	3304      	adds	r3, #4
    a2f0:	3214      	adds	r2, #20
    a2f2:	9002      	str	r0, [sp, #8]
    a2f4:	9303      	str	r3, [sp, #12]
    a2f6:	429a      	cmp	r2, r3
    a2f8:	d205      	bcs.n	a306 <__multiply+0x5a>
    a2fa:	9803      	ldr	r0, [sp, #12]
    a2fc:	1c13      	adds	r3, r2, #0
    a2fe:	2100      	movs	r1, #0
    a300:	c302      	stmia	r3!, {r1}
    a302:	4298      	cmp	r0, r3
    a304:	d8fc      	bhi.n	a300 <__multiply+0x54>
    a306:	2314      	movs	r3, #20
    a308:	195b      	adds	r3, r3, r5
    a30a:	2104      	movs	r1, #4
    a30c:	9300      	str	r3, [sp, #0]
    a30e:	1c0b      	adds	r3, r1, #0
    a310:	3704      	adds	r7, #4
    a312:	4443      	add	r3, r8
    a314:	00bf      	lsls	r7, r7, #2
    a316:	009b      	lsls	r3, r3, #2
    a318:	19ed      	adds	r5, r5, r7
    a31a:	1c37      	adds	r7, r6, #0
    a31c:	18f6      	adds	r6, r6, r3
    a31e:	1876      	adds	r6, r6, r1
    a320:	3714      	adds	r7, #20
    a322:	46b4      	mov	ip, r6
    a324:	3504      	adds	r5, #4
    a326:	4567      	cmp	r7, ip
    a328:	d26c      	bcs.n	a404 <__multiply+0x158>
    a32a:	1c23      	adds	r3, r4, #0
    a32c:	1c16      	adds	r6, r2, #0
    a32e:	4664      	mov	r4, ip
    a330:	469c      	mov	ip, r3
    a332:	683b      	ldr	r3, [r7, #0]
    a334:	041a      	lsls	r2, r3, #16
    a336:	0c12      	lsrs	r2, r2, #16
    a338:	4691      	mov	r9, r2
    a33a:	2200      	movs	r2, #0
    a33c:	4591      	cmp	r9, r2
    a33e:	d029      	beq.n	a394 <__multiply+0xe8>
    a340:	2100      	movs	r1, #0
    a342:	4688      	mov	r8, r1
    a344:	9a00      	ldr	r2, [sp, #0]
    a346:	4649      	mov	r1, r9
    a348:	1c33      	adds	r3, r6, #0
    a34a:	46a1      	mov	r9, r4
    a34c:	46ba      	mov	sl, r7
    a34e:	4644      	mov	r4, r8
    a350:	46b3      	mov	fp, r6
    a352:	46a8      	mov	r8, r5
    a354:	1c0d      	adds	r5, r1, #0
    a356:	ca01      	ldmia	r2!, {r0}
    a358:	0407      	lsls	r7, r0, #16
    a35a:	0c3f      	lsrs	r7, r7, #16
    a35c:	436f      	muls	r7, r5
    a35e:	0c00      	lsrs	r0, r0, #16
    a360:	4368      	muls	r0, r5
    a362:	6819      	ldr	r1, [r3, #0]
    a364:	040e      	lsls	r6, r1, #16
    a366:	0c36      	lsrs	r6, r6, #16
    a368:	19be      	adds	r6, r7, r6
    a36a:	1936      	adds	r6, r6, r4
    a36c:	0c09      	lsrs	r1, r1, #16
    a36e:	0c34      	lsrs	r4, r6, #16
    a370:	1841      	adds	r1, r0, r1
    a372:	1909      	adds	r1, r1, r4
    a374:	0436      	lsls	r6, r6, #16
    a376:	0c0c      	lsrs	r4, r1, #16
    a378:	0c36      	lsrs	r6, r6, #16
    a37a:	0409      	lsls	r1, r1, #16
    a37c:	4331      	orrs	r1, r6
    a37e:	c302      	stmia	r3!, {r1}
    a380:	4590      	cmp	r8, r2
    a382:	d8e8      	bhi.n	a356 <__multiply+0xaa>
    a384:	4645      	mov	r5, r8
    a386:	46a0      	mov	r8, r4
    a388:	4642      	mov	r2, r8
    a38a:	4657      	mov	r7, sl
    a38c:	601a      	str	r2, [r3, #0]
    a38e:	683b      	ldr	r3, [r7, #0]
    a390:	464c      	mov	r4, r9
    a392:	465e      	mov	r6, fp
    a394:	0c1b      	lsrs	r3, r3, #16
    a396:	4698      	mov	r8, r3
    a398:	2300      	movs	r3, #0
    a39a:	4598      	cmp	r8, r3
    a39c:	d02c      	beq.n	a3f8 <__multiply+0x14c>
    a39e:	6832      	ldr	r2, [r6, #0]
    a3a0:	9b00      	ldr	r3, [sp, #0]
    a3a2:	9401      	str	r4, [sp, #4]
    a3a4:	1c31      	adds	r1, r6, #0
    a3a6:	46b3      	mov	fp, r6
    a3a8:	9e01      	ldr	r6, [sp, #4]
    a3aa:	469a      	mov	sl, r3
    a3ac:	46c1      	mov	r9, r8
    a3ae:	2300      	movs	r3, #0
    a3b0:	1c1c      	adds	r4, r3, #0
    a3b2:	46a8      	mov	r8, r5
    a3b4:	4653      	mov	r3, sl
    a3b6:	464d      	mov	r5, r9
    a3b8:	1c10      	adds	r0, r2, #0
    a3ba:	46ba      	mov	sl, r7
    a3bc:	46b1      	mov	r9, r6
    a3be:	1c1e      	adds	r6, r3, #0
    a3c0:	cb80      	ldmia	r3!, {r7}
    a3c2:	043f      	lsls	r7, r7, #16
    a3c4:	0c3f      	lsrs	r7, r7, #16
    a3c6:	436f      	muls	r7, r5
    a3c8:	0c00      	lsrs	r0, r0, #16
    a3ca:	19e4      	adds	r4, r4, r7
    a3cc:	1824      	adds	r4, r4, r0
    a3ce:	0412      	lsls	r2, r2, #16
    a3d0:	0420      	lsls	r0, r4, #16
    a3d2:	0c12      	lsrs	r2, r2, #16
    a3d4:	4302      	orrs	r2, r0
    a3d6:	c104      	stmia	r1!, {r2}
    a3d8:	8876      	ldrh	r6, [r6, #2]
    a3da:	436e      	muls	r6, r5
    a3dc:	6808      	ldr	r0, [r1, #0]
    a3de:	0402      	lsls	r2, r0, #16
    a3e0:	0c12      	lsrs	r2, r2, #16
    a3e2:	0c24      	lsrs	r4, r4, #16
    a3e4:	18b2      	adds	r2, r6, r2
    a3e6:	1912      	adds	r2, r2, r4
    a3e8:	0c14      	lsrs	r4, r2, #16
    a3ea:	4598      	cmp	r8, r3
    a3ec:	d8e7      	bhi.n	a3be <__multiply+0x112>
    a3ee:	600a      	str	r2, [r1, #0]
    a3f0:	4645      	mov	r5, r8
    a3f2:	464c      	mov	r4, r9
    a3f4:	4657      	mov	r7, sl
    a3f6:	465e      	mov	r6, fp
    a3f8:	3704      	adds	r7, #4
    a3fa:	42bc      	cmp	r4, r7
    a3fc:	d901      	bls.n	a402 <__multiply+0x156>
    a3fe:	3604      	adds	r6, #4
    a400:	e797      	b.n	a332 <__multiply+0x86>
    a402:	4664      	mov	r4, ip
    a404:	2c00      	cmp	r4, #0
    a406:	dd08      	ble.n	a41a <__multiply+0x16e>
    a408:	9b03      	ldr	r3, [sp, #12]
    a40a:	e002      	b.n	a412 <__multiply+0x166>
    a40c:	3c01      	subs	r4, #1
    a40e:	2c00      	cmp	r4, #0
    a410:	dd03      	ble.n	a41a <__multiply+0x16e>
    a412:	3b04      	subs	r3, #4
    a414:	681a      	ldr	r2, [r3, #0]
    a416:	2a00      	cmp	r2, #0
    a418:	d0f8      	beq.n	a40c <__multiply+0x160>
    a41a:	9902      	ldr	r1, [sp, #8]
    a41c:	b005      	add	sp, #20
    a41e:	1c08      	adds	r0, r1, #0
    a420:	610c      	str	r4, [r1, #16]
    a422:	bc3c      	pop	{r2, r3, r4, r5}
    a424:	4690      	mov	r8, r2
    a426:	4699      	mov	r9, r3
    a428:	46a2      	mov	sl, r4
    a42a:	46ab      	mov	fp, r5
    a42c:	bcf0      	pop	{r4, r5, r6, r7}
    a42e:	bc02      	pop	{r1}
    a430:	4708      	bx	r1
    a432:	46c0      	nop			; (mov r8, r8)

0000a434 <__pow5mult>:
    a434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a436:	464f      	mov	r7, r9
    a438:	4646      	mov	r6, r8
    a43a:	b4c0      	push	{r6, r7}
    a43c:	2303      	movs	r3, #3
    a43e:	4680      	mov	r8, r0
    a440:	1c0e      	adds	r6, r1, #0
    a442:	1c14      	adds	r4, r2, #0
    a444:	4013      	ands	r3, r2
    a446:	d138      	bne.n	a4ba <__pow5mult+0x86>
    a448:	10a4      	asrs	r4, r4, #2
    a44a:	2c00      	cmp	r4, #0
    a44c:	d023      	beq.n	a496 <__pow5mult+0x62>
    a44e:	4641      	mov	r1, r8
    a450:	6c8d      	ldr	r5, [r1, #72]	; 0x48
    a452:	2d00      	cmp	r5, #0
    a454:	d03a      	beq.n	a4cc <__pow5mult+0x98>
    a456:	2101      	movs	r1, #1
    a458:	4689      	mov	r9, r1
    a45a:	e006      	b.n	a46a <__pow5mult+0x36>
    a45c:	1064      	asrs	r4, r4, #1
    a45e:	2c00      	cmp	r4, #0
    a460:	d019      	beq.n	a496 <__pow5mult+0x62>
    a462:	682f      	ldr	r7, [r5, #0]
    a464:	2f00      	cmp	r7, #0
    a466:	d01d      	beq.n	a4a4 <__pow5mult+0x70>
    a468:	1c3d      	adds	r5, r7, #0
    a46a:	464b      	mov	r3, r9
    a46c:	421c      	tst	r4, r3
    a46e:	d0f5      	beq.n	a45c <__pow5mult+0x28>
    a470:	4640      	mov	r0, r8
    a472:	1c31      	adds	r1, r6, #0
    a474:	1c2a      	adds	r2, r5, #0
    a476:	f7ff ff19 	bl	a2ac <__multiply>
    a47a:	2e00      	cmp	r6, #0
    a47c:	d01b      	beq.n	a4b6 <__pow5mult+0x82>
    a47e:	6873      	ldr	r3, [r6, #4]
    a480:	4641      	mov	r1, r8
    a482:	6cca      	ldr	r2, [r1, #76]	; 0x4c
    a484:	009b      	lsls	r3, r3, #2
    a486:	18d3      	adds	r3, r2, r3
    a488:	681a      	ldr	r2, [r3, #0]
    a48a:	1064      	asrs	r4, r4, #1
    a48c:	6032      	str	r2, [r6, #0]
    a48e:	601e      	str	r6, [r3, #0]
    a490:	1c06      	adds	r6, r0, #0
    a492:	2c00      	cmp	r4, #0
    a494:	d1e5      	bne.n	a462 <__pow5mult+0x2e>
    a496:	1c30      	adds	r0, r6, #0
    a498:	bc0c      	pop	{r2, r3}
    a49a:	4690      	mov	r8, r2
    a49c:	4699      	mov	r9, r3
    a49e:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a4a0:	bc02      	pop	{r1}
    a4a2:	4708      	bx	r1
    a4a4:	1c29      	adds	r1, r5, #0
    a4a6:	1c2a      	adds	r2, r5, #0
    a4a8:	4640      	mov	r0, r8
    a4aa:	f7ff feff 	bl	a2ac <__multiply>
    a4ae:	6028      	str	r0, [r5, #0]
    a4b0:	6007      	str	r7, [r0, #0]
    a4b2:	1c05      	adds	r5, r0, #0
    a4b4:	e7d9      	b.n	a46a <__pow5mult+0x36>
    a4b6:	1c06      	adds	r6, r0, #0
    a4b8:	e7d0      	b.n	a45c <__pow5mult+0x28>
    a4ba:	4a09      	ldr	r2, [pc, #36]	; (a4e0 <__pow5mult+0xac>)
    a4bc:	3b01      	subs	r3, #1
    a4be:	009b      	lsls	r3, r3, #2
    a4c0:	589a      	ldr	r2, [r3, r2]
    a4c2:	2300      	movs	r3, #0
    a4c4:	f7ff fdfe 	bl	a0c4 <__multadd>
    a4c8:	1c06      	adds	r6, r0, #0
    a4ca:	e7bd      	b.n	a448 <__pow5mult+0x14>
    a4cc:	4640      	mov	r0, r8
    a4ce:	4905      	ldr	r1, [pc, #20]	; (a4e4 <__pow5mult+0xb0>)
    a4d0:	f7ff fee0 	bl	a294 <__i2b>
    a4d4:	4643      	mov	r3, r8
    a4d6:	6498      	str	r0, [r3, #72]	; 0x48
    a4d8:	2300      	movs	r3, #0
    a4da:	1c05      	adds	r5, r0, #0
    a4dc:	6003      	str	r3, [r0, #0]
    a4de:	e7ba      	b.n	a456 <__pow5mult+0x22>
    a4e0:	0000e480 	.word	0x0000e480
    a4e4:	00000271 	.word	0x00000271

0000a4e8 <__lshift>:
    a4e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a4ea:	465f      	mov	r7, fp
    a4ec:	4656      	mov	r6, sl
    a4ee:	464d      	mov	r5, r9
    a4f0:	4644      	mov	r4, r8
    a4f2:	b4f0      	push	{r4, r5, r6, r7}
    a4f4:	1c0e      	adds	r6, r1, #0
    a4f6:	6934      	ldr	r4, [r6, #16]
    a4f8:	1155      	asrs	r5, r2, #5
    a4fa:	3401      	adds	r4, #1
    a4fc:	68b3      	ldr	r3, [r6, #8]
    a4fe:	1964      	adds	r4, r4, r5
    a500:	4683      	mov	fp, r0
    a502:	4690      	mov	r8, r2
    a504:	6849      	ldr	r1, [r1, #4]
    a506:	429c      	cmp	r4, r3
    a508:	dd03      	ble.n	a512 <__lshift+0x2a>
    a50a:	005b      	lsls	r3, r3, #1
    a50c:	3101      	adds	r1, #1
    a50e:	429c      	cmp	r4, r3
    a510:	dcfb      	bgt.n	a50a <__lshift+0x22>
    a512:	4658      	mov	r0, fp
    a514:	f7ff fda0 	bl	a058 <_Balloc>
    a518:	4682      	mov	sl, r0
    a51a:	2014      	movs	r0, #20
    a51c:	1c02      	adds	r2, r0, #0
    a51e:	4452      	add	r2, sl
    a520:	2d00      	cmp	r5, #0
    a522:	dd09      	ble.n	a538 <__lshift+0x50>
    a524:	2300      	movs	r3, #0
    a526:	1c19      	adds	r1, r3, #0
    a528:	3301      	adds	r3, #1
    a52a:	c202      	stmia	r2!, {r1}
    a52c:	42ab      	cmp	r3, r5
    a52e:	d1fb      	bne.n	a528 <__lshift+0x40>
    a530:	1d1a      	adds	r2, r3, #4
    a532:	0092      	lsls	r2, r2, #2
    a534:	4452      	add	r2, sl
    a536:	3204      	adds	r2, #4
    a538:	6935      	ldr	r5, [r6, #16]
    a53a:	211f      	movs	r1, #31
    a53c:	3504      	adds	r5, #4
    a53e:	468c      	mov	ip, r1
    a540:	1c33      	adds	r3, r6, #0
    a542:	00ad      	lsls	r5, r5, #2
    a544:	3314      	adds	r3, #20
    a546:	1975      	adds	r5, r6, r5
    a548:	4647      	mov	r7, r8
    a54a:	4660      	mov	r0, ip
    a54c:	3504      	adds	r5, #4
    a54e:	1c19      	adds	r1, r3, #0
    a550:	4007      	ands	r7, r0
    a552:	46b8      	mov	r8, r7
    a554:	d026      	beq.n	a5a4 <__lshift+0xbc>
    a556:	2120      	movs	r1, #32
    a558:	4647      	mov	r7, r8
    a55a:	1bcf      	subs	r7, r1, r7
    a55c:	46bc      	mov	ip, r7
    a55e:	3920      	subs	r1, #32
    a560:	6818      	ldr	r0, [r3, #0]
    a562:	1c07      	adds	r7, r0, #0
    a564:	4640      	mov	r0, r8
    a566:	4087      	lsls	r7, r0
    a568:	4339      	orrs	r1, r7
    a56a:	c202      	stmia	r2!, {r1}
    a56c:	cb02      	ldmia	r3!, {r1}
    a56e:	4667      	mov	r7, ip
    a570:	40f9      	lsrs	r1, r7
    a572:	429d      	cmp	r5, r3
    a574:	d8f4      	bhi.n	a560 <__lshift+0x78>
    a576:	6011      	str	r1, [r2, #0]
    a578:	1e4b      	subs	r3, r1, #1
    a57a:	4199      	sbcs	r1, r3
    a57c:	1864      	adds	r4, r4, r1
    a57e:	6873      	ldr	r3, [r6, #4]
    a580:	4659      	mov	r1, fp
    a582:	6cca      	ldr	r2, [r1, #76]	; 0x4c
    a584:	009b      	lsls	r3, r3, #2
    a586:	18d3      	adds	r3, r2, r3
    a588:	681a      	ldr	r2, [r3, #0]
    a58a:	4650      	mov	r0, sl
    a58c:	3c01      	subs	r4, #1
    a58e:	6032      	str	r2, [r6, #0]
    a590:	6104      	str	r4, [r0, #16]
    a592:	601e      	str	r6, [r3, #0]
    a594:	bc3c      	pop	{r2, r3, r4, r5}
    a596:	4690      	mov	r8, r2
    a598:	4699      	mov	r9, r3
    a59a:	46a2      	mov	sl, r4
    a59c:	46ab      	mov	fp, r5
    a59e:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a5a0:	bc02      	pop	{r1}
    a5a2:	4708      	bx	r1
    a5a4:	c908      	ldmia	r1!, {r3}
    a5a6:	c208      	stmia	r2!, {r3}
    a5a8:	428d      	cmp	r5, r1
    a5aa:	d9e8      	bls.n	a57e <__lshift+0x96>
    a5ac:	c908      	ldmia	r1!, {r3}
    a5ae:	c208      	stmia	r2!, {r3}
    a5b0:	428d      	cmp	r5, r1
    a5b2:	d8f7      	bhi.n	a5a4 <__lshift+0xbc>
    a5b4:	e7e3      	b.n	a57e <__lshift+0x96>
    a5b6:	46c0      	nop			; (mov r8, r8)

0000a5b8 <__mcmp>:
    a5b8:	b570      	push	{r4, r5, r6, lr}
    a5ba:	1c03      	adds	r3, r0, #0
    a5bc:	690e      	ldr	r6, [r1, #16]
    a5be:	6900      	ldr	r0, [r0, #16]
    a5c0:	1b80      	subs	r0, r0, r6
    a5c2:	2800      	cmp	r0, #0
    a5c4:	d10f      	bne.n	a5e6 <__mcmp+0x2e>
    a5c6:	3604      	adds	r6, #4
    a5c8:	00b6      	lsls	r6, r6, #2
    a5ca:	1c1d      	adds	r5, r3, #0
    a5cc:	1989      	adds	r1, r1, r6
    a5ce:	199b      	adds	r3, r3, r6
    a5d0:	3514      	adds	r5, #20
    a5d2:	3304      	adds	r3, #4
    a5d4:	3104      	adds	r1, #4
    a5d6:	3b04      	subs	r3, #4
    a5d8:	3904      	subs	r1, #4
    a5da:	681c      	ldr	r4, [r3, #0]
    a5dc:	680a      	ldr	r2, [r1, #0]
    a5de:	4294      	cmp	r4, r2
    a5e0:	d104      	bne.n	a5ec <__mcmp+0x34>
    a5e2:	429d      	cmp	r5, r3
    a5e4:	d3f7      	bcc.n	a5d6 <__mcmp+0x1e>
    a5e6:	bc70      	pop	{r4, r5, r6}
    a5e8:	bc02      	pop	{r1}
    a5ea:	4708      	bx	r1
    a5ec:	4294      	cmp	r4, r2
    a5ee:	4192      	sbcs	r2, r2
    a5f0:	2001      	movs	r0, #1
    a5f2:	4310      	orrs	r0, r2
    a5f4:	e7f7      	b.n	a5e6 <__mcmp+0x2e>
    a5f6:	46c0      	nop			; (mov r8, r8)

0000a5f8 <__mdiff>:
    a5f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a5fa:	465f      	mov	r7, fp
    a5fc:	4656      	mov	r6, sl
    a5fe:	464d      	mov	r5, r9
    a600:	4644      	mov	r4, r8
    a602:	b4f0      	push	{r4, r5, r6, r7}
    a604:	1c07      	adds	r7, r0, #0
    a606:	1c0c      	adds	r4, r1, #0
    a608:	1c08      	adds	r0, r1, #0
    a60a:	1c11      	adds	r1, r2, #0
    a60c:	1c15      	adds	r5, r2, #0
    a60e:	f7ff ffd3 	bl	a5b8 <__mcmp>
    a612:	1e06      	subs	r6, r0, #0
    a614:	d067      	beq.n	a6e6 <__mdiff+0xee>
    a616:	2e00      	cmp	r6, #0
    a618:	db60      	blt.n	a6dc <__mdiff+0xe4>
    a61a:	2600      	movs	r6, #0
    a61c:	6861      	ldr	r1, [r4, #4]
    a61e:	1c38      	adds	r0, r7, #0
    a620:	f7ff fd1a 	bl	a058 <_Balloc>
    a624:	6922      	ldr	r2, [r4, #16]
    a626:	2704      	movs	r7, #4
    a628:	4694      	mov	ip, r2
    a62a:	1c3b      	adds	r3, r7, #0
    a62c:	4463      	add	r3, ip
    a62e:	009b      	lsls	r3, r3, #2
    a630:	18e3      	adds	r3, r4, r3
    a632:	19db      	adds	r3, r3, r7
    a634:	692f      	ldr	r7, [r5, #16]
    a636:	3704      	adds	r7, #4
    a638:	00bf      	lsls	r7, r7, #2
    a63a:	19ef      	adds	r7, r5, r7
    a63c:	2214      	movs	r2, #20
    a63e:	3704      	adds	r7, #4
    a640:	1812      	adds	r2, r2, r0
    a642:	60c6      	str	r6, [r0, #12]
    a644:	4698      	mov	r8, r3
    a646:	46bb      	mov	fp, r7
    a648:	3414      	adds	r4, #20
    a64a:	3514      	adds	r5, #20
    a64c:	4691      	mov	r9, r2
    a64e:	2100      	movs	r1, #0
    a650:	cc40      	ldmia	r4!, {r6}
    a652:	cd04      	ldmia	r5!, {r2}
    a654:	0433      	lsls	r3, r6, #16
    a656:	0c1b      	lsrs	r3, r3, #16
    a658:	469a      	mov	sl, r3
    a65a:	0413      	lsls	r3, r2, #16
    a65c:	0c1b      	lsrs	r3, r3, #16
    a65e:	4657      	mov	r7, sl
    a660:	1afb      	subs	r3, r7, r3
    a662:	185b      	adds	r3, r3, r1
    a664:	0c12      	lsrs	r2, r2, #16
    a666:	0c36      	lsrs	r6, r6, #16
    a668:	1419      	asrs	r1, r3, #16
    a66a:	1ab6      	subs	r6, r6, r2
    a66c:	1876      	adds	r6, r6, r1
    a66e:	041b      	lsls	r3, r3, #16
    a670:	0c1b      	lsrs	r3, r3, #16
    a672:	1431      	asrs	r1, r6, #16
    a674:	0436      	lsls	r6, r6, #16
    a676:	431e      	orrs	r6, r3
    a678:	464b      	mov	r3, r9
    a67a:	c340      	stmia	r3!, {r6}
    a67c:	1c22      	adds	r2, r4, #0
    a67e:	4699      	mov	r9, r3
    a680:	45ab      	cmp	fp, r5
    a682:	d8e5      	bhi.n	a650 <__mdiff+0x58>
    a684:	45a0      	cmp	r8, r4
    a686:	d91b      	bls.n	a6c0 <__mdiff+0xc8>
    a688:	ca80      	ldmia	r2!, {r7}
    a68a:	043d      	lsls	r5, r7, #16
    a68c:	0c2d      	lsrs	r5, r5, #16
    a68e:	194d      	adds	r5, r1, r5
    a690:	142e      	asrs	r6, r5, #16
    a692:	0c3f      	lsrs	r7, r7, #16
    a694:	19f6      	adds	r6, r6, r7
    a696:	042d      	lsls	r5, r5, #16
    a698:	1431      	asrs	r1, r6, #16
    a69a:	0c2d      	lsrs	r5, r5, #16
    a69c:	0436      	lsls	r6, r6, #16
    a69e:	432e      	orrs	r6, r5
    a6a0:	c340      	stmia	r3!, {r6}
    a6a2:	4590      	cmp	r8, r2
    a6a4:	d8f0      	bhi.n	a688 <__mdiff+0x90>
    a6a6:	43e3      	mvns	r3, r4
    a6a8:	4443      	add	r3, r8
    a6aa:	089b      	lsrs	r3, r3, #2
    a6ac:	3301      	adds	r3, #1
    a6ae:	009b      	lsls	r3, r3, #2
    a6b0:	444b      	add	r3, r9
    a6b2:	3b04      	subs	r3, #4
    a6b4:	681a      	ldr	r2, [r3, #0]
    a6b6:	2a00      	cmp	r2, #0
    a6b8:	d106      	bne.n	a6c8 <__mdiff+0xd0>
    a6ba:	2201      	movs	r2, #1
    a6bc:	4252      	negs	r2, r2
    a6be:	4494      	add	ip, r2
    a6c0:	3b04      	subs	r3, #4
    a6c2:	681a      	ldr	r2, [r3, #0]
    a6c4:	2a00      	cmp	r2, #0
    a6c6:	d0f8      	beq.n	a6ba <__mdiff+0xc2>
    a6c8:	4663      	mov	r3, ip
    a6ca:	6103      	str	r3, [r0, #16]
    a6cc:	bc3c      	pop	{r2, r3, r4, r5}
    a6ce:	4690      	mov	r8, r2
    a6d0:	4699      	mov	r9, r3
    a6d2:	46a2      	mov	sl, r4
    a6d4:	46ab      	mov	fp, r5
    a6d6:	bcf8      	pop	{r3, r4, r5, r6, r7}
    a6d8:	bc02      	pop	{r1}
    a6da:	4708      	bx	r1
    a6dc:	1c23      	adds	r3, r4, #0
    a6de:	2601      	movs	r6, #1
    a6e0:	1c2c      	adds	r4, r5, #0
    a6e2:	1c1d      	adds	r5, r3, #0
    a6e4:	e79a      	b.n	a61c <__mdiff+0x24>
    a6e6:	1c38      	adds	r0, r7, #0
    a6e8:	1c31      	adds	r1, r6, #0
    a6ea:	f7ff fcb5 	bl	a058 <_Balloc>
    a6ee:	2301      	movs	r3, #1
    a6f0:	6103      	str	r3, [r0, #16]
    a6f2:	6146      	str	r6, [r0, #20]
    a6f4:	e7ea      	b.n	a6cc <__mdiff+0xd4>
    a6f6:	46c0      	nop			; (mov r8, r8)

0000a6f8 <__ulp>:
    a6f8:	b510      	push	{r4, lr}
    a6fa:	4b10      	ldr	r3, [pc, #64]	; (a73c <__ulp+0x44>)
    a6fc:	4a10      	ldr	r2, [pc, #64]	; (a740 <__ulp+0x48>)
    a6fe:	400b      	ands	r3, r1
    a700:	189b      	adds	r3, r3, r2
    a702:	2b00      	cmp	r3, #0
    a704:	dd04      	ble.n	a710 <__ulp+0x18>
    a706:	1c19      	adds	r1, r3, #0
    a708:	2000      	movs	r0, #0
    a70a:	bc10      	pop	{r4}
    a70c:	bc04      	pop	{r2}
    a70e:	4710      	bx	r2
    a710:	425b      	negs	r3, r3
    a712:	151b      	asrs	r3, r3, #20
    a714:	2b13      	cmp	r3, #19
    a716:	dd0a      	ble.n	a72e <__ulp+0x36>
    a718:	3b14      	subs	r3, #20
    a71a:	2000      	movs	r0, #0
    a71c:	2100      	movs	r1, #0
    a71e:	2201      	movs	r2, #1
    a720:	2b1e      	cmp	r3, #30
    a722:	dc02      	bgt.n	a72a <__ulp+0x32>
    a724:	241f      	movs	r4, #31
    a726:	1ae3      	subs	r3, r4, r3
    a728:	409a      	lsls	r2, r3
    a72a:	1c10      	adds	r0, r2, #0
    a72c:	e7ed      	b.n	a70a <__ulp+0x12>
    a72e:	2280      	movs	r2, #128	; 0x80
    a730:	0312      	lsls	r2, r2, #12
    a732:	1c11      	adds	r1, r2, #0
    a734:	4119      	asrs	r1, r3
    a736:	2000      	movs	r0, #0
    a738:	e7e7      	b.n	a70a <__ulp+0x12>
    a73a:	46c0      	nop			; (mov r8, r8)
    a73c:	7ff00000 	.word	0x7ff00000
    a740:	fcc00000 	.word	0xfcc00000

0000a744 <__b2d>:
    a744:	b5f0      	push	{r4, r5, r6, r7, lr}
    a746:	4647      	mov	r7, r8
    a748:	b480      	push	{r7}
    a74a:	6904      	ldr	r4, [r0, #16]
    a74c:	3404      	adds	r4, #4
    a74e:	00a4      	lsls	r4, r4, #2
    a750:	1904      	adds	r4, r0, r4
    a752:	6825      	ldr	r5, [r4, #0]
    a754:	1c07      	adds	r7, r0, #0
    a756:	1c28      	adds	r0, r5, #0
    a758:	1c0e      	adds	r6, r1, #0
    a75a:	f7ff fd49 	bl	a1f0 <__hi0bits>
    a75e:	2320      	movs	r3, #32
    a760:	1a1b      	subs	r3, r3, r0
    a762:	3714      	adds	r7, #20
    a764:	6033      	str	r3, [r6, #0]
    a766:	280a      	cmp	r0, #10
    a768:	dc19      	bgt.n	a79e <__b2d+0x5a>
    a76a:	260b      	movs	r6, #11
    a76c:	1a36      	subs	r6, r6, r0
    a76e:	1c29      	adds	r1, r5, #0
    a770:	40f1      	lsrs	r1, r6
    a772:	4688      	mov	r8, r1
    a774:	491a      	ldr	r1, [pc, #104]	; (a7e0 <__b2d+0x9c>)
    a776:	1c0b      	adds	r3, r1, #0
    a778:	4641      	mov	r1, r8
    a77a:	430b      	orrs	r3, r1
    a77c:	2100      	movs	r1, #0
    a77e:	42a7      	cmp	r7, r4
    a780:	d202      	bcs.n	a788 <__b2d+0x44>
    a782:	3c04      	subs	r4, #4
    a784:	6821      	ldr	r1, [r4, #0]
    a786:	40f1      	lsrs	r1, r6
    a788:	3015      	adds	r0, #21
    a78a:	4085      	lsls	r5, r0
    a78c:	1c0a      	adds	r2, r1, #0
    a78e:	432a      	orrs	r2, r5
    a790:	1c10      	adds	r0, r2, #0
    a792:	1c19      	adds	r1, r3, #0
    a794:	bc04      	pop	{r2}
    a796:	4690      	mov	r8, r2
    a798:	bcf0      	pop	{r4, r5, r6, r7}
    a79a:	bc04      	pop	{r2}
    a79c:	4710      	bx	r2
    a79e:	2100      	movs	r1, #0
    a7a0:	42a7      	cmp	r7, r4
    a7a2:	d201      	bcs.n	a7a8 <__b2d+0x64>
    a7a4:	3c04      	subs	r4, #4
    a7a6:	6821      	ldr	r1, [r4, #0]
    a7a8:	380b      	subs	r0, #11
    a7aa:	2800      	cmp	r0, #0
    a7ac:	d013      	beq.n	a7d6 <__b2d+0x92>
    a7ae:	4b0c      	ldr	r3, [pc, #48]	; (a7e0 <__b2d+0x9c>)
    a7b0:	4085      	lsls	r5, r0
    a7b2:	432b      	orrs	r3, r5
    a7b4:	2620      	movs	r6, #32
    a7b6:	1a36      	subs	r6, r6, r0
    a7b8:	469c      	mov	ip, r3
    a7ba:	1c0d      	adds	r5, r1, #0
    a7bc:	40f5      	lsrs	r5, r6
    a7be:	4663      	mov	r3, ip
    a7c0:	432b      	orrs	r3, r5
    a7c2:	2500      	movs	r5, #0
    a7c4:	42bc      	cmp	r4, r7
    a7c6:	d902      	bls.n	a7ce <__b2d+0x8a>
    a7c8:	3c04      	subs	r4, #4
    a7ca:	6825      	ldr	r5, [r4, #0]
    a7cc:	40f5      	lsrs	r5, r6
    a7ce:	4081      	lsls	r1, r0
    a7d0:	1c2a      	adds	r2, r5, #0
    a7d2:	430a      	orrs	r2, r1
    a7d4:	e7dc      	b.n	a790 <__b2d+0x4c>
    a7d6:	4802      	ldr	r0, [pc, #8]	; (a7e0 <__b2d+0x9c>)
    a7d8:	1c03      	adds	r3, r0, #0
    a7da:	432b      	orrs	r3, r5
    a7dc:	1c0a      	adds	r2, r1, #0
    a7de:	e7d7      	b.n	a790 <__b2d+0x4c>
    a7e0:	3ff00000 	.word	0x3ff00000

0000a7e4 <__d2b>:
    a7e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a7e6:	464f      	mov	r7, r9
    a7e8:	4646      	mov	r6, r8
    a7ea:	b4c0      	push	{r6, r7}
    a7ec:	b083      	sub	sp, #12
    a7ee:	990a      	ldr	r1, [sp, #40]	; 0x28
    a7f0:	4688      	mov	r8, r1
    a7f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a7f4:	4689      	mov	r9, r1
    a7f6:	2101      	movs	r1, #1
    a7f8:	1c1f      	adds	r7, r3, #0
    a7fa:	1c16      	adds	r6, r2, #0
    a7fc:	f7ff fc2c 	bl	a058 <_Balloc>
    a800:	007d      	lsls	r5, r7, #1
    a802:	033b      	lsls	r3, r7, #12
    a804:	0b1b      	lsrs	r3, r3, #12
    a806:	0d6d      	lsrs	r5, r5, #21
    a808:	1c04      	adds	r4, r0, #0
    a80a:	9300      	str	r3, [sp, #0]
    a80c:	2d00      	cmp	r5, #0
    a80e:	d003      	beq.n	a818 <__d2b+0x34>
    a810:	2280      	movs	r2, #128	; 0x80
    a812:	0352      	lsls	r2, r2, #13
    a814:	4313      	orrs	r3, r2
    a816:	9300      	str	r3, [sp, #0]
    a818:	2e00      	cmp	r6, #0
    a81a:	d01a      	beq.n	a852 <__d2b+0x6e>
    a81c:	a801      	add	r0, sp, #4
    a81e:	9601      	str	r6, [sp, #4]
    a820:	f7ff fd06 	bl	a230 <__lo0bits>
    a824:	2800      	cmp	r0, #0
    a826:	d134      	bne.n	a892 <__d2b+0xae>
    a828:	9b01      	ldr	r3, [sp, #4]
    a82a:	9e00      	ldr	r6, [sp, #0]
    a82c:	6163      	str	r3, [r4, #20]
    a82e:	61a6      	str	r6, [r4, #24]
    a830:	4273      	negs	r3, r6
    a832:	4173      	adcs	r3, r6
    a834:	2602      	movs	r6, #2
    a836:	1af6      	subs	r6, r6, r3
    a838:	6126      	str	r6, [r4, #16]
    a83a:	2d00      	cmp	r5, #0
    a83c:	d013      	beq.n	a866 <__d2b+0x82>
    a83e:	4b1b      	ldr	r3, [pc, #108]	; (a8ac <__d2b+0xc8>)
    a840:	18ed      	adds	r5, r5, r3
    a842:	2335      	movs	r3, #53	; 0x35
    a844:	182d      	adds	r5, r5, r0
    a846:	4641      	mov	r1, r8
    a848:	1a18      	subs	r0, r3, r0
    a84a:	464a      	mov	r2, r9
    a84c:	600d      	str	r5, [r1, #0]
    a84e:	6010      	str	r0, [r2, #0]
    a850:	e017      	b.n	a882 <__d2b+0x9e>
    a852:	4668      	mov	r0, sp
    a854:	f7ff fcec 	bl	a230 <__lo0bits>
    a858:	9b00      	ldr	r3, [sp, #0]
    a85a:	2601      	movs	r6, #1
    a85c:	6163      	str	r3, [r4, #20]
    a85e:	6126      	str	r6, [r4, #16]
    a860:	3020      	adds	r0, #32
    a862:	2d00      	cmp	r5, #0
    a864:	d1eb      	bne.n	a83e <__d2b+0x5a>
    a866:	4b12      	ldr	r3, [pc, #72]	; (a8b0 <__d2b+0xcc>)
    a868:	18c0      	adds	r0, r0, r3
    a86a:	1cf3      	adds	r3, r6, #3
    a86c:	009b      	lsls	r3, r3, #2
    a86e:	4641      	mov	r1, r8
    a870:	18e3      	adds	r3, r4, r3
    a872:	6008      	str	r0, [r1, #0]
    a874:	6858      	ldr	r0, [r3, #4]
    a876:	f7ff fcbb 	bl	a1f0 <__hi0bits>
    a87a:	0176      	lsls	r6, r6, #5
    a87c:	1a36      	subs	r6, r6, r0
    a87e:	464a      	mov	r2, r9
    a880:	6016      	str	r6, [r2, #0]
    a882:	b003      	add	sp, #12
    a884:	1c20      	adds	r0, r4, #0
    a886:	bc0c      	pop	{r2, r3}
    a888:	4690      	mov	r8, r2
    a88a:	4699      	mov	r9, r3
    a88c:	bcf0      	pop	{r4, r5, r6, r7}
    a88e:	bc02      	pop	{r1}
    a890:	4708      	bx	r1
    a892:	9e00      	ldr	r6, [sp, #0]
    a894:	2320      	movs	r3, #32
    a896:	1a1b      	subs	r3, r3, r0
    a898:	1c32      	adds	r2, r6, #0
    a89a:	409a      	lsls	r2, r3
    a89c:	1c13      	adds	r3, r2, #0
    a89e:	9a01      	ldr	r2, [sp, #4]
    a8a0:	40c6      	lsrs	r6, r0
    a8a2:	4313      	orrs	r3, r2
    a8a4:	6163      	str	r3, [r4, #20]
    a8a6:	9600      	str	r6, [sp, #0]
    a8a8:	e7c1      	b.n	a82e <__d2b+0x4a>
    a8aa:	46c0      	nop			; (mov r8, r8)
    a8ac:	fffffbcd 	.word	0xfffffbcd
    a8b0:	fffffbce 	.word	0xfffffbce

0000a8b4 <__ratio>:
    a8b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    a8b6:	4647      	mov	r7, r8
    a8b8:	b480      	push	{r7}
    a8ba:	b086      	sub	sp, #24
    a8bc:	1c0f      	adds	r7, r1, #0
    a8be:	a905      	add	r1, sp, #20
    a8c0:	1c06      	adds	r6, r0, #0
    a8c2:	f7ff ff3f 	bl	a744 <__b2d>
    a8c6:	1c04      	adds	r4, r0, #0
    a8c8:	1c0d      	adds	r5, r1, #0
    a8ca:	1c38      	adds	r0, r7, #0
    a8cc:	a904      	add	r1, sp, #16
    a8ce:	9402      	str	r4, [sp, #8]
    a8d0:	9503      	str	r5, [sp, #12]
    a8d2:	f7ff ff37 	bl	a744 <__b2d>
    a8d6:	6936      	ldr	r6, [r6, #16]
    a8d8:	1c02      	adds	r2, r0, #0
    a8da:	1c0b      	adds	r3, r1, #0
    a8dc:	9804      	ldr	r0, [sp, #16]
    a8de:	9905      	ldr	r1, [sp, #20]
    a8e0:	46b0      	mov	r8, r6
    a8e2:	693e      	ldr	r6, [r7, #16]
    a8e4:	1a09      	subs	r1, r1, r0
    a8e6:	4640      	mov	r0, r8
    a8e8:	1b87      	subs	r7, r0, r6
    a8ea:	017f      	lsls	r7, r7, #5
    a8ec:	468c      	mov	ip, r1
    a8ee:	1c3e      	adds	r6, r7, #0
    a8f0:	4466      	add	r6, ip
    a8f2:	9200      	str	r2, [sp, #0]
    a8f4:	9301      	str	r3, [sp, #4]
    a8f6:	2e00      	cmp	r6, #0
    a8f8:	dd0f      	ble.n	a91a <__ratio+0x66>
    a8fa:	9903      	ldr	r1, [sp, #12]
    a8fc:	0536      	lsls	r6, r6, #20
    a8fe:	1989      	adds	r1, r1, r6
    a900:	9103      	str	r1, [sp, #12]
    a902:	9c02      	ldr	r4, [sp, #8]
    a904:	9d03      	ldr	r5, [sp, #12]
    a906:	1c29      	adds	r1, r5, #0
    a908:	1c20      	adds	r0, r4, #0
    a90a:	f003 fb67 	bl	dfdc <____aeabi_ddiv_from_thumb>
    a90e:	b006      	add	sp, #24
    a910:	bc04      	pop	{r2}
    a912:	4690      	mov	r8, r2
    a914:	bcf0      	pop	{r4, r5, r6, r7}
    a916:	bc04      	pop	{r2}
    a918:	4710      	bx	r2
    a91a:	9b01      	ldr	r3, [sp, #4]
    a91c:	0536      	lsls	r6, r6, #20
    a91e:	1b9e      	subs	r6, r3, r6
    a920:	9601      	str	r6, [sp, #4]
    a922:	9a00      	ldr	r2, [sp, #0]
    a924:	9b01      	ldr	r3, [sp, #4]
    a926:	e7ee      	b.n	a906 <__ratio+0x52>

0000a928 <_mprec_log10>:
    a928:	b510      	push	{r4, lr}
    a92a:	1c04      	adds	r4, r0, #0
    a92c:	2817      	cmp	r0, #23
    a92e:	dd0b      	ble.n	a948 <_mprec_log10+0x20>
    a930:	490a      	ldr	r1, [pc, #40]	; (a95c <_mprec_log10+0x34>)
    a932:	4809      	ldr	r0, [pc, #36]	; (a958 <_mprec_log10+0x30>)
    a934:	4a0a      	ldr	r2, [pc, #40]	; (a960 <_mprec_log10+0x38>)
    a936:	4b0b      	ldr	r3, [pc, #44]	; (a964 <_mprec_log10+0x3c>)
    a938:	3c01      	subs	r4, #1
    a93a:	f003 fb3d 	bl	dfb8 <____aeabi_dmul_from_thumb>
    a93e:	2c00      	cmp	r4, #0
    a940:	d1f8      	bne.n	a934 <_mprec_log10+0xc>
    a942:	bc10      	pop	{r4}
    a944:	bc04      	pop	{r2}
    a946:	4710      	bx	r2
    a948:	4b07      	ldr	r3, [pc, #28]	; (a968 <_mprec_log10+0x40>)
    a94a:	00c4      	lsls	r4, r0, #3
    a94c:	191c      	adds	r4, r3, r4
    a94e:	6920      	ldr	r0, [r4, #16]
    a950:	6961      	ldr	r1, [r4, #20]
    a952:	e7f6      	b.n	a942 <_mprec_log10+0x1a>
    a954:	46c0      	nop			; (mov r8, r8)
    a956:	46c0      	nop			; (mov r8, r8)
    a958:	00000000 	.word	0x00000000
    a95c:	3ff00000 	.word	0x3ff00000
    a960:	00000000 	.word	0x00000000
    a964:	40240000 	.word	0x40240000
    a968:	0000e480 	.word	0x0000e480

0000a96c <__copybits>:
    a96c:	b570      	push	{r4, r5, r6, lr}
    a96e:	6915      	ldr	r5, [r2, #16]
    a970:	1e4e      	subs	r6, r1, #1
    a972:	3504      	adds	r5, #4
    a974:	1176      	asrs	r6, r6, #5
    a976:	00ad      	lsls	r5, r5, #2
    a978:	3601      	adds	r6, #1
    a97a:	1c13      	adds	r3, r2, #0
    a97c:	1955      	adds	r5, r2, r5
    a97e:	00b6      	lsls	r6, r6, #2
    a980:	3314      	adds	r3, #20
    a982:	3504      	adds	r5, #4
    a984:	1986      	adds	r6, r0, r6
    a986:	42ab      	cmp	r3, r5
    a988:	d20a      	bcs.n	a9a0 <__copybits+0x34>
    a98a:	1c01      	adds	r1, r0, #0
    a98c:	cb10      	ldmia	r3!, {r4}
    a98e:	c110      	stmia	r1!, {r4}
    a990:	429d      	cmp	r5, r3
    a992:	d8fb      	bhi.n	a98c <__copybits+0x20>
    a994:	1aab      	subs	r3, r5, r2
    a996:	3b15      	subs	r3, #21
    a998:	089b      	lsrs	r3, r3, #2
    a99a:	3301      	adds	r3, #1
    a99c:	009b      	lsls	r3, r3, #2
    a99e:	18c0      	adds	r0, r0, r3
    a9a0:	4286      	cmp	r6, r0
    a9a2:	d903      	bls.n	a9ac <__copybits+0x40>
    a9a4:	2300      	movs	r3, #0
    a9a6:	c008      	stmia	r0!, {r3}
    a9a8:	4286      	cmp	r6, r0
    a9aa:	d8fc      	bhi.n	a9a6 <__copybits+0x3a>
    a9ac:	bc70      	pop	{r4, r5, r6}
    a9ae:	bc01      	pop	{r0}
    a9b0:	4700      	bx	r0
    a9b2:	46c0      	nop			; (mov r8, r8)

0000a9b4 <__any_on>:
    a9b4:	b510      	push	{r4, lr}
    a9b6:	1c03      	adds	r3, r0, #0
    a9b8:	6900      	ldr	r0, [r0, #16]
    a9ba:	114a      	asrs	r2, r1, #5
    a9bc:	4290      	cmp	r0, r2
    a9be:	da17      	bge.n	a9f0 <__any_on+0x3c>
    a9c0:	1c02      	adds	r2, r0, #0
    a9c2:	3204      	adds	r2, #4
    a9c4:	0092      	lsls	r2, r2, #2
    a9c6:	1c19      	adds	r1, r3, #0
    a9c8:	189b      	adds	r3, r3, r2
    a9ca:	3114      	adds	r1, #20
    a9cc:	1d1a      	adds	r2, r3, #4
    a9ce:	2000      	movs	r0, #0
    a9d0:	4291      	cmp	r1, r2
    a9d2:	d20a      	bcs.n	a9ea <__any_on+0x36>
    a9d4:	681a      	ldr	r2, [r3, #0]
    a9d6:	3001      	adds	r0, #1
    a9d8:	2a00      	cmp	r2, #0
    a9da:	d106      	bne.n	a9ea <__any_on+0x36>
    a9dc:	4299      	cmp	r1, r3
    a9de:	d218      	bcs.n	aa12 <__any_on+0x5e>
    a9e0:	3b04      	subs	r3, #4
    a9e2:	681a      	ldr	r2, [r3, #0]
    a9e4:	2a00      	cmp	r2, #0
    a9e6:	d0f9      	beq.n	a9dc <__any_on+0x28>
    a9e8:	2001      	movs	r0, #1
    a9ea:	bc10      	pop	{r4}
    a9ec:	bc02      	pop	{r1}
    a9ee:	4708      	bx	r1
    a9f0:	4290      	cmp	r0, r2
    a9f2:	dde6      	ble.n	a9c2 <__any_on+0xe>
    a9f4:	201f      	movs	r0, #31
    a9f6:	4001      	ands	r1, r0
    a9f8:	d0e3      	beq.n	a9c2 <__any_on+0xe>
    a9fa:	1d10      	adds	r0, r2, #4
    a9fc:	0080      	lsls	r0, r0, #2
    a9fe:	1818      	adds	r0, r3, r0
    aa00:	6844      	ldr	r4, [r0, #4]
    aa02:	1c20      	adds	r0, r4, #0
    aa04:	40c8      	lsrs	r0, r1
    aa06:	4088      	lsls	r0, r1
    aa08:	1c01      	adds	r1, r0, #0
    aa0a:	2001      	movs	r0, #1
    aa0c:	42a1      	cmp	r1, r4
    aa0e:	d1ec      	bne.n	a9ea <__any_on+0x36>
    aa10:	e7d7      	b.n	a9c2 <__any_on+0xe>
    aa12:	2000      	movs	r0, #0
    aa14:	e7e9      	b.n	a9ea <__any_on+0x36>
    aa16:	46c0      	nop			; (mov r8, r8)

0000aa18 <_putc_r>:
    aa18:	b570      	push	{r4, r5, r6, lr}
    aa1a:	1c05      	adds	r5, r0, #0
    aa1c:	1c0e      	adds	r6, r1, #0
    aa1e:	1c14      	adds	r4, r2, #0
    aa20:	2800      	cmp	r0, #0
    aa22:	d002      	beq.n	aa2a <_putc_r+0x12>
    aa24:	6b83      	ldr	r3, [r0, #56]	; 0x38
    aa26:	2b00      	cmp	r3, #0
    aa28:	d01a      	beq.n	aa60 <_putc_r+0x48>
    aa2a:	68a3      	ldr	r3, [r4, #8]
    aa2c:	3b01      	subs	r3, #1
    aa2e:	60a3      	str	r3, [r4, #8]
    aa30:	2b00      	cmp	r3, #0
    aa32:	db08      	blt.n	aa46 <_putc_r+0x2e>
    aa34:	6823      	ldr	r3, [r4, #0]
    aa36:	701e      	strb	r6, [r3, #0]
    aa38:	6823      	ldr	r3, [r4, #0]
    aa3a:	7818      	ldrb	r0, [r3, #0]
    aa3c:	3301      	adds	r3, #1
    aa3e:	6023      	str	r3, [r4, #0]
    aa40:	bc70      	pop	{r4, r5, r6}
    aa42:	bc02      	pop	{r1}
    aa44:	4708      	bx	r1
    aa46:	69a2      	ldr	r2, [r4, #24]
    aa48:	4293      	cmp	r3, r2
    aa4a:	db0c      	blt.n	aa66 <_putc_r+0x4e>
    aa4c:	6823      	ldr	r3, [r4, #0]
    aa4e:	701e      	strb	r6, [r3, #0]
    aa50:	6823      	ldr	r3, [r4, #0]
    aa52:	7819      	ldrb	r1, [r3, #0]
    aa54:	290a      	cmp	r1, #10
    aa56:	d00c      	beq.n	aa72 <_putc_r+0x5a>
    aa58:	3301      	adds	r3, #1
    aa5a:	1c08      	adds	r0, r1, #0
    aa5c:	6023      	str	r3, [r4, #0]
    aa5e:	e7ef      	b.n	aa40 <_putc_r+0x28>
    aa60:	f7fa f89a 	bl	4b98 <__sinit>
    aa64:	e7e1      	b.n	aa2a <_putc_r+0x12>
    aa66:	1c28      	adds	r0, r5, #0
    aa68:	1c31      	adds	r1, r6, #0
    aa6a:	1c22      	adds	r2, r4, #0
    aa6c:	f7fd fe88 	bl	8780 <__swbuf_r>
    aa70:	e7e6      	b.n	aa40 <_putc_r+0x28>
    aa72:	1c28      	adds	r0, r5, #0
    aa74:	1c22      	adds	r2, r4, #0
    aa76:	f7fd fe83 	bl	8780 <__swbuf_r>
    aa7a:	e7e1      	b.n	aa40 <_putc_r+0x28>

0000aa7c <putc>:
    aa7c:	b570      	push	{r4, r5, r6, lr}
    aa7e:	4d19      	ldr	r5, [pc, #100]	; (aae4 <putc+0x68>)
    aa80:	1c06      	adds	r6, r0, #0
    aa82:	6828      	ldr	r0, [r5, #0]
    aa84:	1c0c      	adds	r4, r1, #0
    aa86:	2800      	cmp	r0, #0
    aa88:	d002      	beq.n	aa90 <putc+0x14>
    aa8a:	6b83      	ldr	r3, [r0, #56]	; 0x38
    aa8c:	2b00      	cmp	r3, #0
    aa8e:	d01a      	beq.n	aac6 <putc+0x4a>
    aa90:	68a3      	ldr	r3, [r4, #8]
    aa92:	3b01      	subs	r3, #1
    aa94:	60a3      	str	r3, [r4, #8]
    aa96:	2b00      	cmp	r3, #0
    aa98:	db08      	blt.n	aaac <putc+0x30>
    aa9a:	6823      	ldr	r3, [r4, #0]
    aa9c:	701e      	strb	r6, [r3, #0]
    aa9e:	6823      	ldr	r3, [r4, #0]
    aaa0:	7818      	ldrb	r0, [r3, #0]
    aaa2:	3301      	adds	r3, #1
    aaa4:	6023      	str	r3, [r4, #0]
    aaa6:	bc70      	pop	{r4, r5, r6}
    aaa8:	bc02      	pop	{r1}
    aaaa:	4708      	bx	r1
    aaac:	69a2      	ldr	r2, [r4, #24]
    aaae:	4293      	cmp	r3, r2
    aab0:	db0c      	blt.n	aacc <putc+0x50>
    aab2:	6823      	ldr	r3, [r4, #0]
    aab4:	701e      	strb	r6, [r3, #0]
    aab6:	6823      	ldr	r3, [r4, #0]
    aab8:	7819      	ldrb	r1, [r3, #0]
    aaba:	290a      	cmp	r1, #10
    aabc:	d00c      	beq.n	aad8 <putc+0x5c>
    aabe:	3301      	adds	r3, #1
    aac0:	1c08      	adds	r0, r1, #0
    aac2:	6023      	str	r3, [r4, #0]
    aac4:	e7ef      	b.n	aaa6 <putc+0x2a>
    aac6:	f7fa f867 	bl	4b98 <__sinit>
    aaca:	e7e1      	b.n	aa90 <putc+0x14>
    aacc:	6828      	ldr	r0, [r5, #0]
    aace:	1c31      	adds	r1, r6, #0
    aad0:	1c22      	adds	r2, r4, #0
    aad2:	f7fd fe55 	bl	8780 <__swbuf_r>
    aad6:	e7e6      	b.n	aaa6 <putc+0x2a>
    aad8:	6828      	ldr	r0, [r5, #0]
    aada:	1c22      	adds	r2, r4, #0
    aadc:	f7fd fe50 	bl	8780 <__swbuf_r>
    aae0:	e7e1      	b.n	aaa6 <putc+0x2a>
    aae2:	46c0      	nop			; (mov r8, r8)
    aae4:	40000000 	.word	0x40000000

0000aae8 <_realloc_r>:
    aae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    aaea:	465f      	mov	r7, fp
    aaec:	4656      	mov	r6, sl
    aaee:	464d      	mov	r5, r9
    aaf0:	4644      	mov	r4, r8
    aaf2:	b4f0      	push	{r4, r5, r6, r7}
    aaf4:	b085      	sub	sp, #20
    aaf6:	4680      	mov	r8, r0
    aaf8:	1c0e      	adds	r6, r1, #0
    aafa:	1c17      	adds	r7, r2, #0
    aafc:	2900      	cmp	r1, #0
    aafe:	d100      	bne.n	ab02 <_realloc_r+0x1a>
    ab00:	e15f      	b.n	adc2 <_realloc_r+0x2da>
    ab02:	1c34      	adds	r4, r6, #0
    ab04:	1c3d      	adds	r5, r7, #0
    ab06:	3c08      	subs	r4, #8
    ab08:	350b      	adds	r5, #11
    ab0a:	f7fa fe17 	bl	573c <__malloc_lock>
    ab0e:	6863      	ldr	r3, [r4, #4]
    ab10:	2d16      	cmp	r5, #22
    ab12:	d900      	bls.n	ab16 <_realloc_r+0x2e>
    ab14:	e085      	b.n	ac22 <_realloc_r+0x13a>
    ab16:	2210      	movs	r2, #16
    ab18:	2100      	movs	r1, #0
    ab1a:	9100      	str	r1, [sp, #0]
    ab1c:	9201      	str	r2, [sp, #4]
    ab1e:	1c15      	adds	r5, r2, #0
    ab20:	42bd      	cmp	r5, r7
    ab22:	d200      	bcs.n	ab26 <_realloc_r+0x3e>
    ab24:	e152      	b.n	adcc <_realloc_r+0x2e4>
    ab26:	9800      	ldr	r0, [sp, #0]
    ab28:	2800      	cmp	r0, #0
    ab2a:	d000      	beq.n	ab2e <_realloc_r+0x46>
    ab2c:	e14e      	b.n	adcc <_realloc_r+0x2e4>
    ab2e:	2203      	movs	r2, #3
    ab30:	1c18      	adds	r0, r3, #0
    ab32:	4390      	bics	r0, r2
    ab34:	9901      	ldr	r1, [sp, #4]
    ab36:	4681      	mov	r9, r0
    ab38:	4692      	mov	sl, r2
    ab3a:	4589      	cmp	r9, r1
    ab3c:	da77      	bge.n	ac2e <_realloc_r+0x146>
    ab3e:	4abb      	ldr	r2, [pc, #748]	; (ae2c <_realloc_r+0x344>)
    ab40:	6892      	ldr	r2, [r2, #8]
    ab42:	1c21      	adds	r1, r4, #0
    ab44:	4449      	add	r1, r9
    ab46:	4694      	mov	ip, r2
    ab48:	458c      	cmp	ip, r1
    ab4a:	d100      	bne.n	ab4e <_realloc_r+0x66>
    ab4c:	e143      	b.n	add6 <_realloc_r+0x2ee>
    ab4e:	6848      	ldr	r0, [r1, #4]
    ab50:	2201      	movs	r2, #1
    ab52:	9003      	str	r0, [sp, #12]
    ab54:	4390      	bics	r0, r2
    ab56:	4683      	mov	fp, r0
    ab58:	448b      	add	fp, r1
    ab5a:	4658      	mov	r0, fp
    ab5c:	6840      	ldr	r0, [r0, #4]
    ab5e:	4210      	tst	r0, r2
    ab60:	d100      	bne.n	ab64 <_realloc_r+0x7c>
    ab62:	e081      	b.n	ac68 <_realloc_r+0x180>
    ab64:	9800      	ldr	r0, [sp, #0]
    ab66:	1c01      	adds	r1, r0, #0
    ab68:	07da      	lsls	r2, r3, #31
    ab6a:	d500      	bpl.n	ab6e <_realloc_r+0x86>
    ab6c:	e09d      	b.n	acaa <_realloc_r+0x1c2>
    ab6e:	6823      	ldr	r3, [r4, #0]
    ab70:	1ae3      	subs	r3, r4, r3
    ab72:	469a      	mov	sl, r3
    ab74:	685b      	ldr	r3, [r3, #4]
    ab76:	469b      	mov	fp, r3
    ab78:	465a      	mov	r2, fp
    ab7a:	2303      	movs	r3, #3
    ab7c:	439a      	bics	r2, r3
    ab7e:	1c13      	adds	r3, r2, #0
    ab80:	2900      	cmp	r1, #0
    ab82:	d100      	bne.n	ab86 <_realloc_r+0x9e>
    ab84:	e0d6      	b.n	ad34 <_realloc_r+0x24c>
    ab86:	4561      	cmp	r1, ip
    ab88:	d100      	bne.n	ab8c <_realloc_r+0xa4>
    ab8a:	e151      	b.n	ae30 <_realloc_r+0x348>
    ab8c:	444b      	add	r3, r9
    ab8e:	9303      	str	r3, [sp, #12]
    ab90:	181b      	adds	r3, r3, r0
    ab92:	469b      	mov	fp, r3
    ab94:	9b01      	ldr	r3, [sp, #4]
    ab96:	455b      	cmp	r3, fp
    ab98:	dd00      	ble.n	ab9c <_realloc_r+0xb4>
    ab9a:	e0cd      	b.n	ad38 <_realloc_r+0x250>
    ab9c:	68cb      	ldr	r3, [r1, #12]
    ab9e:	688a      	ldr	r2, [r1, #8]
    aba0:	60d3      	str	r3, [r2, #12]
    aba2:	609a      	str	r2, [r3, #8]
    aba4:	4650      	mov	r0, sl
    aba6:	68c3      	ldr	r3, [r0, #12]
    aba8:	6882      	ldr	r2, [r0, #8]
    abaa:	60d3      	str	r3, [r2, #12]
    abac:	609a      	str	r2, [r3, #8]
    abae:	2304      	movs	r3, #4
    abb0:	425b      	negs	r3, r3
    abb2:	2108      	movs	r1, #8
    abb4:	1c1a      	adds	r2, r3, #0
    abb6:	1c0f      	adds	r7, r1, #0
    abb8:	444a      	add	r2, r9
    abba:	4457      	add	r7, sl
    abbc:	2a24      	cmp	r2, #36	; 0x24
    abbe:	d900      	bls.n	abc2 <_realloc_r+0xda>
    abc0:	e194      	b.n	aeec <_realloc_r+0x404>
    abc2:	1c39      	adds	r1, r7, #0
    abc4:	2a13      	cmp	r2, #19
    abc6:	d920      	bls.n	ac0a <_realloc_r+0x122>
    abc8:	1c33      	adds	r3, r6, #0
    abca:	cb02      	ldmia	r3!, {r1}
    abcc:	6081      	str	r1, [r0, #8]
    abce:	6871      	ldr	r1, [r6, #4]
    abd0:	60c1      	str	r1, [r0, #12]
    abd2:	2010      	movs	r0, #16
    abd4:	1c01      	adds	r1, r0, #0
    abd6:	4451      	add	r1, sl
    abd8:	1d1e      	adds	r6, r3, #4
    abda:	2a1b      	cmp	r2, #27
    abdc:	d915      	bls.n	ac0a <_realloc_r+0x122>
    abde:	685b      	ldr	r3, [r3, #4]
    abe0:	4651      	mov	r1, sl
    abe2:	610b      	str	r3, [r1, #16]
    abe4:	6871      	ldr	r1, [r6, #4]
    abe6:	4650      	mov	r0, sl
    abe8:	6141      	str	r1, [r0, #20]
    abea:	2018      	movs	r0, #24
    abec:	1c01      	adds	r1, r0, #0
    abee:	1d33      	adds	r3, r6, #4
    abf0:	4451      	add	r1, sl
    abf2:	3608      	adds	r6, #8
    abf4:	2a24      	cmp	r2, #36	; 0x24
    abf6:	d108      	bne.n	ac0a <_realloc_r+0x122>
    abf8:	685b      	ldr	r3, [r3, #4]
    abfa:	4651      	mov	r1, sl
    abfc:	618b      	str	r3, [r1, #24]
    abfe:	6873      	ldr	r3, [r6, #4]
    ac00:	3a04      	subs	r2, #4
    ac02:	61cb      	str	r3, [r1, #28]
    ac04:	1c11      	adds	r1, r2, #0
    ac06:	4451      	add	r1, sl
    ac08:	3608      	adds	r6, #8
    ac0a:	1c32      	adds	r2, r6, #0
    ac0c:	ca01      	ldmia	r2!, {r0}
    ac0e:	1c0b      	adds	r3, r1, #0
    ac10:	c301      	stmia	r3!, {r0}
    ac12:	6870      	ldr	r0, [r6, #4]
    ac14:	6048      	str	r0, [r1, #4]
    ac16:	6852      	ldr	r2, [r2, #4]
    ac18:	605a      	str	r2, [r3, #4]
    ac1a:	4650      	mov	r0, sl
    ac1c:	6843      	ldr	r3, [r0, #4]
    ac1e:	4654      	mov	r4, sl
    ac20:	e008      	b.n	ac34 <_realloc_r+0x14c>
    ac22:	2207      	movs	r2, #7
    ac24:	4395      	bics	r5, r2
    ac26:	0fe8      	lsrs	r0, r5, #31
    ac28:	9501      	str	r5, [sp, #4]
    ac2a:	9000      	str	r0, [sp, #0]
    ac2c:	e778      	b.n	ab20 <_realloc_r+0x38>
    ac2e:	1c27      	adds	r7, r4, #0
    ac30:	3708      	adds	r7, #8
    ac32:	4683      	mov	fp, r0
    ac34:	4658      	mov	r0, fp
    ac36:	1b42      	subs	r2, r0, r5
    ac38:	2a0f      	cmp	r2, #15
    ac3a:	d825      	bhi.n	ac88 <_realloc_r+0x1a0>
    ac3c:	2201      	movs	r2, #1
    ac3e:	4013      	ands	r3, r2
    ac40:	4659      	mov	r1, fp
    ac42:	430b      	orrs	r3, r1
    ac44:	6063      	str	r3, [r4, #4]
    ac46:	445c      	add	r4, fp
    ac48:	6863      	ldr	r3, [r4, #4]
    ac4a:	431a      	orrs	r2, r3
    ac4c:	6062      	str	r2, [r4, #4]
    ac4e:	4640      	mov	r0, r8
    ac50:	f7fa fd76 	bl	5740 <__malloc_unlock>
    ac54:	b005      	add	sp, #20
    ac56:	1c38      	adds	r0, r7, #0
    ac58:	bc3c      	pop	{r2, r3, r4, r5}
    ac5a:	4690      	mov	r8, r2
    ac5c:	4699      	mov	r9, r3
    ac5e:	46a2      	mov	sl, r4
    ac60:	46ab      	mov	fp, r5
    ac62:	bcf0      	pop	{r4, r5, r6, r7}
    ac64:	bc02      	pop	{r1}
    ac66:	4708      	bx	r1
    ac68:	9803      	ldr	r0, [sp, #12]
    ac6a:	4652      	mov	r2, sl
    ac6c:	4390      	bics	r0, r2
    ac6e:	4683      	mov	fp, r0
    ac70:	9a01      	ldr	r2, [sp, #4]
    ac72:	44cb      	add	fp, r9
    ac74:	455a      	cmp	r2, fp
    ac76:	dd00      	ble.n	ac7a <_realloc_r+0x192>
    ac78:	e776      	b.n	ab68 <_realloc_r+0x80>
    ac7a:	68ca      	ldr	r2, [r1, #12]
    ac7c:	6889      	ldr	r1, [r1, #8]
    ac7e:	1c27      	adds	r7, r4, #0
    ac80:	60ca      	str	r2, [r1, #12]
    ac82:	6091      	str	r1, [r2, #8]
    ac84:	3708      	adds	r7, #8
    ac86:	e7d5      	b.n	ac34 <_realloc_r+0x14c>
    ac88:	2001      	movs	r0, #1
    ac8a:	4003      	ands	r3, r0
    ac8c:	1961      	adds	r1, r4, r5
    ac8e:	431d      	orrs	r5, r3
    ac90:	1c03      	adds	r3, r0, #0
    ac92:	4313      	orrs	r3, r2
    ac94:	6065      	str	r5, [r4, #4]
    ac96:	604b      	str	r3, [r1, #4]
    ac98:	188a      	adds	r2, r1, r2
    ac9a:	6853      	ldr	r3, [r2, #4]
    ac9c:	4318      	orrs	r0, r3
    ac9e:	6050      	str	r0, [r2, #4]
    aca0:	3108      	adds	r1, #8
    aca2:	4640      	mov	r0, r8
    aca4:	f7fa f8b6 	bl	4e14 <_free_r>
    aca8:	e7d1      	b.n	ac4e <_realloc_r+0x166>
    acaa:	1c39      	adds	r1, r7, #0
    acac:	4640      	mov	r0, r8
    acae:	f7fa f9fb 	bl	50a8 <_malloc_r>
    acb2:	1e07      	subs	r7, r0, #0
    acb4:	d0cb      	beq.n	ac4e <_realloc_r+0x166>
    acb6:	6863      	ldr	r3, [r4, #4]
    acb8:	2101      	movs	r1, #1
    acba:	1c18      	adds	r0, r3, #0
    acbc:	1c3a      	adds	r2, r7, #0
    acbe:	4388      	bics	r0, r1
    acc0:	3a08      	subs	r2, #8
    acc2:	1821      	adds	r1, r4, r0
    acc4:	428a      	cmp	r2, r1
    acc6:	d100      	bne.n	acca <_realloc_r+0x1e2>
    acc8:	e108      	b.n	aedc <_realloc_r+0x3f4>
    acca:	2304      	movs	r3, #4
    accc:	425b      	negs	r3, r3
    acce:	1c1a      	adds	r2, r3, #0
    acd0:	444a      	add	r2, r9
    acd2:	2a24      	cmp	r2, #36	; 0x24
    acd4:	d900      	bls.n	acd8 <_realloc_r+0x1f0>
    acd6:	e0a4      	b.n	ae22 <_realloc_r+0x33a>
    acd8:	1c31      	adds	r1, r6, #0
    acda:	1c3b      	adds	r3, r7, #0
    acdc:	2a13      	cmp	r2, #19
    acde:	d919      	bls.n	ad14 <_realloc_r+0x22c>
    ace0:	1c34      	adds	r4, r6, #0
    ace2:	cc08      	ldmia	r4!, {r3}
    ace4:	1c38      	adds	r0, r7, #0
    ace6:	c008      	stmia	r0!, {r3}
    ace8:	6873      	ldr	r3, [r6, #4]
    acea:	1d21      	adds	r1, r4, #4
    acec:	607b      	str	r3, [r7, #4]
    acee:	1d03      	adds	r3, r0, #4
    acf0:	2a1b      	cmp	r2, #27
    acf2:	d90f      	bls.n	ad14 <_realloc_r+0x22c>
    acf4:	6864      	ldr	r4, [r4, #4]
    acf6:	6044      	str	r4, [r0, #4]
    acf8:	1d0c      	adds	r4, r1, #4
    acfa:	6849      	ldr	r1, [r1, #4]
    acfc:	1d18      	adds	r0, r3, #4
    acfe:	6059      	str	r1, [r3, #4]
    ad00:	3308      	adds	r3, #8
    ad02:	1d21      	adds	r1, r4, #4
    ad04:	2a24      	cmp	r2, #36	; 0x24
    ad06:	d105      	bne.n	ad14 <_realloc_r+0x22c>
    ad08:	6862      	ldr	r2, [r4, #4]
    ad0a:	6042      	str	r2, [r0, #4]
    ad0c:	684a      	ldr	r2, [r1, #4]
    ad0e:	3108      	adds	r1, #8
    ad10:	605a      	str	r2, [r3, #4]
    ad12:	3308      	adds	r3, #8
    ad14:	1c08      	adds	r0, r1, #0
    ad16:	c810      	ldmia	r0!, {r4}
    ad18:	1c1a      	adds	r2, r3, #0
    ad1a:	c210      	stmia	r2!, {r4}
    ad1c:	6849      	ldr	r1, [r1, #4]
    ad1e:	6059      	str	r1, [r3, #4]
    ad20:	6843      	ldr	r3, [r0, #4]
    ad22:	6053      	str	r3, [r2, #4]
    ad24:	4640      	mov	r0, r8
    ad26:	1c31      	adds	r1, r6, #0
    ad28:	f7fa f874 	bl	4e14 <_free_r>
    ad2c:	4640      	mov	r0, r8
    ad2e:	f7fa fd07 	bl	5740 <__malloc_unlock>
    ad32:	e78f      	b.n	ac54 <_realloc_r+0x16c>
    ad34:	444b      	add	r3, r9
    ad36:	9303      	str	r3, [sp, #12]
    ad38:	9b01      	ldr	r3, [sp, #4]
    ad3a:	9803      	ldr	r0, [sp, #12]
    ad3c:	4283      	cmp	r3, r0
    ad3e:	dcb4      	bgt.n	acaa <_realloc_r+0x1c2>
    ad40:	4651      	mov	r1, sl
    ad42:	68cb      	ldr	r3, [r1, #12]
    ad44:	688a      	ldr	r2, [r1, #8]
    ad46:	60d3      	str	r3, [r2, #12]
    ad48:	609a      	str	r2, [r3, #8]
    ad4a:	2304      	movs	r3, #4
    ad4c:	2208      	movs	r2, #8
    ad4e:	425b      	negs	r3, r3
    ad50:	1c17      	adds	r7, r2, #0
    ad52:	1c1a      	adds	r2, r3, #0
    ad54:	444a      	add	r2, r9
    ad56:	4457      	add	r7, sl
    ad58:	2a24      	cmp	r2, #36	; 0x24
    ad5a:	d858      	bhi.n	ae0e <_realloc_r+0x326>
    ad5c:	1c39      	adds	r1, r7, #0
    ad5e:	2a13      	cmp	r2, #19
    ad60:	d921      	bls.n	ada6 <_realloc_r+0x2be>
    ad62:	1c33      	adds	r3, r6, #0
    ad64:	cb02      	ldmia	r3!, {r1}
    ad66:	4650      	mov	r0, sl
    ad68:	6081      	str	r1, [r0, #8]
    ad6a:	6871      	ldr	r1, [r6, #4]
    ad6c:	60c1      	str	r1, [r0, #12]
    ad6e:	2010      	movs	r0, #16
    ad70:	1c01      	adds	r1, r0, #0
    ad72:	4451      	add	r1, sl
    ad74:	1d1e      	adds	r6, r3, #4
    ad76:	2a1b      	cmp	r2, #27
    ad78:	d915      	bls.n	ada6 <_realloc_r+0x2be>
    ad7a:	685b      	ldr	r3, [r3, #4]
    ad7c:	4651      	mov	r1, sl
    ad7e:	610b      	str	r3, [r1, #16]
    ad80:	6871      	ldr	r1, [r6, #4]
    ad82:	4650      	mov	r0, sl
    ad84:	6141      	str	r1, [r0, #20]
    ad86:	2018      	movs	r0, #24
    ad88:	1c01      	adds	r1, r0, #0
    ad8a:	1d33      	adds	r3, r6, #4
    ad8c:	4451      	add	r1, sl
    ad8e:	3608      	adds	r6, #8
    ad90:	2a24      	cmp	r2, #36	; 0x24
    ad92:	d108      	bne.n	ada6 <_realloc_r+0x2be>
    ad94:	685b      	ldr	r3, [r3, #4]
    ad96:	4651      	mov	r1, sl
    ad98:	618b      	str	r3, [r1, #24]
    ad9a:	6873      	ldr	r3, [r6, #4]
    ad9c:	3a04      	subs	r2, #4
    ad9e:	61cb      	str	r3, [r1, #28]
    ada0:	1c11      	adds	r1, r2, #0
    ada2:	4451      	add	r1, sl
    ada4:	3608      	adds	r6, #8
    ada6:	1c32      	adds	r2, r6, #0
    ada8:	ca01      	ldmia	r2!, {r0}
    adaa:	1c0b      	adds	r3, r1, #0
    adac:	c301      	stmia	r3!, {r0}
    adae:	6870      	ldr	r0, [r6, #4]
    adb0:	6048      	str	r0, [r1, #4]
    adb2:	6852      	ldr	r2, [r2, #4]
    adb4:	9903      	ldr	r1, [sp, #12]
    adb6:	605a      	str	r2, [r3, #4]
    adb8:	4650      	mov	r0, sl
    adba:	6843      	ldr	r3, [r0, #4]
    adbc:	468b      	mov	fp, r1
    adbe:	4654      	mov	r4, sl
    adc0:	e738      	b.n	ac34 <_realloc_r+0x14c>
    adc2:	1c11      	adds	r1, r2, #0
    adc4:	f7fa f970 	bl	50a8 <_malloc_r>
    adc8:	1c07      	adds	r7, r0, #0
    adca:	e743      	b.n	ac54 <_realloc_r+0x16c>
    adcc:	230c      	movs	r3, #12
    adce:	4641      	mov	r1, r8
    add0:	600b      	str	r3, [r1, #0]
    add2:	2700      	movs	r7, #0
    add4:	e73e      	b.n	ac54 <_realloc_r+0x16c>
    add6:	6850      	ldr	r0, [r2, #4]
    add8:	1c11      	adds	r1, r2, #0
    adda:	4652      	mov	r2, sl
    addc:	4390      	bics	r0, r2
    adde:	4682      	mov	sl, r0
    ade0:	2210      	movs	r2, #16
    ade2:	44ca      	add	sl, r9
    ade4:	1952      	adds	r2, r2, r5
    ade6:	4592      	cmp	sl, r2
    ade8:	da00      	bge.n	adec <_realloc_r+0x304>
    adea:	e6bd      	b.n	ab68 <_realloc_r+0x80>
    adec:	4b0f      	ldr	r3, [pc, #60]	; (ae2c <_realloc_r+0x344>)
    adee:	1962      	adds	r2, r4, r5
    adf0:	4650      	mov	r0, sl
    adf2:	609a      	str	r2, [r3, #8]
    adf4:	1b41      	subs	r1, r0, r5
    adf6:	2301      	movs	r3, #1
    adf8:	4319      	orrs	r1, r3
    adfa:	6051      	str	r1, [r2, #4]
    adfc:	6862      	ldr	r2, [r4, #4]
    adfe:	4013      	ands	r3, r2
    ae00:	431d      	orrs	r5, r3
    ae02:	6065      	str	r5, [r4, #4]
    ae04:	4640      	mov	r0, r8
    ae06:	f7fa fc9b 	bl	5740 <__malloc_unlock>
    ae0a:	1c37      	adds	r7, r6, #0
    ae0c:	e722      	b.n	ac54 <_realloc_r+0x16c>
    ae0e:	1c38      	adds	r0, r7, #0
    ae10:	1c31      	adds	r1, r6, #0
    ae12:	f7ff f8d3 	bl	9fbc <memmove>
    ae16:	9803      	ldr	r0, [sp, #12]
    ae18:	4652      	mov	r2, sl
    ae1a:	6853      	ldr	r3, [r2, #4]
    ae1c:	4683      	mov	fp, r0
    ae1e:	4654      	mov	r4, sl
    ae20:	e708      	b.n	ac34 <_realloc_r+0x14c>
    ae22:	1c38      	adds	r0, r7, #0
    ae24:	1c31      	adds	r1, r6, #0
    ae26:	f7ff f8c9 	bl	9fbc <memmove>
    ae2a:	e77b      	b.n	ad24 <_realloc_r+0x23c>
    ae2c:	40000430 	.word	0x40000430
    ae30:	444b      	add	r3, r9
    ae32:	9303      	str	r3, [sp, #12]
    ae34:	181b      	adds	r3, r3, r0
    ae36:	469b      	mov	fp, r3
    ae38:	1c2b      	adds	r3, r5, #0
    ae3a:	3310      	adds	r3, #16
    ae3c:	459b      	cmp	fp, r3
    ae3e:	da00      	bge.n	ae42 <_realloc_r+0x35a>
    ae40:	e77a      	b.n	ad38 <_realloc_r+0x250>
    ae42:	4652      	mov	r2, sl
    ae44:	68d3      	ldr	r3, [r2, #12]
    ae46:	2004      	movs	r0, #4
    ae48:	6892      	ldr	r2, [r2, #8]
    ae4a:	4240      	negs	r0, r0
    ae4c:	60d3      	str	r3, [r2, #12]
    ae4e:	609a      	str	r2, [r3, #8]
    ae50:	2308      	movs	r3, #8
    ae52:	1c02      	adds	r2, r0, #0
    ae54:	1c1f      	adds	r7, r3, #0
    ae56:	444a      	add	r2, r9
    ae58:	4457      	add	r7, sl
    ae5a:	2a24      	cmp	r2, #36	; 0x24
    ae5c:	d84e      	bhi.n	aefc <_realloc_r+0x414>
    ae5e:	1c39      	adds	r1, r7, #0
    ae60:	2a13      	cmp	r2, #19
    ae62:	d921      	bls.n	aea8 <_realloc_r+0x3c0>
    ae64:	1c33      	adds	r3, r6, #0
    ae66:	cb02      	ldmia	r3!, {r1}
    ae68:	4650      	mov	r0, sl
    ae6a:	6081      	str	r1, [r0, #8]
    ae6c:	6871      	ldr	r1, [r6, #4]
    ae6e:	60c1      	str	r1, [r0, #12]
    ae70:	2010      	movs	r0, #16
    ae72:	1c01      	adds	r1, r0, #0
    ae74:	4451      	add	r1, sl
    ae76:	1d1e      	adds	r6, r3, #4
    ae78:	2a1b      	cmp	r2, #27
    ae7a:	d915      	bls.n	aea8 <_realloc_r+0x3c0>
    ae7c:	685b      	ldr	r3, [r3, #4]
    ae7e:	4651      	mov	r1, sl
    ae80:	610b      	str	r3, [r1, #16]
    ae82:	6871      	ldr	r1, [r6, #4]
    ae84:	4650      	mov	r0, sl
    ae86:	6141      	str	r1, [r0, #20]
    ae88:	2018      	movs	r0, #24
    ae8a:	1c01      	adds	r1, r0, #0
    ae8c:	1d33      	adds	r3, r6, #4
    ae8e:	4451      	add	r1, sl
    ae90:	3608      	adds	r6, #8
    ae92:	2a24      	cmp	r2, #36	; 0x24
    ae94:	d108      	bne.n	aea8 <_realloc_r+0x3c0>
    ae96:	685b      	ldr	r3, [r3, #4]
    ae98:	4651      	mov	r1, sl
    ae9a:	618b      	str	r3, [r1, #24]
    ae9c:	6873      	ldr	r3, [r6, #4]
    ae9e:	3a04      	subs	r2, #4
    aea0:	61cb      	str	r3, [r1, #28]
    aea2:	1c11      	adds	r1, r2, #0
    aea4:	4451      	add	r1, sl
    aea6:	3608      	adds	r6, #8
    aea8:	1c32      	adds	r2, r6, #0
    aeaa:	ca01      	ldmia	r2!, {r0}
    aeac:	1c0b      	adds	r3, r1, #0
    aeae:	c301      	stmia	r3!, {r0}
    aeb0:	6870      	ldr	r0, [r6, #4]
    aeb2:	6048      	str	r0, [r1, #4]
    aeb4:	6852      	ldr	r2, [r2, #4]
    aeb6:	605a      	str	r2, [r3, #4]
    aeb8:	1c2a      	adds	r2, r5, #0
    aeba:	4b13      	ldr	r3, [pc, #76]	; (af08 <_realloc_r+0x420>)
    aebc:	4452      	add	r2, sl
    aebe:	4659      	mov	r1, fp
    aec0:	1b48      	subs	r0, r1, r5
    aec2:	609a      	str	r2, [r3, #8]
    aec4:	2301      	movs	r3, #1
    aec6:	4318      	orrs	r0, r3
    aec8:	6050      	str	r0, [r2, #4]
    aeca:	4650      	mov	r0, sl
    aecc:	6842      	ldr	r2, [r0, #4]
    aece:	4013      	ands	r3, r2
    aed0:	431d      	orrs	r5, r3
    aed2:	6045      	str	r5, [r0, #4]
    aed4:	4640      	mov	r0, r8
    aed6:	f7fa fc33 	bl	5740 <__malloc_unlock>
    aeda:	e6bb      	b.n	ac54 <_realloc_r+0x16c>
    aedc:	6852      	ldr	r2, [r2, #4]
    aede:	2103      	movs	r1, #3
    aee0:	438a      	bics	r2, r1
    aee2:	4693      	mov	fp, r2
    aee4:	1c27      	adds	r7, r4, #0
    aee6:	44cb      	add	fp, r9
    aee8:	3708      	adds	r7, #8
    aeea:	e6a3      	b.n	ac34 <_realloc_r+0x14c>
    aeec:	1c31      	adds	r1, r6, #0
    aeee:	1c38      	adds	r0, r7, #0
    aef0:	f7ff f864 	bl	9fbc <memmove>
    aef4:	4651      	mov	r1, sl
    aef6:	684b      	ldr	r3, [r1, #4]
    aef8:	4654      	mov	r4, sl
    aefa:	e69b      	b.n	ac34 <_realloc_r+0x14c>
    aefc:	1c38      	adds	r0, r7, #0
    aefe:	1c31      	adds	r1, r6, #0
    af00:	f7ff f85c 	bl	9fbc <memmove>
    af04:	e7d8      	b.n	aeb8 <_realloc_r+0x3d0>
    af06:	46c0      	nop			; (mov r8, r8)
    af08:	40000430 	.word	0x40000430

0000af0c <__fpclassifyd>:
    af0c:	b530      	push	{r4, r5, lr}
    af0e:	1c02      	adds	r2, r0, #0
    af10:	1c0b      	adds	r3, r1, #0
    af12:	1c11      	adds	r1, r2, #0
    af14:	2002      	movs	r0, #2
    af16:	4319      	orrs	r1, r3
    af18:	d028      	beq.n	af6c <__fpclassifyd+0x60>
    af1a:	4251      	negs	r1, r2
    af1c:	414a      	adcs	r2, r1
    af1e:	2a00      	cmp	r2, #0
    af20:	d127      	bne.n	af72 <__fpclassifyd+0x66>
    af22:	4d1c      	ldr	r5, [pc, #112]	; (af94 <__fpclassifyd+0x88>)
    af24:	481c      	ldr	r0, [pc, #112]	; (af98 <__fpclassifyd+0x8c>)
    af26:	195c      	adds	r4, r3, r5
    af28:	2100      	movs	r1, #0
    af2a:	42a0      	cmp	r0, r4
    af2c:	4149      	adcs	r1, r1
    af2e:	2900      	cmp	r1, #0
    af30:	d12c      	bne.n	af8c <__fpclassifyd+0x80>
    af32:	4d1a      	ldr	r5, [pc, #104]	; (af9c <__fpclassifyd+0x90>)
    af34:	195c      	adds	r4, r3, r5
    af36:	42a0      	cmp	r0, r4
    af38:	4149      	adcs	r1, r1
    af3a:	2900      	cmp	r1, #0
    af3c:	d126      	bne.n	af8c <__fpclassifyd+0x80>
    af3e:	2080      	movs	r0, #128	; 0x80
    af40:	0600      	lsls	r0, r0, #24
    af42:	181c      	adds	r4, r3, r0
    af44:	4816      	ldr	r0, [pc, #88]	; (afa0 <__fpclassifyd+0x94>)
    af46:	42a0      	cmp	r0, r4
    af48:	4149      	adcs	r1, r1
    af4a:	2900      	cmp	r1, #0
    af4c:	d120      	bne.n	af90 <__fpclassifyd+0x84>
    af4e:	4298      	cmp	r0, r3
    af50:	4149      	adcs	r1, r1
    af52:	2900      	cmp	r1, #0
    af54:	d11c      	bne.n	af90 <__fpclassifyd+0x84>
    af56:	2180      	movs	r1, #128	; 0x80
    af58:	4c12      	ldr	r4, [pc, #72]	; (afa4 <__fpclassifyd+0x98>)
    af5a:	0349      	lsls	r1, r1, #13
    af5c:	1858      	adds	r0, r3, r1
    af5e:	191b      	adds	r3, r3, r4
    af60:	4241      	negs	r1, r0
    af62:	4148      	adcs	r0, r1
    af64:	4259      	negs	r1, r3
    af66:	414b      	adcs	r3, r1
    af68:	4318      	orrs	r0, r3
    af6a:	4010      	ands	r0, r2
    af6c:	bc30      	pop	{r4, r5}
    af6e:	bc02      	pop	{r1}
    af70:	4708      	bx	r1
    af72:	2480      	movs	r4, #128	; 0x80
    af74:	0624      	lsls	r4, r4, #24
    af76:	1919      	adds	r1, r3, r4
    af78:	2900      	cmp	r1, #0
    af7a:	d0f7      	beq.n	af6c <__fpclassifyd+0x60>
    af7c:	4d05      	ldr	r5, [pc, #20]	; (af94 <__fpclassifyd+0x88>)
    af7e:	4806      	ldr	r0, [pc, #24]	; (af98 <__fpclassifyd+0x8c>)
    af80:	195c      	adds	r4, r3, r5
    af82:	2100      	movs	r1, #0
    af84:	42a0      	cmp	r0, r4
    af86:	4149      	adcs	r1, r1
    af88:	2900      	cmp	r1, #0
    af8a:	d0d2      	beq.n	af32 <__fpclassifyd+0x26>
    af8c:	2004      	movs	r0, #4
    af8e:	e7ed      	b.n	af6c <__fpclassifyd+0x60>
    af90:	2003      	movs	r0, #3
    af92:	e7eb      	b.n	af6c <__fpclassifyd+0x60>
    af94:	7ff00000 	.word	0x7ff00000
    af98:	7fdfffff 	.word	0x7fdfffff
    af9c:	fff00000 	.word	0xfff00000
    afa0:	000fffff 	.word	0x000fffff
    afa4:	80100000 	.word	0x80100000

0000afa8 <strcmp>:
    afa8:	7802      	ldrb	r2, [r0, #0]
    afaa:	780b      	ldrb	r3, [r1, #0]
    afac:	3001      	adds	r0, #1
    afae:	3101      	adds	r1, #1
    afb0:	2a00      	cmp	r2, #0
    afb2:	d001      	beq.n	afb8 <strcmp+0x10>
    afb4:	429a      	cmp	r2, r3
    afb6:	d0f7      	beq.n	afa8 <strcmp>
    afb8:	1ad0      	subs	r0, r2, r3
    afba:	4770      	bx	lr

0000afbc <__ssprint_r>:
    afbc:	b5f0      	push	{r4, r5, r6, r7, lr}
    afbe:	465f      	mov	r7, fp
    afc0:	4656      	mov	r6, sl
    afc2:	464d      	mov	r5, r9
    afc4:	4644      	mov	r4, r8
    afc6:	b4f0      	push	{r4, r5, r6, r7}
    afc8:	6894      	ldr	r4, [r2, #8]
    afca:	b083      	sub	sp, #12
    afcc:	9001      	str	r0, [sp, #4]
    afce:	1c0d      	adds	r5, r1, #0
    afd0:	1c16      	adds	r6, r2, #0
    afd2:	6817      	ldr	r7, [r2, #0]
    afd4:	2c00      	cmp	r4, #0
    afd6:	d076      	beq.n	b0c6 <__ssprint_r+0x10a>
    afd8:	6808      	ldr	r0, [r1, #0]
    afda:	2100      	movs	r1, #0
    afdc:	1c0c      	adds	r4, r1, #0
    afde:	468a      	mov	sl, r1
    afe0:	68ab      	ldr	r3, [r5, #8]
    afe2:	2c00      	cmp	r4, #0
    afe4:	d04a      	beq.n	b07c <__ssprint_r+0xc0>
    afe6:	4698      	mov	r8, r3
    afe8:	4699      	mov	r9, r3
    afea:	4544      	cmp	r4, r8
    afec:	d350      	bcc.n	b090 <__ssprint_r+0xd4>
    afee:	2190      	movs	r1, #144	; 0x90
    aff0:	89ab      	ldrh	r3, [r5, #12]
    aff2:	00c9      	lsls	r1, r1, #3
    aff4:	420b      	tst	r3, r1
    aff6:	d031      	beq.n	b05c <__ssprint_r+0xa0>
    aff8:	6929      	ldr	r1, [r5, #16]
    affa:	696a      	ldr	r2, [r5, #20]
    affc:	1a40      	subs	r0, r0, r1
    affe:	4683      	mov	fp, r0
    b000:	0050      	lsls	r0, r2, #1
    b002:	1882      	adds	r2, r0, r2
    b004:	0fd0      	lsrs	r0, r2, #31
    b006:	1882      	adds	r2, r0, r2
    b008:	1052      	asrs	r2, r2, #1
    b00a:	1c60      	adds	r0, r4, #1
    b00c:	4691      	mov	r9, r2
    b00e:	4458      	add	r0, fp
    b010:	4581      	cmp	r9, r0
    b012:	d201      	bcs.n	b018 <__ssprint_r+0x5c>
    b014:	4681      	mov	r9, r0
    b016:	1c02      	adds	r2, r0, #0
    b018:	2080      	movs	r0, #128	; 0x80
    b01a:	00c0      	lsls	r0, r0, #3
    b01c:	4203      	tst	r3, r0
    b01e:	d03a      	beq.n	b096 <__ssprint_r+0xda>
    b020:	1c11      	adds	r1, r2, #0
    b022:	9801      	ldr	r0, [sp, #4]
    b024:	f7fa f840 	bl	50a8 <_malloc_r>
    b028:	2100      	movs	r1, #0
    b02a:	4680      	mov	r8, r0
    b02c:	4588      	cmp	r8, r1
    b02e:	d03d      	beq.n	b0ac <__ssprint_r+0xf0>
    b030:	465a      	mov	r2, fp
    b032:	6929      	ldr	r1, [r5, #16]
    b034:	f7fa fabe 	bl	55b4 <memcpy>
    b038:	89ab      	ldrh	r3, [r5, #12]
    b03a:	4828      	ldr	r0, [pc, #160]	; (b0dc <__ssprint_r+0x120>)
    b03c:	2280      	movs	r2, #128	; 0x80
    b03e:	4003      	ands	r3, r0
    b040:	4313      	orrs	r3, r2
    b042:	81ab      	strh	r3, [r5, #12]
    b044:	4643      	mov	r3, r8
    b046:	464a      	mov	r2, r9
    b048:	4640      	mov	r0, r8
    b04a:	4659      	mov	r1, fp
    b04c:	612b      	str	r3, [r5, #16]
    b04e:	4458      	add	r0, fp
    b050:	1a53      	subs	r3, r2, r1
    b052:	6028      	str	r0, [r5, #0]
    b054:	616a      	str	r2, [r5, #20]
    b056:	60ab      	str	r3, [r5, #8]
    b058:	46a0      	mov	r8, r4
    b05a:	46a1      	mov	r9, r4
    b05c:	464a      	mov	r2, r9
    b05e:	4651      	mov	r1, sl
    b060:	f7fe ffac 	bl	9fbc <memmove>
    b064:	68ab      	ldr	r3, [r5, #8]
    b066:	4642      	mov	r2, r8
    b068:	6828      	ldr	r0, [r5, #0]
    b06a:	1a9b      	subs	r3, r3, r2
    b06c:	68b2      	ldr	r2, [r6, #8]
    b06e:	4448      	add	r0, r9
    b070:	1b14      	subs	r4, r2, r4
    b072:	60ab      	str	r3, [r5, #8]
    b074:	6028      	str	r0, [r5, #0]
    b076:	60b4      	str	r4, [r6, #8]
    b078:	2c00      	cmp	r4, #0
    b07a:	d024      	beq.n	b0c6 <__ssprint_r+0x10a>
    b07c:	683a      	ldr	r2, [r7, #0]
    b07e:	687c      	ldr	r4, [r7, #4]
    b080:	4692      	mov	sl, r2
    b082:	3708      	adds	r7, #8
    b084:	2c00      	cmp	r4, #0
    b086:	d0f9      	beq.n	b07c <__ssprint_r+0xc0>
    b088:	4698      	mov	r8, r3
    b08a:	4699      	mov	r9, r3
    b08c:	4544      	cmp	r4, r8
    b08e:	d2ae      	bcs.n	afee <__ssprint_r+0x32>
    b090:	46a0      	mov	r8, r4
    b092:	46a1      	mov	r9, r4
    b094:	e7e2      	b.n	b05c <__ssprint_r+0xa0>
    b096:	9801      	ldr	r0, [sp, #4]
    b098:	f7ff fd26 	bl	aae8 <_realloc_r>
    b09c:	2100      	movs	r1, #0
    b09e:	4680      	mov	r8, r0
    b0a0:	4588      	cmp	r8, r1
    b0a2:	d1cf      	bne.n	b044 <__ssprint_r+0x88>
    b0a4:	6929      	ldr	r1, [r5, #16]
    b0a6:	9801      	ldr	r0, [sp, #4]
    b0a8:	f7f9 feb4 	bl	4e14 <_free_r>
    b0ac:	9a01      	ldr	r2, [sp, #4]
    b0ae:	230c      	movs	r3, #12
    b0b0:	6013      	str	r3, [r2, #0]
    b0b2:	89ab      	ldrh	r3, [r5, #12]
    b0b4:	2240      	movs	r2, #64	; 0x40
    b0b6:	4313      	orrs	r3, r2
    b0b8:	81ab      	strh	r3, [r5, #12]
    b0ba:	2001      	movs	r0, #1
    b0bc:	2300      	movs	r3, #0
    b0be:	60b3      	str	r3, [r6, #8]
    b0c0:	6073      	str	r3, [r6, #4]
    b0c2:	4240      	negs	r0, r0
    b0c4:	e001      	b.n	b0ca <__ssprint_r+0x10e>
    b0c6:	6074      	str	r4, [r6, #4]
    b0c8:	1c20      	adds	r0, r4, #0
    b0ca:	b003      	add	sp, #12
    b0cc:	bc3c      	pop	{r2, r3, r4, r5}
    b0ce:	4690      	mov	r8, r2
    b0d0:	4699      	mov	r9, r3
    b0d2:	46a2      	mov	sl, r4
    b0d4:	46ab      	mov	fp, r5
    b0d6:	bcf0      	pop	{r4, r5, r6, r7}
    b0d8:	bc02      	pop	{r1}
    b0da:	4708      	bx	r1
    b0dc:	fffffb7f 	.word	0xfffffb7f

0000b0e0 <_svfiprintf_r>:
    b0e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b0e2:	465f      	mov	r7, fp
    b0e4:	4656      	mov	r6, sl
    b0e6:	464d      	mov	r5, r9
    b0e8:	4644      	mov	r4, r8
    b0ea:	b4f0      	push	{r4, r5, r6, r7}
    b0ec:	b0ad      	sub	sp, #180	; 0xb4
    b0ee:	9002      	str	r0, [sp, #8]
    b0f0:	9307      	str	r3, [sp, #28]
    b0f2:	898b      	ldrh	r3, [r1, #12]
    b0f4:	468b      	mov	fp, r1
    b0f6:	1c15      	adds	r5, r2, #0
    b0f8:	0618      	lsls	r0, r3, #24
    b0fa:	d504      	bpl.n	b106 <_svfiprintf_r+0x26>
    b0fc:	690b      	ldr	r3, [r1, #16]
    b0fe:	2b00      	cmp	r3, #0
    b100:	d101      	bne.n	b106 <_svfiprintf_r+0x26>
    b102:	f000 fd30 	bl	bb66 <_svfiprintf_r+0xa86>
    b106:	2300      	movs	r3, #0
    b108:	ac28      	add	r4, sp, #160	; 0xa0
    b10a:	a90e      	add	r1, sp, #56	; 0x38
    b10c:	46aa      	mov	sl, r5
    b10e:	9128      	str	r1, [sp, #160]	; 0xa0
    b110:	60a3      	str	r3, [r4, #8]
    b112:	6063      	str	r3, [r4, #4]
    b114:	930c      	str	r3, [sp, #48]	; 0x30
    b116:	9305      	str	r3, [sp, #20]
    b118:	1c0d      	adds	r5, r1, #0
    b11a:	4657      	mov	r7, sl
    b11c:	783b      	ldrb	r3, [r7, #0]
    b11e:	2b00      	cmp	r3, #0
    b120:	d100      	bne.n	b124 <_svfiprintf_r+0x44>
    b122:	e32a      	b.n	b77a <_svfiprintf_r+0x69a>
    b124:	2b25      	cmp	r3, #37	; 0x25
    b126:	d100      	bne.n	b12a <_svfiprintf_r+0x4a>
    b128:	e327      	b.n	b77a <_svfiprintf_r+0x69a>
    b12a:	1c3e      	adds	r6, r7, #0
    b12c:	e001      	b.n	b132 <_svfiprintf_r+0x52>
    b12e:	2b00      	cmp	r3, #0
    b130:	d003      	beq.n	b13a <_svfiprintf_r+0x5a>
    b132:	3601      	adds	r6, #1
    b134:	7833      	ldrb	r3, [r6, #0]
    b136:	2b25      	cmp	r3, #37	; 0x25
    b138:	d1f9      	bne.n	b12e <_svfiprintf_r+0x4e>
    b13a:	1bf2      	subs	r2, r6, r7
    b13c:	4690      	mov	r8, r2
    b13e:	2000      	movs	r0, #0
    b140:	4580      	cmp	r8, r0
    b142:	d010      	beq.n	b166 <_svfiprintf_r+0x86>
    b144:	68a3      	ldr	r3, [r4, #8]
    b146:	4443      	add	r3, r8
    b148:	602f      	str	r7, [r5, #0]
    b14a:	606a      	str	r2, [r5, #4]
    b14c:	60a3      	str	r3, [r4, #8]
    b14e:	6863      	ldr	r3, [r4, #4]
    b150:	3301      	adds	r3, #1
    b152:	6063      	str	r3, [r4, #4]
    b154:	3508      	adds	r5, #8
    b156:	2b07      	cmp	r3, #7
    b158:	dd00      	ble.n	b15c <_svfiprintf_r+0x7c>
    b15a:	e39f      	b.n	b89c <_svfiprintf_r+0x7bc>
    b15c:	9905      	ldr	r1, [sp, #20]
    b15e:	1c0a      	adds	r2, r1, #0
    b160:	4442      	add	r2, r8
    b162:	9205      	str	r2, [sp, #20]
    b164:	7833      	ldrb	r3, [r6, #0]
    b166:	2b00      	cmp	r3, #0
    b168:	d100      	bne.n	b16c <_svfiprintf_r+0x8c>
    b16a:	e31a      	b.n	b7a2 <_svfiprintf_r+0x6c2>
    b16c:	23af      	movs	r3, #175	; 0xaf
    b16e:	2000      	movs	r0, #0
    b170:	446b      	add	r3, sp
    b172:	7018      	strb	r0, [r3, #0]
    b174:	2100      	movs	r1, #0
    b176:	2240      	movs	r2, #64	; 0x40
    b178:	7873      	ldrb	r3, [r6, #1]
    b17a:	1c77      	adds	r7, r6, #1
    b17c:	9104      	str	r1, [sp, #16]
    b17e:	2601      	movs	r6, #1
    b180:	9100      	str	r1, [sp, #0]
    b182:	4690      	mov	r8, r2
    b184:	2080      	movs	r0, #128	; 0x80
    b186:	3a15      	subs	r2, #21
    b188:	49cf      	ldr	r1, [pc, #828]	; (b4c8 <_svfiprintf_r+0x3e8>)
    b18a:	4276      	negs	r6, r6
    b18c:	4684      	mov	ip, r0
    b18e:	4692      	mov	sl, r2
    b190:	3701      	adds	r7, #1
    b192:	1c1a      	adds	r2, r3, #0
    b194:	3a20      	subs	r2, #32
    b196:	2a58      	cmp	r2, #88	; 0x58
    b198:	d964      	bls.n	b264 <_svfiprintf_r+0x184>
    b19a:	2b00      	cmp	r3, #0
    b19c:	d100      	bne.n	b1a0 <_svfiprintf_r+0xc0>
    b19e:	e300      	b.n	b7a2 <_svfiprintf_r+0x6c2>
    b1a0:	aa1e      	add	r2, sp, #120	; 0x78
    b1a2:	7013      	strb	r3, [r2, #0]
    b1a4:	23af      	movs	r3, #175	; 0xaf
    b1a6:	2101      	movs	r1, #1
    b1a8:	2000      	movs	r0, #0
    b1aa:	446b      	add	r3, sp
    b1ac:	7018      	strb	r0, [r3, #0]
    b1ae:	9101      	str	r1, [sp, #4]
    b1b0:	9103      	str	r1, [sp, #12]
    b1b2:	920b      	str	r2, [sp, #44]	; 0x2c
    b1b4:	2100      	movs	r1, #0
    b1b6:	9106      	str	r1, [sp, #24]
    b1b8:	9900      	ldr	r1, [sp, #0]
    b1ba:	2302      	movs	r3, #2
    b1bc:	4019      	ands	r1, r3
    b1be:	4689      	mov	r9, r1
    b1c0:	d002      	beq.n	b1c8 <_svfiprintf_r+0xe8>
    b1c2:	9a01      	ldr	r2, [sp, #4]
    b1c4:	18d2      	adds	r2, r2, r3
    b1c6:	9201      	str	r2, [sp, #4]
    b1c8:	9800      	ldr	r0, [sp, #0]
    b1ca:	2384      	movs	r3, #132	; 0x84
    b1cc:	4018      	ands	r0, r3
    b1ce:	900d      	str	r0, [sp, #52]	; 0x34
    b1d0:	d000      	beq.n	b1d4 <_svfiprintf_r+0xf4>
    b1d2:	e201      	b.n	b5d8 <_svfiprintf_r+0x4f8>
    b1d4:	9904      	ldr	r1, [sp, #16]
    b1d6:	9a01      	ldr	r2, [sp, #4]
    b1d8:	1a8e      	subs	r6, r1, r2
    b1da:	2e00      	cmp	r6, #0
    b1dc:	dc00      	bgt.n	b1e0 <_svfiprintf_r+0x100>
    b1de:	e1fb      	b.n	b5d8 <_svfiprintf_r+0x4f8>
    b1e0:	2e10      	cmp	r6, #16
    b1e2:	dc01      	bgt.n	b1e8 <_svfiprintf_r+0x108>
    b1e4:	f000 fcd5 	bl	bb92 <_svfiprintf_r+0xab2>
    b1e8:	4bb8      	ldr	r3, [pc, #736]	; (b4cc <_svfiprintf_r+0x3ec>)
    b1ea:	469a      	mov	sl, r3
    b1ec:	4652      	mov	r2, sl
    b1ee:	2010      	movs	r0, #16
    b1f0:	1c2b      	adds	r3, r5, #0
    b1f2:	46ba      	mov	sl, r7
    b1f4:	4680      	mov	r8, r0
    b1f6:	465d      	mov	r5, fp
    b1f8:	1c17      	adds	r7, r2, #0
    b1fa:	e005      	b.n	b208 <_svfiprintf_r+0x128>
    b1fc:	3308      	adds	r3, #8
    b1fe:	1c1a      	adds	r2, r3, #0
    b200:	3e10      	subs	r6, #16
    b202:	3208      	adds	r2, #8
    b204:	2e10      	cmp	r6, #16
    b206:	dd18      	ble.n	b23a <_svfiprintf_r+0x15a>
    b208:	4642      	mov	r2, r8
    b20a:	605a      	str	r2, [r3, #4]
    b20c:	68a2      	ldr	r2, [r4, #8]
    b20e:	3210      	adds	r2, #16
    b210:	601f      	str	r7, [r3, #0]
    b212:	60a2      	str	r2, [r4, #8]
    b214:	6862      	ldr	r2, [r4, #4]
    b216:	3201      	adds	r2, #1
    b218:	6062      	str	r2, [r4, #4]
    b21a:	2a07      	cmp	r2, #7
    b21c:	ddee      	ble.n	b1fc <_svfiprintf_r+0x11c>
    b21e:	9802      	ldr	r0, [sp, #8]
    b220:	1c29      	adds	r1, r5, #0
    b222:	1c22      	adds	r2, r4, #0
    b224:	f7ff feca 	bl	afbc <__ssprint_r>
    b228:	2800      	cmp	r0, #0
    b22a:	d001      	beq.n	b230 <_svfiprintf_r+0x150>
    b22c:	f000 fbf0 	bl	ba10 <_svfiprintf_r+0x930>
    b230:	3e10      	subs	r6, #16
    b232:	aa10      	add	r2, sp, #64	; 0x40
    b234:	ab0e      	add	r3, sp, #56	; 0x38
    b236:	2e10      	cmp	r6, #16
    b238:	dce6      	bgt.n	b208 <_svfiprintf_r+0x128>
    b23a:	46ab      	mov	fp, r5
    b23c:	1c1d      	adds	r5, r3, #0
    b23e:	1c3b      	adds	r3, r7, #0
    b240:	4657      	mov	r7, sl
    b242:	469a      	mov	sl, r3
    b244:	4653      	mov	r3, sl
    b246:	602b      	str	r3, [r5, #0]
    b248:	68a3      	ldr	r3, [r4, #8]
    b24a:	18f3      	adds	r3, r6, r3
    b24c:	606e      	str	r6, [r5, #4]
    b24e:	60a3      	str	r3, [r4, #8]
    b250:	6863      	ldr	r3, [r4, #4]
    b252:	3301      	adds	r3, #1
    b254:	6063      	str	r3, [r4, #4]
    b256:	2b07      	cmp	r3, #7
    b258:	dd00      	ble.n	b25c <_svfiprintf_r+0x17c>
    b25a:	e3ce      	b.n	b9fa <_svfiprintf_r+0x91a>
    b25c:	1c13      	adds	r3, r2, #0
    b25e:	3308      	adds	r3, #8
    b260:	1c15      	adds	r5, r2, #0
    b262:	e1bb      	b.n	b5dc <_svfiprintf_r+0x4fc>
    b264:	0092      	lsls	r2, r2, #2
    b266:	588a      	ldr	r2, [r1, r2]
    b268:	4697      	mov	pc, r2
    b26a:	9800      	ldr	r0, [sp, #0]
    b26c:	2310      	movs	r3, #16
    b26e:	4318      	orrs	r0, r3
    b270:	9000      	str	r0, [sp, #0]
    b272:	9900      	ldr	r1, [sp, #0]
    b274:	2220      	movs	r2, #32
    b276:	400a      	ands	r2, r1
    b278:	d100      	bne.n	b27c <_svfiprintf_r+0x19c>
    b27a:	e385      	b.n	b988 <_svfiprintf_r+0x8a8>
    b27c:	9b07      	ldr	r3, [sp, #28]
    b27e:	2207      	movs	r2, #7
    b280:	3307      	adds	r3, #7
    b282:	4393      	bics	r3, r2
    b284:	6818      	ldr	r0, [r3, #0]
    b286:	6859      	ldr	r1, [r3, #4]
    b288:	3201      	adds	r2, #1
    b28a:	18d2      	adds	r2, r2, r3
    b28c:	9008      	str	r0, [sp, #32]
    b28e:	9109      	str	r1, [sp, #36]	; 0x24
    b290:	9207      	str	r2, [sp, #28]
    b292:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b294:	1c01      	adds	r1, r0, #0
    b296:	4311      	orrs	r1, r2
    b298:	1e4b      	subs	r3, r1, #1
    b29a:	4199      	sbcs	r1, r3
    b29c:	2301      	movs	r3, #1
    b29e:	22af      	movs	r2, #175	; 0xaf
    b2a0:	2000      	movs	r0, #0
    b2a2:	446a      	add	r2, sp
    b2a4:	7010      	strb	r0, [r2, #0]
    b2a6:	2e00      	cmp	r6, #0
    b2a8:	db03      	blt.n	b2b2 <_svfiprintf_r+0x1d2>
    b2aa:	9800      	ldr	r0, [sp, #0]
    b2ac:	2280      	movs	r2, #128	; 0x80
    b2ae:	4390      	bics	r0, r2
    b2b0:	9000      	str	r0, [sp, #0]
    b2b2:	2e00      	cmp	r6, #0
    b2b4:	d102      	bne.n	b2bc <_svfiprintf_r+0x1dc>
    b2b6:	2900      	cmp	r1, #0
    b2b8:	d100      	bne.n	b2bc <_svfiprintf_r+0x1dc>
    b2ba:	e261      	b.n	b780 <_svfiprintf_r+0x6a0>
    b2bc:	2b01      	cmp	r3, #1
    b2be:	d100      	bne.n	b2c2 <_svfiprintf_r+0x1e2>
    b2c0:	e31a      	b.n	b8f8 <_svfiprintf_r+0x818>
    b2c2:	2b02      	cmp	r3, #2
    b2c4:	d100      	bne.n	b2c8 <_svfiprintf_r+0x1e8>
    b2c6:	e340      	b.n	b94a <_svfiprintf_r+0x86a>
    b2c8:	2107      	movs	r1, #7
    b2ca:	940b      	str	r4, [sp, #44]	; 0x2c
    b2cc:	9701      	str	r7, [sp, #4]
    b2ce:	9a08      	ldr	r2, [sp, #32]
    b2d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b2d2:	4688      	mov	r8, r1
    b2d4:	46ac      	mov	ip, r5
    b2d6:	1c21      	adds	r1, r4, #0
    b2d8:	0758      	lsls	r0, r3, #29
    b2da:	4682      	mov	sl, r0
    b2dc:	4645      	mov	r5, r8
    b2de:	08d0      	lsrs	r0, r2, #3
    b2e0:	4657      	mov	r7, sl
    b2e2:	4307      	orrs	r7, r0
    b2e4:	4015      	ands	r5, r2
    b2e6:	08d8      	lsrs	r0, r3, #3
    b2e8:	3901      	subs	r1, #1
    b2ea:	3530      	adds	r5, #48	; 0x30
    b2ec:	1c03      	adds	r3, r0, #0
    b2ee:	1c38      	adds	r0, r7, #0
    b2f0:	700d      	strb	r5, [r1, #0]
    b2f2:	1c3a      	adds	r2, r7, #0
    b2f4:	4318      	orrs	r0, r3
    b2f6:	d1ef      	bne.n	b2d8 <_svfiprintf_r+0x1f8>
    b2f8:	910b      	str	r1, [sp, #44]	; 0x2c
    b2fa:	9900      	ldr	r1, [sp, #0]
    b2fc:	9208      	str	r2, [sp, #32]
    b2fe:	9309      	str	r3, [sp, #36]	; 0x24
    b300:	1c2b      	adds	r3, r5, #0
    b302:	9f01      	ldr	r7, [sp, #4]
    b304:	4665      	mov	r5, ip
    b306:	469c      	mov	ip, r3
    b308:	07c9      	lsls	r1, r1, #31
    b30a:	d400      	bmi.n	b30e <_svfiprintf_r+0x22e>
    b30c:	e386      	b.n	ba1c <_svfiprintf_r+0x93c>
    b30e:	2330      	movs	r3, #48	; 0x30
    b310:	459c      	cmp	ip, r3
    b312:	d101      	bne.n	b318 <_svfiprintf_r+0x238>
    b314:	f000 fc43 	bl	bb9e <_svfiprintf_r+0xabe>
    b318:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b31a:	3901      	subs	r1, #1
    b31c:	2330      	movs	r3, #48	; 0x30
    b31e:	1a62      	subs	r2, r4, r1
    b320:	910b      	str	r1, [sp, #44]	; 0x2c
    b322:	700b      	strb	r3, [r1, #0]
    b324:	9203      	str	r2, [sp, #12]
    b326:	9606      	str	r6, [sp, #24]
    b328:	9803      	ldr	r0, [sp, #12]
    b32a:	9906      	ldr	r1, [sp, #24]
    b32c:	9001      	str	r0, [sp, #4]
    b32e:	4288      	cmp	r0, r1
    b330:	da00      	bge.n	b334 <_svfiprintf_r+0x254>
    b332:	9101      	str	r1, [sp, #4]
    b334:	22af      	movs	r2, #175	; 0xaf
    b336:	446a      	add	r2, sp
    b338:	7813      	ldrb	r3, [r2, #0]
    b33a:	9801      	ldr	r0, [sp, #4]
    b33c:	1e5a      	subs	r2, r3, #1
    b33e:	4193      	sbcs	r3, r2
    b340:	18c0      	adds	r0, r0, r3
    b342:	9001      	str	r0, [sp, #4]
    b344:	e738      	b.n	b1b8 <_svfiprintf_r+0xd8>
    b346:	9900      	ldr	r1, [sp, #0]
    b348:	2310      	movs	r3, #16
    b34a:	4319      	orrs	r1, r3
    b34c:	9100      	str	r1, [sp, #0]
    b34e:	9a00      	ldr	r2, [sp, #0]
    b350:	2320      	movs	r3, #32
    b352:	4013      	ands	r3, r2
    b354:	d100      	bne.n	b358 <_svfiprintf_r+0x278>
    b356:	e32c      	b.n	b9b2 <_svfiprintf_r+0x8d2>
    b358:	9b07      	ldr	r3, [sp, #28]
    b35a:	2207      	movs	r2, #7
    b35c:	3307      	adds	r3, #7
    b35e:	4393      	bics	r3, r2
    b360:	6819      	ldr	r1, [r3, #0]
    b362:	685a      	ldr	r2, [r3, #4]
    b364:	9108      	str	r1, [sp, #32]
    b366:	9209      	str	r2, [sp, #36]	; 0x24
    b368:	9908      	ldr	r1, [sp, #32]
    b36a:	2008      	movs	r0, #8
    b36c:	18c0      	adds	r0, r0, r3
    b36e:	4311      	orrs	r1, r2
    b370:	1e4b      	subs	r3, r1, #1
    b372:	4199      	sbcs	r1, r3
    b374:	9007      	str	r0, [sp, #28]
    b376:	2300      	movs	r3, #0
    b378:	e791      	b.n	b29e <_svfiprintf_r+0x1be>
    b37a:	9a00      	ldr	r2, [sp, #0]
    b37c:	2310      	movs	r3, #16
    b37e:	431a      	orrs	r2, r3
    b380:	9200      	str	r2, [sp, #0]
    b382:	9b00      	ldr	r3, [sp, #0]
    b384:	069b      	lsls	r3, r3, #26
    b386:	d400      	bmi.n	b38a <_svfiprintf_r+0x2aa>
    b388:	e327      	b.n	b9da <_svfiprintf_r+0x8fa>
    b38a:	9b07      	ldr	r3, [sp, #28]
    b38c:	2207      	movs	r2, #7
    b38e:	3307      	adds	r3, #7
    b390:	4393      	bics	r3, r2
    b392:	6819      	ldr	r1, [r3, #0]
    b394:	685a      	ldr	r2, [r3, #4]
    b396:	2008      	movs	r0, #8
    b398:	18c0      	adds	r0, r0, r3
    b39a:	9108      	str	r1, [sp, #32]
    b39c:	9209      	str	r2, [sp, #36]	; 0x24
    b39e:	9007      	str	r0, [sp, #28]
    b3a0:	9909      	ldr	r1, [sp, #36]	; 0x24
    b3a2:	2900      	cmp	r1, #0
    b3a4:	da00      	bge.n	b3a8 <_svfiprintf_r+0x2c8>
    b3a6:	e357      	b.n	ba58 <_svfiprintf_r+0x978>
    b3a8:	9908      	ldr	r1, [sp, #32]
    b3aa:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b3ac:	4311      	orrs	r1, r2
    b3ae:	1e4b      	subs	r3, r1, #1
    b3b0:	4199      	sbcs	r1, r3
    b3b2:	2301      	movs	r3, #1
    b3b4:	e777      	b.n	b2a6 <_svfiprintf_r+0x1c6>
    b3b6:	9b07      	ldr	r3, [sp, #28]
    b3b8:	9a07      	ldr	r2, [sp, #28]
    b3ba:	681b      	ldr	r3, [r3, #0]
    b3bc:	3204      	adds	r2, #4
    b3be:	9304      	str	r3, [sp, #16]
    b3c0:	2b00      	cmp	r3, #0
    b3c2:	db00      	blt.n	b3c6 <_svfiprintf_r+0x2e6>
    b3c4:	e326      	b.n	ba14 <_svfiprintf_r+0x934>
    b3c6:	9804      	ldr	r0, [sp, #16]
    b3c8:	4240      	negs	r0, r0
    b3ca:	9004      	str	r0, [sp, #16]
    b3cc:	9207      	str	r2, [sp, #28]
    b3ce:	9a00      	ldr	r2, [sp, #0]
    b3d0:	2304      	movs	r3, #4
    b3d2:	431a      	orrs	r2, r3
    b3d4:	9200      	str	r2, [sp, #0]
    b3d6:	783b      	ldrb	r3, [r7, #0]
    b3d8:	e6da      	b.n	b190 <_svfiprintf_r+0xb0>
    b3da:	9b00      	ldr	r3, [sp, #0]
    b3dc:	069b      	lsls	r3, r3, #26
    b3de:	d500      	bpl.n	b3e2 <_svfiprintf_r+0x302>
    b3e0:	e346      	b.n	ba70 <_svfiprintf_r+0x990>
    b3e2:	9a00      	ldr	r2, [sp, #0]
    b3e4:	06d2      	lsls	r2, r2, #27
    b3e6:	d400      	bmi.n	b3ea <_svfiprintf_r+0x30a>
    b3e8:	e38c      	b.n	bb04 <_svfiprintf_r+0xa24>
    b3ea:	9807      	ldr	r0, [sp, #28]
    b3ec:	9905      	ldr	r1, [sp, #20]
    b3ee:	6803      	ldr	r3, [r0, #0]
    b3f0:	3004      	adds	r0, #4
    b3f2:	6019      	str	r1, [r3, #0]
    b3f4:	9007      	str	r0, [sp, #28]
    b3f6:	e691      	b.n	b11c <_svfiprintf_r+0x3c>
    b3f8:	9b00      	ldr	r3, [sp, #0]
    b3fa:	2020      	movs	r0, #32
    b3fc:	4303      	orrs	r3, r0
    b3fe:	9300      	str	r3, [sp, #0]
    b400:	783b      	ldrb	r3, [r7, #0]
    b402:	e6c5      	b.n	b190 <_svfiprintf_r+0xb0>
    b404:	9b07      	ldr	r3, [sp, #28]
    b406:	1c18      	adds	r0, r3, #0
    b408:	681b      	ldr	r3, [r3, #0]
    b40a:	9a00      	ldr	r2, [sp, #0]
    b40c:	9308      	str	r3, [sp, #32]
    b40e:	2302      	movs	r3, #2
    b410:	2100      	movs	r1, #0
    b412:	431a      	orrs	r2, r3
    b414:	9109      	str	r1, [sp, #36]	; 0x24
    b416:	9200      	str	r2, [sp, #0]
    b418:	3130      	adds	r1, #48	; 0x30
    b41a:	aa2b      	add	r2, sp, #172	; 0xac
    b41c:	3004      	adds	r0, #4
    b41e:	7011      	strb	r1, [r2, #0]
    b420:	3148      	adds	r1, #72	; 0x48
    b422:	7051      	strb	r1, [r2, #1]
    b424:	9007      	str	r0, [sp, #28]
    b426:	9908      	ldr	r1, [sp, #32]
    b428:	4829      	ldr	r0, [pc, #164]	; (b4d0 <_svfiprintf_r+0x3f0>)
    b42a:	1e4a      	subs	r2, r1, #1
    b42c:	4191      	sbcs	r1, r2
    b42e:	900c      	str	r0, [sp, #48]	; 0x30
    b430:	e735      	b.n	b29e <_svfiprintf_r+0x1be>
    b432:	4927      	ldr	r1, [pc, #156]	; (b4d0 <_svfiprintf_r+0x3f0>)
    b434:	9800      	ldr	r0, [sp, #0]
    b436:	910c      	str	r1, [sp, #48]	; 0x30
    b438:	2120      	movs	r1, #32
    b43a:	4001      	ands	r1, r0
    b43c:	d050      	beq.n	b4e0 <_svfiprintf_r+0x400>
    b43e:	9a07      	ldr	r2, [sp, #28]
    b440:	2107      	movs	r1, #7
    b442:	3207      	adds	r2, #7
    b444:	438a      	bics	r2, r1
    b446:	3101      	adds	r1, #1
    b448:	1889      	adds	r1, r1, r2
    b44a:	9107      	str	r1, [sp, #28]
    b44c:	6810      	ldr	r0, [r2, #0]
    b44e:	6851      	ldr	r1, [r2, #4]
    b450:	9008      	str	r0, [sp, #32]
    b452:	9109      	str	r1, [sp, #36]	; 0x24
    b454:	9a09      	ldr	r2, [sp, #36]	; 0x24
    b456:	9908      	ldr	r1, [sp, #32]
    b458:	4311      	orrs	r1, r2
    b45a:	1e4a      	subs	r2, r1, #1
    b45c:	4191      	sbcs	r1, r2
    b45e:	2900      	cmp	r1, #0
    b460:	d00d      	beq.n	b47e <_svfiprintf_r+0x39e>
    b462:	9800      	ldr	r0, [sp, #0]
    b464:	2201      	movs	r2, #1
    b466:	4210      	tst	r0, r2
    b468:	d009      	beq.n	b47e <_svfiprintf_r+0x39e>
    b46a:	a92b      	add	r1, sp, #172	; 0xac
    b46c:	2030      	movs	r0, #48	; 0x30
    b46e:	704b      	strb	r3, [r1, #1]
    b470:	7008      	strb	r0, [r1, #0]
    b472:	9900      	ldr	r1, [sp, #0]
    b474:	2302      	movs	r3, #2
    b476:	4319      	orrs	r1, r3
    b478:	9100      	str	r1, [sp, #0]
    b47a:	1c11      	adds	r1, r2, #0
    b47c:	e70f      	b.n	b29e <_svfiprintf_r+0x1be>
    b47e:	2302      	movs	r3, #2
    b480:	e70d      	b.n	b29e <_svfiprintf_r+0x1be>
    b482:	21af      	movs	r1, #175	; 0xaf
    b484:	2200      	movs	r2, #0
    b486:	4469      	add	r1, sp
    b488:	9b07      	ldr	r3, [sp, #28]
    b48a:	700a      	strb	r2, [r1, #0]
    b48c:	1c18      	adds	r0, r3, #0
    b48e:	681b      	ldr	r3, [r3, #0]
    b490:	3004      	adds	r0, #4
    b492:	9007      	str	r0, [sp, #28]
    b494:	930b      	str	r3, [sp, #44]	; 0x2c
    b496:	2b00      	cmp	r3, #0
    b498:	d100      	bne.n	b49c <_svfiprintf_r+0x3bc>
    b49a:	e388      	b.n	bbae <_svfiprintf_r+0xace>
    b49c:	2e00      	cmp	r6, #0
    b49e:	da00      	bge.n	b4a2 <_svfiprintf_r+0x3c2>
    b4a0:	e313      	b.n	baca <_svfiprintf_r+0x9ea>
    b4a2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    b4a4:	2100      	movs	r1, #0
    b4a6:	1c32      	adds	r2, r6, #0
    b4a8:	f7fe fd40 	bl	9f2c <memchr>
    b4ac:	2800      	cmp	r0, #0
    b4ae:	d100      	bne.n	b4b2 <_svfiprintf_r+0x3d2>
    b4b0:	e391      	b.n	bbd6 <_svfiprintf_r+0xaf6>
    b4b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b4b4:	1a40      	subs	r0, r0, r1
    b4b6:	9003      	str	r0, [sp, #12]
    b4b8:	42b0      	cmp	r0, r6
    b4ba:	dc00      	bgt.n	b4be <_svfiprintf_r+0x3de>
    b4bc:	e31e      	b.n	bafc <_svfiprintf_r+0xa1c>
    b4be:	2300      	movs	r3, #0
    b4c0:	9603      	str	r6, [sp, #12]
    b4c2:	9306      	str	r3, [sp, #24]
    b4c4:	e730      	b.n	b328 <_svfiprintf_r+0x248>
    b4c6:	46c0      	nop			; (mov r8, r8)
    b4c8:	0000e5a8 	.word	0x0000e5a8
    b4cc:	0000e70c 	.word	0x0000e70c
    b4d0:	0000ed28 	.word	0x0000ed28
    b4d4:	4abf      	ldr	r2, [pc, #764]	; (b7d4 <_svfiprintf_r+0x6f4>)
    b4d6:	9800      	ldr	r0, [sp, #0]
    b4d8:	2120      	movs	r1, #32
    b4da:	920c      	str	r2, [sp, #48]	; 0x30
    b4dc:	4001      	ands	r1, r0
    b4de:	d1ae      	bne.n	b43e <_svfiprintf_r+0x35e>
    b4e0:	9800      	ldr	r0, [sp, #0]
    b4e2:	2210      	movs	r2, #16
    b4e4:	4002      	ands	r2, r0
    b4e6:	d000      	beq.n	b4ea <_svfiprintf_r+0x40a>
    b4e8:	e2cc      	b.n	ba84 <_svfiprintf_r+0x9a4>
    b4ea:	9800      	ldr	r0, [sp, #0]
    b4ec:	2140      	movs	r1, #64	; 0x40
    b4ee:	4001      	ands	r1, r0
    b4f0:	d100      	bne.n	b4f4 <_svfiprintf_r+0x414>
    b4f2:	e324      	b.n	bb3e <_svfiprintf_r+0xa5e>
    b4f4:	9907      	ldr	r1, [sp, #28]
    b4f6:	8809      	ldrh	r1, [r1, #0]
    b4f8:	9209      	str	r2, [sp, #36]	; 0x24
    b4fa:	9a07      	ldr	r2, [sp, #28]
    b4fc:	3204      	adds	r2, #4
    b4fe:	9108      	str	r1, [sp, #32]
    b500:	9207      	str	r2, [sp, #28]
    b502:	e7a7      	b.n	b454 <_svfiprintf_r+0x374>
    b504:	783b      	ldrb	r3, [r7, #0]
    b506:	2b6c      	cmp	r3, #108	; 0x6c
    b508:	d100      	bne.n	b50c <_svfiprintf_r+0x42c>
    b50a:	e2d6      	b.n	baba <_svfiprintf_r+0x9da>
    b50c:	9800      	ldr	r0, [sp, #0]
    b50e:	2210      	movs	r2, #16
    b510:	4310      	orrs	r0, r2
    b512:	9000      	str	r0, [sp, #0]
    b514:	e63c      	b.n	b190 <_svfiprintf_r+0xb0>
    b516:	9b00      	ldr	r3, [sp, #0]
    b518:	4640      	mov	r0, r8
    b51a:	4303      	orrs	r3, r0
    b51c:	9300      	str	r3, [sp, #0]
    b51e:	783b      	ldrb	r3, [r7, #0]
    b520:	e636      	b.n	b190 <_svfiprintf_r+0xb0>
    b522:	9a07      	ldr	r2, [sp, #28]
    b524:	1c11      	adds	r1, r2, #0
    b526:	6812      	ldr	r2, [r2, #0]
    b528:	ab1e      	add	r3, sp, #120	; 0x78
    b52a:	3104      	adds	r1, #4
    b52c:	701a      	strb	r2, [r3, #0]
    b52e:	22af      	movs	r2, #175	; 0xaf
    b530:	9107      	str	r1, [sp, #28]
    b532:	2000      	movs	r0, #0
    b534:	2101      	movs	r1, #1
    b536:	446a      	add	r2, sp
    b538:	7010      	strb	r0, [r2, #0]
    b53a:	9101      	str	r1, [sp, #4]
    b53c:	9103      	str	r1, [sp, #12]
    b53e:	930b      	str	r3, [sp, #44]	; 0x2c
    b540:	e638      	b.n	b1b4 <_svfiprintf_r+0xd4>
    b542:	23af      	movs	r3, #175	; 0xaf
    b544:	446b      	add	r3, sp
    b546:	4650      	mov	r0, sl
    b548:	7018      	strb	r0, [r3, #0]
    b54a:	783b      	ldrb	r3, [r7, #0]
    b54c:	e620      	b.n	b190 <_svfiprintf_r+0xb0>
    b54e:	9800      	ldr	r0, [sp, #0]
    b550:	2301      	movs	r3, #1
    b552:	4318      	orrs	r0, r3
    b554:	9000      	str	r0, [sp, #0]
    b556:	783b      	ldrb	r3, [r7, #0]
    b558:	e61a      	b.n	b190 <_svfiprintf_r+0xb0>
    b55a:	20af      	movs	r0, #175	; 0xaf
    b55c:	4468      	add	r0, sp
    b55e:	7803      	ldrb	r3, [r0, #0]
    b560:	2b00      	cmp	r3, #0
    b562:	d000      	beq.n	b566 <_svfiprintf_r+0x486>
    b564:	e2a6      	b.n	bab4 <_svfiprintf_r+0x9d4>
    b566:	2220      	movs	r2, #32
    b568:	7002      	strb	r2, [r0, #0]
    b56a:	783b      	ldrb	r3, [r7, #0]
    b56c:	e610      	b.n	b190 <_svfiprintf_r+0xb0>
    b56e:	1c1a      	adds	r2, r3, #0
    b570:	2000      	movs	r0, #0
    b572:	3a30      	subs	r2, #48	; 0x30
    b574:	1c03      	adds	r3, r0, #0
    b576:	46a9      	mov	r9, r5
    b578:	009d      	lsls	r5, r3, #2
    b57a:	18eb      	adds	r3, r5, r3
    b57c:	783d      	ldrb	r5, [r7, #0]
    b57e:	005b      	lsls	r3, r3, #1
    b580:	18d3      	adds	r3, r2, r3
    b582:	1c2a      	adds	r2, r5, #0
    b584:	3a30      	subs	r2, #48	; 0x30
    b586:	3701      	adds	r7, #1
    b588:	2a09      	cmp	r2, #9
    b58a:	d9f5      	bls.n	b578 <_svfiprintf_r+0x498>
    b58c:	1c18      	adds	r0, r3, #0
    b58e:	9004      	str	r0, [sp, #16]
    b590:	1c2b      	adds	r3, r5, #0
    b592:	464d      	mov	r5, r9
    b594:	e5fd      	b.n	b192 <_svfiprintf_r+0xb2>
    b596:	9800      	ldr	r0, [sp, #0]
    b598:	4662      	mov	r2, ip
    b59a:	4310      	orrs	r0, r2
    b59c:	9000      	str	r0, [sp, #0]
    b59e:	783b      	ldrb	r3, [r7, #0]
    b5a0:	e5f6      	b.n	b190 <_svfiprintf_r+0xb0>
    b5a2:	783b      	ldrb	r3, [r7, #0]
    b5a4:	3701      	adds	r7, #1
    b5a6:	2b2a      	cmp	r3, #42	; 0x2a
    b5a8:	d100      	bne.n	b5ac <_svfiprintf_r+0x4cc>
    b5aa:	e318      	b.n	bbde <_svfiprintf_r+0xafe>
    b5ac:	1c1a      	adds	r2, r3, #0
    b5ae:	3a30      	subs	r2, #48	; 0x30
    b5b0:	2600      	movs	r6, #0
    b5b2:	2a09      	cmp	r2, #9
    b5b4:	d900      	bls.n	b5b8 <_svfiprintf_r+0x4d8>
    b5b6:	e5ec      	b.n	b192 <_svfiprintf_r+0xb2>
    b5b8:	00b3      	lsls	r3, r6, #2
    b5ba:	199e      	adds	r6, r3, r6
    b5bc:	783b      	ldrb	r3, [r7, #0]
    b5be:	0076      	lsls	r6, r6, #1
    b5c0:	18b6      	adds	r6, r6, r2
    b5c2:	1c1a      	adds	r2, r3, #0
    b5c4:	3a30      	subs	r2, #48	; 0x30
    b5c6:	3701      	adds	r7, #1
    b5c8:	2a09      	cmp	r2, #9
    b5ca:	d9f5      	bls.n	b5b8 <_svfiprintf_r+0x4d8>
    b5cc:	2e00      	cmp	r6, #0
    b5ce:	db00      	blt.n	b5d2 <_svfiprintf_r+0x4f2>
    b5d0:	e5df      	b.n	b192 <_svfiprintf_r+0xb2>
    b5d2:	2601      	movs	r6, #1
    b5d4:	4276      	negs	r6, r6
    b5d6:	e5dc      	b.n	b192 <_svfiprintf_r+0xb2>
    b5d8:	1c2b      	adds	r3, r5, #0
    b5da:	3308      	adds	r3, #8
    b5dc:	20af      	movs	r0, #175	; 0xaf
    b5de:	4468      	add	r0, sp
    b5e0:	7802      	ldrb	r2, [r0, #0]
    b5e2:	2a00      	cmp	r2, #0
    b5e4:	d00d      	beq.n	b602 <_svfiprintf_r+0x522>
    b5e6:	2201      	movs	r2, #1
    b5e8:	606a      	str	r2, [r5, #4]
    b5ea:	68a2      	ldr	r2, [r4, #8]
    b5ec:	3201      	adds	r2, #1
    b5ee:	6028      	str	r0, [r5, #0]
    b5f0:	60a2      	str	r2, [r4, #8]
    b5f2:	6862      	ldr	r2, [r4, #4]
    b5f4:	3201      	adds	r2, #1
    b5f6:	6062      	str	r2, [r4, #4]
    b5f8:	2a07      	cmp	r2, #7
    b5fa:	dd00      	ble.n	b5fe <_svfiprintf_r+0x51e>
    b5fc:	e16e      	b.n	b8dc <_svfiprintf_r+0x7fc>
    b5fe:	1c1d      	adds	r5, r3, #0
    b600:	3308      	adds	r3, #8
    b602:	2100      	movs	r1, #0
    b604:	4589      	cmp	r9, r1
    b606:	d00e      	beq.n	b626 <_svfiprintf_r+0x546>
    b608:	aa2b      	add	r2, sp, #172	; 0xac
    b60a:	602a      	str	r2, [r5, #0]
    b60c:	2202      	movs	r2, #2
    b60e:	606a      	str	r2, [r5, #4]
    b610:	68a2      	ldr	r2, [r4, #8]
    b612:	3202      	adds	r2, #2
    b614:	60a2      	str	r2, [r4, #8]
    b616:	6862      	ldr	r2, [r4, #4]
    b618:	3201      	adds	r2, #1
    b61a:	6062      	str	r2, [r4, #4]
    b61c:	2a07      	cmp	r2, #7
    b61e:	dd00      	ble.n	b622 <_svfiprintf_r+0x542>
    b620:	e151      	b.n	b8c6 <_svfiprintf_r+0x7e6>
    b622:	1c1d      	adds	r5, r3, #0
    b624:	3308      	adds	r3, #8
    b626:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    b628:	2a80      	cmp	r2, #128	; 0x80
    b62a:	d100      	bne.n	b62e <_svfiprintf_r+0x54e>
    b62c:	e0d6      	b.n	b7dc <_svfiprintf_r+0x6fc>
    b62e:	9906      	ldr	r1, [sp, #24]
    b630:	9a03      	ldr	r2, [sp, #12]
    b632:	1a8e      	subs	r6, r1, r2
    b634:	2e00      	cmp	r6, #0
    b636:	dd42      	ble.n	b6be <_svfiprintf_r+0x5de>
    b638:	2e10      	cmp	r6, #16
    b63a:	dc00      	bgt.n	b63e <_svfiprintf_r+0x55e>
    b63c:	e25a      	b.n	baf4 <_svfiprintf_r+0xa14>
    b63e:	4b66      	ldr	r3, [pc, #408]	; (b7d8 <_svfiprintf_r+0x6f8>)
    b640:	2010      	movs	r0, #16
    b642:	469a      	mov	sl, r3
    b644:	465a      	mov	r2, fp
    b646:	4680      	mov	r8, r0
    b648:	1c2b      	adds	r3, r5, #0
    b64a:	46bb      	mov	fp, r7
    b64c:	44d0      	add	r8, sl
    b64e:	4681      	mov	r9, r0
    b650:	9d02      	ldr	r5, [sp, #8]
    b652:	1c17      	adds	r7, r2, #0
    b654:	e005      	b.n	b662 <_svfiprintf_r+0x582>
    b656:	3308      	adds	r3, #8
    b658:	1c1a      	adds	r2, r3, #0
    b65a:	3e10      	subs	r6, #16
    b65c:	3208      	adds	r2, #8
    b65e:	2e10      	cmp	r6, #16
    b660:	dd18      	ble.n	b694 <_svfiprintf_r+0x5b4>
    b662:	464a      	mov	r2, r9
    b664:	605a      	str	r2, [r3, #4]
    b666:	68a2      	ldr	r2, [r4, #8]
    b668:	4641      	mov	r1, r8
    b66a:	3210      	adds	r2, #16
    b66c:	6019      	str	r1, [r3, #0]
    b66e:	60a2      	str	r2, [r4, #8]
    b670:	6862      	ldr	r2, [r4, #4]
    b672:	3201      	adds	r2, #1
    b674:	6062      	str	r2, [r4, #4]
    b676:	2a07      	cmp	r2, #7
    b678:	dded      	ble.n	b656 <_svfiprintf_r+0x576>
    b67a:	1c28      	adds	r0, r5, #0
    b67c:	1c39      	adds	r1, r7, #0
    b67e:	1c22      	adds	r2, r4, #0
    b680:	f7ff fc9c 	bl	afbc <__ssprint_r>
    b684:	2800      	cmp	r0, #0
    b686:	d000      	beq.n	b68a <_svfiprintf_r+0x5aa>
    b688:	e106      	b.n	b898 <_svfiprintf_r+0x7b8>
    b68a:	3e10      	subs	r6, #16
    b68c:	aa10      	add	r2, sp, #64	; 0x40
    b68e:	ab0e      	add	r3, sp, #56	; 0x38
    b690:	2e10      	cmp	r6, #16
    b692:	dce6      	bgt.n	b662 <_svfiprintf_r+0x582>
    b694:	1c1d      	adds	r5, r3, #0
    b696:	1c3b      	adds	r3, r7, #0
    b698:	465f      	mov	r7, fp
    b69a:	469b      	mov	fp, r3
    b69c:	2010      	movs	r0, #16
    b69e:	1c03      	adds	r3, r0, #0
    b6a0:	4453      	add	r3, sl
    b6a2:	602b      	str	r3, [r5, #0]
    b6a4:	68a3      	ldr	r3, [r4, #8]
    b6a6:	606e      	str	r6, [r5, #4]
    b6a8:	18f6      	adds	r6, r6, r3
    b6aa:	6863      	ldr	r3, [r4, #4]
    b6ac:	3301      	adds	r3, #1
    b6ae:	60a6      	str	r6, [r4, #8]
    b6b0:	6063      	str	r3, [r4, #4]
    b6b2:	2b07      	cmp	r3, #7
    b6b4:	dd00      	ble.n	b6b8 <_svfiprintf_r+0x5d8>
    b6b6:	e0fb      	b.n	b8b0 <_svfiprintf_r+0x7d0>
    b6b8:	1c13      	adds	r3, r2, #0
    b6ba:	3308      	adds	r3, #8
    b6bc:	1c15      	adds	r5, r2, #0
    b6be:	9a03      	ldr	r2, [sp, #12]
    b6c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b6c2:	606a      	str	r2, [r5, #4]
    b6c4:	6029      	str	r1, [r5, #0]
    b6c6:	68a2      	ldr	r2, [r4, #8]
    b6c8:	9d03      	ldr	r5, [sp, #12]
    b6ca:	1952      	adds	r2, r2, r5
    b6cc:	60a2      	str	r2, [r4, #8]
    b6ce:	6862      	ldr	r2, [r4, #4]
    b6d0:	3201      	adds	r2, #1
    b6d2:	6062      	str	r2, [r4, #4]
    b6d4:	2a07      	cmp	r2, #7
    b6d6:	dd00      	ble.n	b6da <_svfiprintf_r+0x5fa>
    b6d8:	e0c9      	b.n	b86e <_svfiprintf_r+0x78e>
    b6da:	9800      	ldr	r0, [sp, #0]
    b6dc:	0740      	lsls	r0, r0, #29
    b6de:	d539      	bpl.n	b754 <_svfiprintf_r+0x674>
    b6e0:	9904      	ldr	r1, [sp, #16]
    b6e2:	9a01      	ldr	r2, [sp, #4]
    b6e4:	1a8d      	subs	r5, r1, r2
    b6e6:	2d00      	cmp	r5, #0
    b6e8:	dd34      	ble.n	b754 <_svfiprintf_r+0x674>
    b6ea:	2d10      	cmp	r5, #16
    b6ec:	dc00      	bgt.n	b6f0 <_svfiprintf_r+0x610>
    b6ee:	e25b      	b.n	bba8 <_svfiprintf_r+0xac8>
    b6f0:	4939      	ldr	r1, [pc, #228]	; (b7d8 <_svfiprintf_r+0x6f8>)
    b6f2:	46b8      	mov	r8, r7
    b6f4:	2610      	movs	r6, #16
    b6f6:	1c0f      	adds	r7, r1, #0
    b6f8:	e002      	b.n	b700 <_svfiprintf_r+0x620>
    b6fa:	3d10      	subs	r5, #16
    b6fc:	2d10      	cmp	r5, #16
    b6fe:	dd15      	ble.n	b72c <_svfiprintf_r+0x64c>
    b700:	68a2      	ldr	r2, [r4, #8]
    b702:	3210      	adds	r2, #16
    b704:	601f      	str	r7, [r3, #0]
    b706:	605e      	str	r6, [r3, #4]
    b708:	60a2      	str	r2, [r4, #8]
    b70a:	6862      	ldr	r2, [r4, #4]
    b70c:	3201      	adds	r2, #1
    b70e:	6062      	str	r2, [r4, #4]
    b710:	3308      	adds	r3, #8
    b712:	2a07      	cmp	r2, #7
    b714:	ddf1      	ble.n	b6fa <_svfiprintf_r+0x61a>
    b716:	9802      	ldr	r0, [sp, #8]
    b718:	4659      	mov	r1, fp
    b71a:	1c22      	adds	r2, r4, #0
    b71c:	f7ff fc4e 	bl	afbc <__ssprint_r>
    b720:	2800      	cmp	r0, #0
    b722:	d146      	bne.n	b7b2 <_svfiprintf_r+0x6d2>
    b724:	3d10      	subs	r5, #16
    b726:	ab0e      	add	r3, sp, #56	; 0x38
    b728:	2d10      	cmp	r5, #16
    b72a:	dce9      	bgt.n	b700 <_svfiprintf_r+0x620>
    b72c:	46ba      	mov	sl, r7
    b72e:	4647      	mov	r7, r8
    b730:	4652      	mov	r2, sl
    b732:	605d      	str	r5, [r3, #4]
    b734:	601a      	str	r2, [r3, #0]
    b736:	68a3      	ldr	r3, [r4, #8]
    b738:	18ed      	adds	r5, r5, r3
    b73a:	6863      	ldr	r3, [r4, #4]
    b73c:	3301      	adds	r3, #1
    b73e:	60a5      	str	r5, [r4, #8]
    b740:	6063      	str	r3, [r4, #4]
    b742:	2b07      	cmp	r3, #7
    b744:	dd07      	ble.n	b756 <_svfiprintf_r+0x676>
    b746:	9802      	ldr	r0, [sp, #8]
    b748:	4659      	mov	r1, fp
    b74a:	1c22      	adds	r2, r4, #0
    b74c:	f7ff fc36 	bl	afbc <__ssprint_r>
    b750:	2800      	cmp	r0, #0
    b752:	d12e      	bne.n	b7b2 <_svfiprintf_r+0x6d2>
    b754:	68a5      	ldr	r5, [r4, #8]
    b756:	9b01      	ldr	r3, [sp, #4]
    b758:	9804      	ldr	r0, [sp, #16]
    b75a:	4283      	cmp	r3, r0
    b75c:	da00      	bge.n	b760 <_svfiprintf_r+0x680>
    b75e:	1c03      	adds	r3, r0, #0
    b760:	9905      	ldr	r1, [sp, #20]
    b762:	18c9      	adds	r1, r1, r3
    b764:	9105      	str	r1, [sp, #20]
    b766:	2d00      	cmp	r5, #0
    b768:	d000      	beq.n	b76c <_svfiprintf_r+0x68c>
    b76a:	e089      	b.n	b880 <_svfiprintf_r+0x7a0>
    b76c:	2200      	movs	r2, #0
    b76e:	6062      	str	r2, [r4, #4]
    b770:	783b      	ldrb	r3, [r7, #0]
    b772:	ad0e      	add	r5, sp, #56	; 0x38
    b774:	2b00      	cmp	r3, #0
    b776:	d000      	beq.n	b77a <_svfiprintf_r+0x69a>
    b778:	e4d4      	b.n	b124 <_svfiprintf_r+0x44>
    b77a:	1c3e      	adds	r6, r7, #0
    b77c:	783b      	ldrb	r3, [r7, #0]
    b77e:	e4f2      	b.n	b166 <_svfiprintf_r+0x86>
    b780:	2b00      	cmp	r3, #0
    b782:	d000      	beq.n	b786 <_svfiprintf_r+0x6a6>
    b784:	e085      	b.n	b892 <_svfiprintf_r+0x7b2>
    b786:	9900      	ldr	r1, [sp, #0]
    b788:	07c9      	lsls	r1, r1, #31
    b78a:	d400      	bmi.n	b78e <_svfiprintf_r+0x6ae>
    b78c:	e0b1      	b.n	b8f2 <_svfiprintf_r+0x812>
    b78e:	3327      	adds	r3, #39	; 0x27
    b790:	aa1e      	add	r2, sp, #120	; 0x78
    b792:	2130      	movs	r1, #48	; 0x30
    b794:	54d1      	strb	r1, [r2, r3]
    b796:	466b      	mov	r3, sp
    b798:	339f      	adds	r3, #159	; 0x9f
    b79a:	1ae2      	subs	r2, r4, r3
    b79c:	9203      	str	r2, [sp, #12]
    b79e:	930b      	str	r3, [sp, #44]	; 0x2c
    b7a0:	e5c1      	b.n	b326 <_svfiprintf_r+0x246>
    b7a2:	68a3      	ldr	r3, [r4, #8]
    b7a4:	2b00      	cmp	r3, #0
    b7a6:	d004      	beq.n	b7b2 <_svfiprintf_r+0x6d2>
    b7a8:	9802      	ldr	r0, [sp, #8]
    b7aa:	4659      	mov	r1, fp
    b7ac:	1c22      	adds	r2, r4, #0
    b7ae:	f7ff fc05 	bl	afbc <__ssprint_r>
    b7b2:	465d      	mov	r5, fp
    b7b4:	89ab      	ldrh	r3, [r5, #12]
    b7b6:	0658      	lsls	r0, r3, #25
    b7b8:	d502      	bpl.n	b7c0 <_svfiprintf_r+0x6e0>
    b7ba:	2301      	movs	r3, #1
    b7bc:	425b      	negs	r3, r3
    b7be:	9305      	str	r3, [sp, #20]
    b7c0:	9805      	ldr	r0, [sp, #20]
    b7c2:	b02d      	add	sp, #180	; 0xb4
    b7c4:	bc3c      	pop	{r2, r3, r4, r5}
    b7c6:	4690      	mov	r8, r2
    b7c8:	4699      	mov	r9, r3
    b7ca:	46a2      	mov	sl, r4
    b7cc:	46ab      	mov	fp, r5
    b7ce:	bcf0      	pop	{r4, r5, r6, r7}
    b7d0:	bc02      	pop	{r1}
    b7d2:	4708      	bx	r1
    b7d4:	0000ed14 	.word	0x0000ed14
    b7d8:	0000e70c 	.word	0x0000e70c
    b7dc:	9804      	ldr	r0, [sp, #16]
    b7de:	9901      	ldr	r1, [sp, #4]
    b7e0:	1a46      	subs	r6, r0, r1
    b7e2:	2e00      	cmp	r6, #0
    b7e4:	dc00      	bgt.n	b7e8 <_svfiprintf_r+0x708>
    b7e6:	e177      	b.n	bad8 <_svfiprintf_r+0x9f8>
    b7e8:	2e10      	cmp	r6, #16
    b7ea:	dc00      	bgt.n	b7ee <_svfiprintf_r+0x70e>
    b7ec:	e1ef      	b.n	bbce <_svfiprintf_r+0xaee>
    b7ee:	4acc      	ldr	r2, [pc, #816]	; (bb20 <_svfiprintf_r+0xa40>)
    b7f0:	2310      	movs	r3, #16
    b7f2:	4692      	mov	sl, r2
    b7f4:	4698      	mov	r8, r3
    b7f6:	465a      	mov	r2, fp
    b7f8:	4699      	mov	r9, r3
    b7fa:	46bb      	mov	fp, r7
    b7fc:	1c2b      	adds	r3, r5, #0
    b7fe:	44d0      	add	r8, sl
    b800:	9d02      	ldr	r5, [sp, #8]
    b802:	1c17      	adds	r7, r2, #0
    b804:	e005      	b.n	b812 <_svfiprintf_r+0x732>
    b806:	3308      	adds	r3, #8
    b808:	1c1a      	adds	r2, r3, #0
    b80a:	3e10      	subs	r6, #16
    b80c:	3208      	adds	r2, #8
    b80e:	2e10      	cmp	r6, #16
    b810:	dd17      	ble.n	b842 <_svfiprintf_r+0x762>
    b812:	68a2      	ldr	r2, [r4, #8]
    b814:	4640      	mov	r0, r8
    b816:	3210      	adds	r2, #16
    b818:	4649      	mov	r1, r9
    b81a:	6018      	str	r0, [r3, #0]
    b81c:	6059      	str	r1, [r3, #4]
    b81e:	60a2      	str	r2, [r4, #8]
    b820:	6862      	ldr	r2, [r4, #4]
    b822:	3201      	adds	r2, #1
    b824:	6062      	str	r2, [r4, #4]
    b826:	2a07      	cmp	r2, #7
    b828:	dded      	ble.n	b806 <_svfiprintf_r+0x726>
    b82a:	1c28      	adds	r0, r5, #0
    b82c:	1c39      	adds	r1, r7, #0
    b82e:	1c22      	adds	r2, r4, #0
    b830:	f7ff fbc4 	bl	afbc <__ssprint_r>
    b834:	2800      	cmp	r0, #0
    b836:	d12f      	bne.n	b898 <_svfiprintf_r+0x7b8>
    b838:	3e10      	subs	r6, #16
    b83a:	aa10      	add	r2, sp, #64	; 0x40
    b83c:	ab0e      	add	r3, sp, #56	; 0x38
    b83e:	2e10      	cmp	r6, #16
    b840:	dce7      	bgt.n	b812 <_svfiprintf_r+0x732>
    b842:	1c1d      	adds	r5, r3, #0
    b844:	1c3b      	adds	r3, r7, #0
    b846:	465f      	mov	r7, fp
    b848:	469b      	mov	fp, r3
    b84a:	2010      	movs	r0, #16
    b84c:	1c03      	adds	r3, r0, #0
    b84e:	4453      	add	r3, sl
    b850:	602b      	str	r3, [r5, #0]
    b852:	68a3      	ldr	r3, [r4, #8]
    b854:	18f3      	adds	r3, r6, r3
    b856:	606e      	str	r6, [r5, #4]
    b858:	60a3      	str	r3, [r4, #8]
    b85a:	6863      	ldr	r3, [r4, #4]
    b85c:	3301      	adds	r3, #1
    b85e:	6063      	str	r3, [r4, #4]
    b860:	2b07      	cmp	r3, #7
    b862:	dd00      	ble.n	b866 <_svfiprintf_r+0x786>
    b864:	e13b      	b.n	bade <_svfiprintf_r+0x9fe>
    b866:	1c13      	adds	r3, r2, #0
    b868:	3308      	adds	r3, #8
    b86a:	1c15      	adds	r5, r2, #0
    b86c:	e6df      	b.n	b62e <_svfiprintf_r+0x54e>
    b86e:	9802      	ldr	r0, [sp, #8]
    b870:	4659      	mov	r1, fp
    b872:	1c22      	adds	r2, r4, #0
    b874:	f7ff fba2 	bl	afbc <__ssprint_r>
    b878:	2800      	cmp	r0, #0
    b87a:	d19a      	bne.n	b7b2 <_svfiprintf_r+0x6d2>
    b87c:	ab0e      	add	r3, sp, #56	; 0x38
    b87e:	e72c      	b.n	b6da <_svfiprintf_r+0x5fa>
    b880:	9802      	ldr	r0, [sp, #8]
    b882:	4659      	mov	r1, fp
    b884:	1c22      	adds	r2, r4, #0
    b886:	f7ff fb99 	bl	afbc <__ssprint_r>
    b88a:	2800      	cmp	r0, #0
    b88c:	d100      	bne.n	b890 <_svfiprintf_r+0x7b0>
    b88e:	e76d      	b.n	b76c <_svfiprintf_r+0x68c>
    b890:	e78f      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    b892:	9103      	str	r1, [sp, #12]
    b894:	940b      	str	r4, [sp, #44]	; 0x2c
    b896:	e546      	b.n	b326 <_svfiprintf_r+0x246>
    b898:	46bb      	mov	fp, r7
    b89a:	e78a      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    b89c:	9802      	ldr	r0, [sp, #8]
    b89e:	4659      	mov	r1, fp
    b8a0:	1c22      	adds	r2, r4, #0
    b8a2:	f7ff fb8b 	bl	afbc <__ssprint_r>
    b8a6:	2800      	cmp	r0, #0
    b8a8:	d000      	beq.n	b8ac <_svfiprintf_r+0x7cc>
    b8aa:	e782      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    b8ac:	ad0e      	add	r5, sp, #56	; 0x38
    b8ae:	e455      	b.n	b15c <_svfiprintf_r+0x7c>
    b8b0:	9802      	ldr	r0, [sp, #8]
    b8b2:	4659      	mov	r1, fp
    b8b4:	1c22      	adds	r2, r4, #0
    b8b6:	f7ff fb81 	bl	afbc <__ssprint_r>
    b8ba:	2800      	cmp	r0, #0
    b8bc:	d000      	beq.n	b8c0 <_svfiprintf_r+0x7e0>
    b8be:	e778      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    b8c0:	ab10      	add	r3, sp, #64	; 0x40
    b8c2:	ad0e      	add	r5, sp, #56	; 0x38
    b8c4:	e6fb      	b.n	b6be <_svfiprintf_r+0x5de>
    b8c6:	9802      	ldr	r0, [sp, #8]
    b8c8:	4659      	mov	r1, fp
    b8ca:	1c22      	adds	r2, r4, #0
    b8cc:	f7ff fb76 	bl	afbc <__ssprint_r>
    b8d0:	2800      	cmp	r0, #0
    b8d2:	d000      	beq.n	b8d6 <_svfiprintf_r+0x7f6>
    b8d4:	e76d      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    b8d6:	ab10      	add	r3, sp, #64	; 0x40
    b8d8:	ad0e      	add	r5, sp, #56	; 0x38
    b8da:	e6a4      	b.n	b626 <_svfiprintf_r+0x546>
    b8dc:	9802      	ldr	r0, [sp, #8]
    b8de:	4659      	mov	r1, fp
    b8e0:	1c22      	adds	r2, r4, #0
    b8e2:	f7ff fb6b 	bl	afbc <__ssprint_r>
    b8e6:	2800      	cmp	r0, #0
    b8e8:	d000      	beq.n	b8ec <_svfiprintf_r+0x80c>
    b8ea:	e762      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    b8ec:	ab10      	add	r3, sp, #64	; 0x40
    b8ee:	ad0e      	add	r5, sp, #56	; 0x38
    b8f0:	e687      	b.n	b602 <_svfiprintf_r+0x522>
    b8f2:	9303      	str	r3, [sp, #12]
    b8f4:	940b      	str	r4, [sp, #44]	; 0x2c
    b8f6:	e516      	b.n	b326 <_svfiprintf_r+0x246>
    b8f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b8fa:	2b00      	cmp	r3, #0
    b8fc:	d100      	bne.n	b900 <_svfiprintf_r+0x820>
    b8fe:	e091      	b.n	ba24 <_svfiprintf_r+0x944>
    b900:	46a9      	mov	r9, r5
    b902:	46b0      	mov	r8, r6
    b904:	940b      	str	r4, [sp, #44]	; 0x2c
    b906:	9d08      	ldr	r5, [sp, #32]
    b908:	9e09      	ldr	r6, [sp, #36]	; 0x24
    b90a:	46ba      	mov	sl, r7
    b90c:	1c27      	adds	r7, r4, #0
    b90e:	1c28      	adds	r0, r5, #0
    b910:	1c31      	adds	r1, r6, #0
    b912:	220a      	movs	r2, #10
    b914:	2300      	movs	r3, #0
    b916:	f002 fbbb 	bl	e090 <____aeabi_uldivmod_from_thumb>
    b91a:	3f01      	subs	r7, #1
    b91c:	3230      	adds	r2, #48	; 0x30
    b91e:	703a      	strb	r2, [r7, #0]
    b920:	1c28      	adds	r0, r5, #0
    b922:	1c31      	adds	r1, r6, #0
    b924:	220a      	movs	r2, #10
    b926:	2300      	movs	r3, #0
    b928:	f002 fbb2 	bl	e090 <____aeabi_uldivmod_from_thumb>
    b92c:	1c02      	adds	r2, r0, #0
    b92e:	1c05      	adds	r5, r0, #0
    b930:	1c0e      	adds	r6, r1, #0
    b932:	430a      	orrs	r2, r1
    b934:	d1eb      	bne.n	b90e <_svfiprintf_r+0x82e>
    b936:	970b      	str	r7, [sp, #44]	; 0x2c
    b938:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    b93a:	1ae3      	subs	r3, r4, r3
    b93c:	9508      	str	r5, [sp, #32]
    b93e:	9609      	str	r6, [sp, #36]	; 0x24
    b940:	4657      	mov	r7, sl
    b942:	464d      	mov	r5, r9
    b944:	4646      	mov	r6, r8
    b946:	9303      	str	r3, [sp, #12]
    b948:	e4ed      	b.n	b326 <_svfiprintf_r+0x246>
    b94a:	200f      	movs	r0, #15
    b94c:	940b      	str	r4, [sp, #44]	; 0x2c
    b94e:	9a08      	ldr	r2, [sp, #32]
    b950:	9b09      	ldr	r3, [sp, #36]	; 0x24
    b952:	4684      	mov	ip, r0
    b954:	1c21      	adds	r1, r4, #0
    b956:	46a8      	mov	r8, r5
    b958:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    b95a:	4660      	mov	r0, ip
    b95c:	4010      	ands	r0, r2
    b95e:	5c28      	ldrb	r0, [r5, r0]
    b960:	3901      	subs	r1, #1
    b962:	0915      	lsrs	r5, r2, #4
    b964:	46a9      	mov	r9, r5
    b966:	7008      	strb	r0, [r1, #0]
    b968:	0718      	lsls	r0, r3, #28
    b96a:	1c05      	adds	r5, r0, #0
    b96c:	4648      	mov	r0, r9
    b96e:	4305      	orrs	r5, r0
    b970:	0918      	lsrs	r0, r3, #4
    b972:	1c2a      	adds	r2, r5, #0
    b974:	1c03      	adds	r3, r0, #0
    b976:	4305      	orrs	r5, r0
    b978:	d1ee      	bne.n	b958 <_svfiprintf_r+0x878>
    b97a:	1a60      	subs	r0, r4, r1
    b97c:	910b      	str	r1, [sp, #44]	; 0x2c
    b97e:	4645      	mov	r5, r8
    b980:	9208      	str	r2, [sp, #32]
    b982:	9309      	str	r3, [sp, #36]	; 0x24
    b984:	9003      	str	r0, [sp, #12]
    b986:	e4ce      	b.n	b326 <_svfiprintf_r+0x246>
    b988:	9800      	ldr	r0, [sp, #0]
    b98a:	2310      	movs	r3, #16
    b98c:	4003      	ands	r3, r0
    b98e:	d000      	beq.n	b992 <_svfiprintf_r+0x8b2>
    b990:	e08b      	b.n	baaa <_svfiprintf_r+0x9ca>
    b992:	9800      	ldr	r0, [sp, #0]
    b994:	2240      	movs	r2, #64	; 0x40
    b996:	4002      	ands	r2, r0
    b998:	d100      	bne.n	b99c <_svfiprintf_r+0x8bc>
    b99a:	e0c3      	b.n	bb24 <_svfiprintf_r+0xa44>
    b99c:	9907      	ldr	r1, [sp, #28]
    b99e:	8809      	ldrh	r1, [r1, #0]
    b9a0:	9309      	str	r3, [sp, #36]	; 0x24
    b9a2:	9108      	str	r1, [sp, #32]
    b9a4:	9a07      	ldr	r2, [sp, #28]
    b9a6:	3204      	adds	r2, #4
    b9a8:	1e4b      	subs	r3, r1, #1
    b9aa:	4199      	sbcs	r1, r3
    b9ac:	9207      	str	r2, [sp, #28]
    b9ae:	2301      	movs	r3, #1
    b9b0:	e475      	b.n	b29e <_svfiprintf_r+0x1be>
    b9b2:	9800      	ldr	r0, [sp, #0]
    b9b4:	2210      	movs	r2, #16
    b9b6:	4002      	ands	r2, r0
    b9b8:	d16c      	bne.n	ba94 <_svfiprintf_r+0x9b4>
    b9ba:	9800      	ldr	r0, [sp, #0]
    b9bc:	2340      	movs	r3, #64	; 0x40
    b9be:	4003      	ands	r3, r0
    b9c0:	d100      	bne.n	b9c4 <_svfiprintf_r+0x8e4>
    b9c2:	e0c4      	b.n	bb4e <_svfiprintf_r+0xa6e>
    b9c4:	9907      	ldr	r1, [sp, #28]
    b9c6:	8809      	ldrh	r1, [r1, #0]
    b9c8:	9108      	str	r1, [sp, #32]
    b9ca:	1e4b      	subs	r3, r1, #1
    b9cc:	4199      	sbcs	r1, r3
    b9ce:	9b07      	ldr	r3, [sp, #28]
    b9d0:	3304      	adds	r3, #4
    b9d2:	9307      	str	r3, [sp, #28]
    b9d4:	9209      	str	r2, [sp, #36]	; 0x24
    b9d6:	1c13      	adds	r3, r2, #0
    b9d8:	e461      	b.n	b29e <_svfiprintf_r+0x1be>
    b9da:	9a00      	ldr	r2, [sp, #0]
    b9dc:	06d2      	lsls	r2, r2, #27
    b9de:	d430      	bmi.n	ba42 <_svfiprintf_r+0x962>
    b9e0:	9900      	ldr	r1, [sp, #0]
    b9e2:	0649      	lsls	r1, r1, #25
    b9e4:	d52d      	bpl.n	ba42 <_svfiprintf_r+0x962>
    b9e6:	9a07      	ldr	r2, [sp, #28]
    b9e8:	2300      	movs	r3, #0
    b9ea:	5ed3      	ldrsh	r3, [r2, r3]
    b9ec:	9308      	str	r3, [sp, #32]
    b9ee:	17db      	asrs	r3, r3, #31
    b9f0:	9309      	str	r3, [sp, #36]	; 0x24
    b9f2:	9b07      	ldr	r3, [sp, #28]
    b9f4:	3304      	adds	r3, #4
    b9f6:	9307      	str	r3, [sp, #28]
    b9f8:	e4d2      	b.n	b3a0 <_svfiprintf_r+0x2c0>
    b9fa:	9802      	ldr	r0, [sp, #8]
    b9fc:	4659      	mov	r1, fp
    b9fe:	1c22      	adds	r2, r4, #0
    ba00:	f7ff fadc 	bl	afbc <__ssprint_r>
    ba04:	2800      	cmp	r0, #0
    ba06:	d000      	beq.n	ba0a <_svfiprintf_r+0x92a>
    ba08:	e6d3      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    ba0a:	ab10      	add	r3, sp, #64	; 0x40
    ba0c:	ad0e      	add	r5, sp, #56	; 0x38
    ba0e:	e5e5      	b.n	b5dc <_svfiprintf_r+0x4fc>
    ba10:	46ab      	mov	fp, r5
    ba12:	e6ce      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    ba14:	783b      	ldrb	r3, [r7, #0]
    ba16:	9207      	str	r2, [sp, #28]
    ba18:	f7ff fbba 	bl	b190 <_svfiprintf_r+0xb0>
    ba1c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    ba1e:	1aa2      	subs	r2, r4, r2
    ba20:	9203      	str	r2, [sp, #12]
    ba22:	e480      	b.n	b326 <_svfiprintf_r+0x246>
    ba24:	9808      	ldr	r0, [sp, #32]
    ba26:	2809      	cmp	r0, #9
    ba28:	d900      	bls.n	ba2c <_svfiprintf_r+0x94c>
    ba2a:	e769      	b.n	b900 <_svfiprintf_r+0x820>
    ba2c:	1c01      	adds	r1, r0, #0
    ba2e:	3130      	adds	r1, #48	; 0x30
    ba30:	3327      	adds	r3, #39	; 0x27
    ba32:	aa1e      	add	r2, sp, #120	; 0x78
    ba34:	54d1      	strb	r1, [r2, r3]
    ba36:	466b      	mov	r3, sp
    ba38:	339f      	adds	r3, #159	; 0x9f
    ba3a:	1ae1      	subs	r1, r4, r3
    ba3c:	9103      	str	r1, [sp, #12]
    ba3e:	930b      	str	r3, [sp, #44]	; 0x2c
    ba40:	e471      	b.n	b326 <_svfiprintf_r+0x246>
    ba42:	9807      	ldr	r0, [sp, #28]
    ba44:	6803      	ldr	r3, [r0, #0]
    ba46:	9308      	str	r3, [sp, #32]
    ba48:	17db      	asrs	r3, r3, #31
    ba4a:	9309      	str	r3, [sp, #36]	; 0x24
    ba4c:	9909      	ldr	r1, [sp, #36]	; 0x24
    ba4e:	3004      	adds	r0, #4
    ba50:	9007      	str	r0, [sp, #28]
    ba52:	2900      	cmp	r1, #0
    ba54:	db00      	blt.n	ba58 <_svfiprintf_r+0x978>
    ba56:	e4a7      	b.n	b3a8 <_svfiprintf_r+0x2c8>
    ba58:	9a08      	ldr	r2, [sp, #32]
    ba5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ba5c:	2100      	movs	r1, #0
    ba5e:	4250      	negs	r0, r2
    ba60:	4199      	sbcs	r1, r3
    ba62:	9008      	str	r0, [sp, #32]
    ba64:	9109      	str	r1, [sp, #36]	; 0x24
    ba66:	20af      	movs	r0, #175	; 0xaf
    ba68:	232d      	movs	r3, #45	; 0x2d
    ba6a:	4468      	add	r0, sp
    ba6c:	7003      	strb	r3, [r0, #0]
    ba6e:	e49b      	b.n	b3a8 <_svfiprintf_r+0x2c8>
    ba70:	9807      	ldr	r0, [sp, #28]
    ba72:	9905      	ldr	r1, [sp, #20]
    ba74:	6803      	ldr	r3, [r0, #0]
    ba76:	17ca      	asrs	r2, r1, #31
    ba78:	3004      	adds	r0, #4
    ba7a:	6019      	str	r1, [r3, #0]
    ba7c:	605a      	str	r2, [r3, #4]
    ba7e:	9007      	str	r0, [sp, #28]
    ba80:	f7ff fb4c 	bl	b11c <_svfiprintf_r+0x3c>
    ba84:	9a07      	ldr	r2, [sp, #28]
    ba86:	9807      	ldr	r0, [sp, #28]
    ba88:	6812      	ldr	r2, [r2, #0]
    ba8a:	3004      	adds	r0, #4
    ba8c:	9208      	str	r2, [sp, #32]
    ba8e:	9109      	str	r1, [sp, #36]	; 0x24
    ba90:	9007      	str	r0, [sp, #28]
    ba92:	e4df      	b.n	b454 <_svfiprintf_r+0x374>
    ba94:	9907      	ldr	r1, [sp, #28]
    ba96:	6809      	ldr	r1, [r1, #0]
    ba98:	9108      	str	r1, [sp, #32]
    ba9a:	1e4a      	subs	r2, r1, #1
    ba9c:	4191      	sbcs	r1, r2
    ba9e:	9a07      	ldr	r2, [sp, #28]
    baa0:	3204      	adds	r2, #4
    baa2:	9309      	str	r3, [sp, #36]	; 0x24
    baa4:	9207      	str	r2, [sp, #28]
    baa6:	f7ff fbfa 	bl	b29e <_svfiprintf_r+0x1be>
    baaa:	9907      	ldr	r1, [sp, #28]
    baac:	6809      	ldr	r1, [r1, #0]
    baae:	9209      	str	r2, [sp, #36]	; 0x24
    bab0:	9108      	str	r1, [sp, #32]
    bab2:	e777      	b.n	b9a4 <_svfiprintf_r+0x8c4>
    bab4:	783b      	ldrb	r3, [r7, #0]
    bab6:	f7ff fb6b 	bl	b190 <_svfiprintf_r+0xb0>
    baba:	9a00      	ldr	r2, [sp, #0]
    babc:	3b4c      	subs	r3, #76	; 0x4c
    babe:	431a      	orrs	r2, r3
    bac0:	9200      	str	r2, [sp, #0]
    bac2:	3701      	adds	r7, #1
    bac4:	783b      	ldrb	r3, [r7, #0]
    bac6:	f7ff fb63 	bl	b190 <_svfiprintf_r+0xb0>
    baca:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bacc:	f7f9 ff74 	bl	59b8 <strlen>
    bad0:	2200      	movs	r2, #0
    bad2:	9003      	str	r0, [sp, #12]
    bad4:	9206      	str	r2, [sp, #24]
    bad6:	e427      	b.n	b328 <_svfiprintf_r+0x248>
    bad8:	1c2b      	adds	r3, r5, #0
    bada:	3308      	adds	r3, #8
    badc:	e5a7      	b.n	b62e <_svfiprintf_r+0x54e>
    bade:	9802      	ldr	r0, [sp, #8]
    bae0:	4659      	mov	r1, fp
    bae2:	1c22      	adds	r2, r4, #0
    bae4:	f7ff fa6a 	bl	afbc <__ssprint_r>
    bae8:	2800      	cmp	r0, #0
    baea:	d000      	beq.n	baee <_svfiprintf_r+0xa0e>
    baec:	e661      	b.n	b7b2 <_svfiprintf_r+0x6d2>
    baee:	ab10      	add	r3, sp, #64	; 0x40
    baf0:	ad0e      	add	r5, sp, #56	; 0x38
    baf2:	e59c      	b.n	b62e <_svfiprintf_r+0x54e>
    baf4:	1c1a      	adds	r2, r3, #0
    baf6:	4b0a      	ldr	r3, [pc, #40]	; (bb20 <_svfiprintf_r+0xa40>)
    baf8:	469a      	mov	sl, r3
    bafa:	e5cf      	b.n	b69c <_svfiprintf_r+0x5bc>
    bafc:	2200      	movs	r2, #0
    bafe:	9206      	str	r2, [sp, #24]
    bb00:	f7ff fc12 	bl	b328 <_svfiprintf_r+0x248>
    bb04:	9a00      	ldr	r2, [sp, #0]
    bb06:	0652      	lsls	r2, r2, #25
    bb08:	d53b      	bpl.n	bb82 <_svfiprintf_r+0xaa2>
    bb0a:	9807      	ldr	r0, [sp, #28]
    bb0c:	4669      	mov	r1, sp
    bb0e:	2214      	movs	r2, #20
    bb10:	6803      	ldr	r3, [r0, #0]
    bb12:	5a51      	ldrh	r1, [r2, r1]
    bb14:	3004      	adds	r0, #4
    bb16:	8019      	strh	r1, [r3, #0]
    bb18:	9007      	str	r0, [sp, #28]
    bb1a:	f7ff faff 	bl	b11c <_svfiprintf_r+0x3c>
    bb1e:	46c0      	nop			; (mov r8, r8)
    bb20:	0000e70c 	.word	0x0000e70c
    bb24:	9b07      	ldr	r3, [sp, #28]
    bb26:	9807      	ldr	r0, [sp, #28]
    bb28:	681b      	ldr	r3, [r3, #0]
    bb2a:	3004      	adds	r0, #4
    bb2c:	1c19      	adds	r1, r3, #0
    bb2e:	9308      	str	r3, [sp, #32]
    bb30:	9209      	str	r2, [sp, #36]	; 0x24
    bb32:	1e4b      	subs	r3, r1, #1
    bb34:	4199      	sbcs	r1, r3
    bb36:	9007      	str	r0, [sp, #28]
    bb38:	2301      	movs	r3, #1
    bb3a:	f7ff fbb0 	bl	b29e <_svfiprintf_r+0x1be>
    bb3e:	9807      	ldr	r0, [sp, #28]
    bb40:	6800      	ldr	r0, [r0, #0]
    bb42:	9109      	str	r1, [sp, #36]	; 0x24
    bb44:	9907      	ldr	r1, [sp, #28]
    bb46:	3104      	adds	r1, #4
    bb48:	9008      	str	r0, [sp, #32]
    bb4a:	9107      	str	r1, [sp, #28]
    bb4c:	e482      	b.n	b454 <_svfiprintf_r+0x374>
    bb4e:	9807      	ldr	r0, [sp, #28]
    bb50:	6800      	ldr	r0, [r0, #0]
    bb52:	1c01      	adds	r1, r0, #0
    bb54:	1e4a      	subs	r2, r1, #1
    bb56:	4191      	sbcs	r1, r2
    bb58:	9a07      	ldr	r2, [sp, #28]
    bb5a:	3204      	adds	r2, #4
    bb5c:	9008      	str	r0, [sp, #32]
    bb5e:	9309      	str	r3, [sp, #36]	; 0x24
    bb60:	9207      	str	r2, [sp, #28]
    bb62:	f7ff fb9c 	bl	b29e <_svfiprintf_r+0x1be>
    bb66:	2140      	movs	r1, #64	; 0x40
    bb68:	9802      	ldr	r0, [sp, #8]
    bb6a:	f7f9 fa9d 	bl	50a8 <_malloc_r>
    bb6e:	4659      	mov	r1, fp
    bb70:	6008      	str	r0, [r1, #0]
    bb72:	6108      	str	r0, [r1, #16]
    bb74:	2800      	cmp	r0, #0
    bb76:	d03f      	beq.n	bbf8 <_svfiprintf_r+0xb18>
    bb78:	2340      	movs	r3, #64	; 0x40
    bb7a:	4658      	mov	r0, fp
    bb7c:	6143      	str	r3, [r0, #20]
    bb7e:	f7ff fac2 	bl	b106 <_svfiprintf_r+0x26>
    bb82:	9a07      	ldr	r2, [sp, #28]
    bb84:	9805      	ldr	r0, [sp, #20]
    bb86:	6813      	ldr	r3, [r2, #0]
    bb88:	3204      	adds	r2, #4
    bb8a:	6018      	str	r0, [r3, #0]
    bb8c:	9207      	str	r2, [sp, #28]
    bb8e:	f7ff fac5 	bl	b11c <_svfiprintf_r+0x3c>
    bb92:	491d      	ldr	r1, [pc, #116]	; (bc08 <_svfiprintf_r+0xb28>)
    bb94:	1c2a      	adds	r2, r5, #0
    bb96:	3208      	adds	r2, #8
    bb98:	468a      	mov	sl, r1
    bb9a:	f7ff fb53 	bl	b244 <_svfiprintf_r+0x164>
    bb9e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    bba0:	1a20      	subs	r0, r4, r0
    bba2:	9003      	str	r0, [sp, #12]
    bba4:	f7ff fbbf 	bl	b326 <_svfiprintf_r+0x246>
    bba8:	4817      	ldr	r0, [pc, #92]	; (bc08 <_svfiprintf_r+0xb28>)
    bbaa:	4682      	mov	sl, r0
    bbac:	e5c0      	b.n	b730 <_svfiprintf_r+0x650>
    bbae:	9603      	str	r6, [sp, #12]
    bbb0:	2e06      	cmp	r6, #6
    bbb2:	d906      	bls.n	bbc2 <_svfiprintf_r+0xae2>
    bbb4:	2106      	movs	r1, #6
    bbb6:	9103      	str	r1, [sp, #12]
    bbb8:	9101      	str	r1, [sp, #4]
    bbba:	4b14      	ldr	r3, [pc, #80]	; (bc0c <_svfiprintf_r+0xb2c>)
    bbbc:	930b      	str	r3, [sp, #44]	; 0x2c
    bbbe:	f7ff faf9 	bl	b1b4 <_svfiprintf_r+0xd4>
    bbc2:	9a03      	ldr	r2, [sp, #12]
    bbc4:	43d3      	mvns	r3, r2
    bbc6:	17db      	asrs	r3, r3, #31
    bbc8:	401a      	ands	r2, r3
    bbca:	9201      	str	r2, [sp, #4]
    bbcc:	e7f5      	b.n	bbba <_svfiprintf_r+0xada>
    bbce:	1c1a      	adds	r2, r3, #0
    bbd0:	4b0d      	ldr	r3, [pc, #52]	; (bc08 <_svfiprintf_r+0xb28>)
    bbd2:	469a      	mov	sl, r3
    bbd4:	e639      	b.n	b84a <_svfiprintf_r+0x76a>
    bbd6:	9603      	str	r6, [sp, #12]
    bbd8:	9006      	str	r0, [sp, #24]
    bbda:	f7ff fba5 	bl	b328 <_svfiprintf_r+0x248>
    bbde:	9b07      	ldr	r3, [sp, #28]
    bbe0:	9a07      	ldr	r2, [sp, #28]
    bbe2:	681e      	ldr	r6, [r3, #0]
    bbe4:	3204      	adds	r2, #4
    bbe6:	2e00      	cmp	r6, #0
    bbe8:	db00      	blt.n	bbec <_svfiprintf_r+0xb0c>
    bbea:	e713      	b.n	ba14 <_svfiprintf_r+0x934>
    bbec:	2601      	movs	r6, #1
    bbee:	783b      	ldrb	r3, [r7, #0]
    bbf0:	4276      	negs	r6, r6
    bbf2:	9207      	str	r2, [sp, #28]
    bbf4:	f7ff facc 	bl	b190 <_svfiprintf_r+0xb0>
    bbf8:	9a02      	ldr	r2, [sp, #8]
    bbfa:	230c      	movs	r3, #12
    bbfc:	6013      	str	r3, [r2, #0]
    bbfe:	3b0b      	subs	r3, #11
    bc00:	425b      	negs	r3, r3
    bc02:	9305      	str	r3, [sp, #20]
    bc04:	e5dc      	b.n	b7c0 <_svfiprintf_r+0x6e0>
    bc06:	46c0      	nop			; (mov r8, r8)
    bc08:	0000e70c 	.word	0x0000e70c
    bc0c:	0000ed3c 	.word	0x0000ed3c

0000bc10 <__sprint_r>:
    bc10:	b5f0      	push	{r4, r5, r6, r7, lr}
    bc12:	4657      	mov	r7, sl
    bc14:	464e      	mov	r6, r9
    bc16:	4645      	mov	r5, r8
    bc18:	b4e0      	push	{r5, r6, r7}
    bc1a:	4680      	mov	r8, r0
    bc1c:	6890      	ldr	r0, [r2, #8]
    bc1e:	1c0e      	adds	r6, r1, #0
    bc20:	4691      	mov	r9, r2
    bc22:	2800      	cmp	r0, #0
    bc24:	d02d      	beq.n	bc82 <__sprint_r+0x72>
    bc26:	6e4b      	ldr	r3, [r1, #100]	; 0x64
    bc28:	049a      	lsls	r2, r3, #18
    bc2a:	d52c      	bpl.n	bc86 <__sprint_r+0x76>
    bc2c:	464b      	mov	r3, r9
    bc2e:	681b      	ldr	r3, [r3, #0]
    bc30:	469a      	mov	sl, r3
    bc32:	4652      	mov	r2, sl
    bc34:	6857      	ldr	r7, [r2, #4]
    bc36:	08bf      	lsrs	r7, r7, #2
    bc38:	6815      	ldr	r5, [r2, #0]
    bc3a:	2f00      	cmp	r7, #0
    bc3c:	dd18      	ble.n	bc70 <__sprint_r+0x60>
    bc3e:	2400      	movs	r4, #0
    bc40:	e002      	b.n	bc48 <__sprint_r+0x38>
    bc42:	3401      	adds	r4, #1
    bc44:	42a7      	cmp	r7, r4
    bc46:	dd11      	ble.n	bc6c <__sprint_r+0x5c>
    bc48:	cd02      	ldmia	r5!, {r1}
    bc4a:	4640      	mov	r0, r8
    bc4c:	1c32      	adds	r2, r6, #0
    bc4e:	f000 feab 	bl	c9a8 <_fputwc_r>
    bc52:	1c43      	adds	r3, r0, #1
    bc54:	d1f5      	bne.n	bc42 <__sprint_r+0x32>
    bc56:	2300      	movs	r3, #0
    bc58:	464a      	mov	r2, r9
    bc5a:	6093      	str	r3, [r2, #8]
    bc5c:	6053      	str	r3, [r2, #4]
    bc5e:	bc1c      	pop	{r2, r3, r4}
    bc60:	4690      	mov	r8, r2
    bc62:	4699      	mov	r9, r3
    bc64:	46a2      	mov	sl, r4
    bc66:	bcf0      	pop	{r4, r5, r6, r7}
    bc68:	bc02      	pop	{r1}
    bc6a:	4708      	bx	r1
    bc6c:	464a      	mov	r2, r9
    bc6e:	6890      	ldr	r0, [r2, #8]
    bc70:	00bf      	lsls	r7, r7, #2
    bc72:	1bc0      	subs	r0, r0, r7
    bc74:	464b      	mov	r3, r9
    bc76:	6098      	str	r0, [r3, #8]
    bc78:	2800      	cmp	r0, #0
    bc7a:	d0ec      	beq.n	bc56 <__sprint_r+0x46>
    bc7c:	2208      	movs	r2, #8
    bc7e:	4492      	add	sl, r2
    bc80:	e7d7      	b.n	bc32 <__sprint_r+0x22>
    bc82:	6050      	str	r0, [r2, #4]
    bc84:	e7eb      	b.n	bc5e <__sprint_r+0x4e>
    bc86:	4640      	mov	r0, r8
    bc88:	464a      	mov	r2, r9
    bc8a:	f7fd fee9 	bl	9a60 <__sfvwrite_r>
    bc8e:	e7e2      	b.n	bc56 <__sprint_r+0x46>

0000bc90 <_vfiprintf_r>:
    bc90:	b5f0      	push	{r4, r5, r6, r7, lr}
    bc92:	465f      	mov	r7, fp
    bc94:	4656      	mov	r6, sl
    bc96:	464d      	mov	r5, r9
    bc98:	4644      	mov	r4, r8
    bc9a:	b4f0      	push	{r4, r5, r6, r7}
    bc9c:	4cd1      	ldr	r4, [pc, #836]	; (bfe4 <_vfiprintf_r+0x354>)
    bc9e:	44a5      	add	sp, r4
    bca0:	9001      	str	r0, [sp, #4]
    bca2:	468b      	mov	fp, r1
    bca4:	1c15      	adds	r5, r2, #0
    bca6:	9307      	str	r3, [sp, #28]
    bca8:	2800      	cmp	r0, #0
    bcaa:	d004      	beq.n	bcb6 <_vfiprintf_r+0x26>
    bcac:	6b83      	ldr	r3, [r0, #56]	; 0x38
    bcae:	2b00      	cmp	r3, #0
    bcb0:	d101      	bne.n	bcb6 <_vfiprintf_r+0x26>
    bcb2:	f000 fc91 	bl	c5d8 <_vfiprintf_r+0x948>
    bcb6:	4658      	mov	r0, fp
    bcb8:	8982      	ldrh	r2, [r0, #12]
    bcba:	2180      	movs	r1, #128	; 0x80
    bcbc:	0189      	lsls	r1, r1, #6
    bcbe:	1c13      	adds	r3, r2, #0
    bcc0:	420a      	tst	r2, r1
    bcc2:	d107      	bne.n	bcd4 <_vfiprintf_r+0x44>
    bcc4:	430a      	orrs	r2, r1
    bcc6:	4659      	mov	r1, fp
    bcc8:	818a      	strh	r2, [r1, #12]
    bcca:	4bc7      	ldr	r3, [pc, #796]	; (bfe8 <_vfiprintf_r+0x358>)
    bccc:	6e49      	ldr	r1, [r1, #100]	; 0x64
    bcce:	400b      	ands	r3, r1
    bcd0:	6643      	str	r3, [r0, #100]	; 0x64
    bcd2:	1c13      	adds	r3, r2, #0
    bcd4:	0719      	lsls	r1, r3, #28
    bcd6:	d401      	bmi.n	bcdc <_vfiprintf_r+0x4c>
    bcd8:	f000 fdf8 	bl	c8cc <_vfiprintf_r+0xc3c>
    bcdc:	4658      	mov	r0, fp
    bcde:	6901      	ldr	r1, [r0, #16]
    bce0:	2900      	cmp	r1, #0
    bce2:	d101      	bne.n	bce8 <_vfiprintf_r+0x58>
    bce4:	f000 fdf2 	bl	c8cc <_vfiprintf_r+0xc3c>
    bce8:	211a      	movs	r1, #26
    bcea:	400b      	ands	r3, r1
    bcec:	2b0a      	cmp	r3, #10
    bcee:	d101      	bne.n	bcf4 <_vfiprintf_r+0x64>
    bcf0:	f000 fc35 	bl	c55e <_vfiprintf_r+0x8ce>
    bcf4:	2194      	movs	r1, #148	; 0x94
    bcf6:	24a1      	movs	r4, #161	; 0xa1
    bcf8:	00c9      	lsls	r1, r1, #3
    bcfa:	00e4      	lsls	r4, r4, #3
    bcfc:	2300      	movs	r3, #0
    bcfe:	446c      	add	r4, sp
    bd00:	4469      	add	r1, sp
    bd02:	46aa      	mov	sl, r5
    bd04:	6021      	str	r1, [r4, #0]
    bd06:	60a3      	str	r3, [r4, #8]
    bd08:	6063      	str	r3, [r4, #4]
    bd0a:	930c      	str	r3, [sp, #48]	; 0x30
    bd0c:	9305      	str	r3, [sp, #20]
    bd0e:	1c0d      	adds	r5, r1, #0
    bd10:	4657      	mov	r7, sl
    bd12:	783b      	ldrb	r3, [r7, #0]
    bd14:	2b00      	cmp	r3, #0
    bd16:	d100      	bne.n	bd1a <_vfiprintf_r+0x8a>
    bd18:	e352      	b.n	c3c0 <_vfiprintf_r+0x730>
    bd1a:	2b25      	cmp	r3, #37	; 0x25
    bd1c:	d100      	bne.n	bd20 <_vfiprintf_r+0x90>
    bd1e:	e34f      	b.n	c3c0 <_vfiprintf_r+0x730>
    bd20:	1c3e      	adds	r6, r7, #0
    bd22:	e001      	b.n	bd28 <_vfiprintf_r+0x98>
    bd24:	2b00      	cmp	r3, #0
    bd26:	d003      	beq.n	bd30 <_vfiprintf_r+0xa0>
    bd28:	3601      	adds	r6, #1
    bd2a:	7833      	ldrb	r3, [r6, #0]
    bd2c:	2b25      	cmp	r3, #37	; 0x25
    bd2e:	d1f9      	bne.n	bd24 <_vfiprintf_r+0x94>
    bd30:	1bf2      	subs	r2, r6, r7
    bd32:	4690      	mov	r8, r2
    bd34:	2000      	movs	r0, #0
    bd36:	4580      	cmp	r8, r0
    bd38:	d010      	beq.n	bd5c <_vfiprintf_r+0xcc>
    bd3a:	68a3      	ldr	r3, [r4, #8]
    bd3c:	4443      	add	r3, r8
    bd3e:	602f      	str	r7, [r5, #0]
    bd40:	606a      	str	r2, [r5, #4]
    bd42:	60a3      	str	r3, [r4, #8]
    bd44:	6863      	ldr	r3, [r4, #4]
    bd46:	3301      	adds	r3, #1
    bd48:	6063      	str	r3, [r4, #4]
    bd4a:	3508      	adds	r5, #8
    bd4c:	2b07      	cmp	r3, #7
    bd4e:	dd00      	ble.n	bd52 <_vfiprintf_r+0xc2>
    bd50:	e3cc      	b.n	c4ec <_vfiprintf_r+0x85c>
    bd52:	9905      	ldr	r1, [sp, #20]
    bd54:	1c0a      	adds	r2, r1, #0
    bd56:	4442      	add	r2, r8
    bd58:	9205      	str	r2, [sp, #20]
    bd5a:	7833      	ldrb	r3, [r6, #0]
    bd5c:	2b00      	cmp	r3, #0
    bd5e:	d100      	bne.n	bd62 <_vfiprintf_r+0xd2>
    bd60:	e344      	b.n	c3ec <_vfiprintf_r+0x75c>
    bd62:	4ba2      	ldr	r3, [pc, #648]	; (bfec <_vfiprintf_r+0x35c>)
    bd64:	2000      	movs	r0, #0
    bd66:	446b      	add	r3, sp
    bd68:	7018      	strb	r0, [r3, #0]
    bd6a:	2100      	movs	r1, #0
    bd6c:	2240      	movs	r2, #64	; 0x40
    bd6e:	7873      	ldrb	r3, [r6, #1]
    bd70:	1c77      	adds	r7, r6, #1
    bd72:	9104      	str	r1, [sp, #16]
    bd74:	2601      	movs	r6, #1
    bd76:	9100      	str	r1, [sp, #0]
    bd78:	4690      	mov	r8, r2
    bd7a:	2080      	movs	r0, #128	; 0x80
    bd7c:	3a15      	subs	r2, #21
    bd7e:	499c      	ldr	r1, [pc, #624]	; (bff0 <_vfiprintf_r+0x360>)
    bd80:	4276      	negs	r6, r6
    bd82:	4684      	mov	ip, r0
    bd84:	4692      	mov	sl, r2
    bd86:	3701      	adds	r7, #1
    bd88:	1c1a      	adds	r2, r3, #0
    bd8a:	3a20      	subs	r2, #32
    bd8c:	2a58      	cmp	r2, #88	; 0x58
    bd8e:	d96b      	bls.n	be68 <_vfiprintf_r+0x1d8>
    bd90:	2b00      	cmp	r3, #0
    bd92:	d100      	bne.n	bd96 <_vfiprintf_r+0x106>
    bd94:	e32a      	b.n	c3ec <_vfiprintf_r+0x75c>
    bd96:	229c      	movs	r2, #156	; 0x9c
    bd98:	00d2      	lsls	r2, r2, #3
    bd9a:	446a      	add	r2, sp
    bd9c:	7013      	strb	r3, [r2, #0]
    bd9e:	4b93      	ldr	r3, [pc, #588]	; (bfec <_vfiprintf_r+0x35c>)
    bda0:	2101      	movs	r1, #1
    bda2:	2000      	movs	r0, #0
    bda4:	446b      	add	r3, sp
    bda6:	7018      	strb	r0, [r3, #0]
    bda8:	9102      	str	r1, [sp, #8]
    bdaa:	9103      	str	r1, [sp, #12]
    bdac:	920b      	str	r2, [sp, #44]	; 0x2c
    bdae:	2100      	movs	r1, #0
    bdb0:	9106      	str	r1, [sp, #24]
    bdb2:	9900      	ldr	r1, [sp, #0]
    bdb4:	2302      	movs	r3, #2
    bdb6:	4019      	ands	r1, r3
    bdb8:	4689      	mov	r9, r1
    bdba:	d002      	beq.n	bdc2 <_vfiprintf_r+0x132>
    bdbc:	9a02      	ldr	r2, [sp, #8]
    bdbe:	18d2      	adds	r2, r2, r3
    bdc0:	9202      	str	r2, [sp, #8]
    bdc2:	9800      	ldr	r0, [sp, #0]
    bdc4:	2384      	movs	r3, #132	; 0x84
    bdc6:	4018      	ands	r0, r3
    bdc8:	900d      	str	r0, [sp, #52]	; 0x34
    bdca:	d000      	beq.n	bdce <_vfiprintf_r+0x13e>
    bdcc:	e213      	b.n	c1f6 <_vfiprintf_r+0x566>
    bdce:	9904      	ldr	r1, [sp, #16]
    bdd0:	9a02      	ldr	r2, [sp, #8]
    bdd2:	1a8e      	subs	r6, r1, r2
    bdd4:	2e00      	cmp	r6, #0
    bdd6:	dc00      	bgt.n	bdda <_vfiprintf_r+0x14a>
    bdd8:	e20d      	b.n	c1f6 <_vfiprintf_r+0x566>
    bdda:	2e10      	cmp	r6, #16
    bddc:	dc01      	bgt.n	bde2 <_vfiprintf_r+0x152>
    bdde:	f000 fd61 	bl	c8a4 <_vfiprintf_r+0xc14>
    bde2:	4b84      	ldr	r3, [pc, #528]	; (bff4 <_vfiprintf_r+0x364>)
    bde4:	469a      	mov	sl, r3
    bde6:	4652      	mov	r2, sl
    bde8:	2010      	movs	r0, #16
    bdea:	1c2b      	adds	r3, r5, #0
    bdec:	46ba      	mov	sl, r7
    bdee:	4680      	mov	r8, r0
    bdf0:	465d      	mov	r5, fp
    bdf2:	1c17      	adds	r7, r2, #0
    bdf4:	e005      	b.n	be02 <_vfiprintf_r+0x172>
    bdf6:	3308      	adds	r3, #8
    bdf8:	1c1a      	adds	r2, r3, #0
    bdfa:	3e10      	subs	r6, #16
    bdfc:	3208      	adds	r2, #8
    bdfe:	2e10      	cmp	r6, #16
    be00:	dd1c      	ble.n	be3c <_vfiprintf_r+0x1ac>
    be02:	4642      	mov	r2, r8
    be04:	605a      	str	r2, [r3, #4]
    be06:	68a2      	ldr	r2, [r4, #8]
    be08:	3210      	adds	r2, #16
    be0a:	601f      	str	r7, [r3, #0]
    be0c:	60a2      	str	r2, [r4, #8]
    be0e:	6862      	ldr	r2, [r4, #4]
    be10:	3201      	adds	r2, #1
    be12:	6062      	str	r2, [r4, #4]
    be14:	2a07      	cmp	r2, #7
    be16:	ddee      	ble.n	bdf6 <_vfiprintf_r+0x166>
    be18:	9801      	ldr	r0, [sp, #4]
    be1a:	1c29      	adds	r1, r5, #0
    be1c:	1c22      	adds	r2, r4, #0
    be1e:	f7ff fef7 	bl	bc10 <__sprint_r>
    be22:	2800      	cmp	r0, #0
    be24:	d001      	beq.n	be2a <_vfiprintf_r+0x19a>
    be26:	f000 fcd8 	bl	c7da <_vfiprintf_r+0xb4a>
    be2a:	2295      	movs	r2, #149	; 0x95
    be2c:	2394      	movs	r3, #148	; 0x94
    be2e:	00d2      	lsls	r2, r2, #3
    be30:	00db      	lsls	r3, r3, #3
    be32:	3e10      	subs	r6, #16
    be34:	446a      	add	r2, sp
    be36:	446b      	add	r3, sp
    be38:	2e10      	cmp	r6, #16
    be3a:	dce2      	bgt.n	be02 <_vfiprintf_r+0x172>
    be3c:	46ab      	mov	fp, r5
    be3e:	1c1d      	adds	r5, r3, #0
    be40:	1c3b      	adds	r3, r7, #0
    be42:	4657      	mov	r7, sl
    be44:	469a      	mov	sl, r3
    be46:	4653      	mov	r3, sl
    be48:	602b      	str	r3, [r5, #0]
    be4a:	68a3      	ldr	r3, [r4, #8]
    be4c:	18f3      	adds	r3, r6, r3
    be4e:	606e      	str	r6, [r5, #4]
    be50:	60a3      	str	r3, [r4, #8]
    be52:	6863      	ldr	r3, [r4, #4]
    be54:	3301      	adds	r3, #1
    be56:	6063      	str	r3, [r4, #4]
    be58:	2b07      	cmp	r3, #7
    be5a:	dd01      	ble.n	be60 <_vfiprintf_r+0x1d0>
    be5c:	f000 fc46 	bl	c6ec <_vfiprintf_r+0xa5c>
    be60:	1c13      	adds	r3, r2, #0
    be62:	3308      	adds	r3, #8
    be64:	1c15      	adds	r5, r2, #0
    be66:	e1c8      	b.n	c1fa <_vfiprintf_r+0x56a>
    be68:	0092      	lsls	r2, r2, #2
    be6a:	588a      	ldr	r2, [r1, r2]
    be6c:	4697      	mov	pc, r2
    be6e:	9800      	ldr	r0, [sp, #0]
    be70:	2310      	movs	r3, #16
    be72:	4318      	orrs	r0, r3
    be74:	9000      	str	r0, [sp, #0]
    be76:	9900      	ldr	r1, [sp, #0]
    be78:	2220      	movs	r2, #32
    be7a:	400a      	ands	r2, r1
    be7c:	d101      	bne.n	be82 <_vfiprintf_r+0x1f2>
    be7e:	f000 fc0a 	bl	c696 <_vfiprintf_r+0xa06>
    be82:	9b07      	ldr	r3, [sp, #28]
    be84:	2207      	movs	r2, #7
    be86:	3307      	adds	r3, #7
    be88:	4393      	bics	r3, r2
    be8a:	6818      	ldr	r0, [r3, #0]
    be8c:	6859      	ldr	r1, [r3, #4]
    be8e:	3201      	adds	r2, #1
    be90:	18d2      	adds	r2, r2, r3
    be92:	9008      	str	r0, [sp, #32]
    be94:	9109      	str	r1, [sp, #36]	; 0x24
    be96:	9207      	str	r2, [sp, #28]
    be98:	9a09      	ldr	r2, [sp, #36]	; 0x24
    be9a:	1c01      	adds	r1, r0, #0
    be9c:	4311      	orrs	r1, r2
    be9e:	1e4b      	subs	r3, r1, #1
    bea0:	4199      	sbcs	r1, r3
    bea2:	2301      	movs	r3, #1
    bea4:	4a51      	ldr	r2, [pc, #324]	; (bfec <_vfiprintf_r+0x35c>)
    bea6:	2000      	movs	r0, #0
    bea8:	446a      	add	r2, sp
    beaa:	7010      	strb	r0, [r2, #0]
    beac:	2e00      	cmp	r6, #0
    beae:	db03      	blt.n	beb8 <_vfiprintf_r+0x228>
    beb0:	9800      	ldr	r0, [sp, #0]
    beb2:	2280      	movs	r2, #128	; 0x80
    beb4:	4390      	bics	r0, r2
    beb6:	9000      	str	r0, [sp, #0]
    beb8:	2e00      	cmp	r6, #0
    beba:	d102      	bne.n	bec2 <_vfiprintf_r+0x232>
    bebc:	2900      	cmp	r1, #0
    bebe:	d100      	bne.n	bec2 <_vfiprintf_r+0x232>
    bec0:	e281      	b.n	c3c6 <_vfiprintf_r+0x736>
    bec2:	2b01      	cmp	r3, #1
    bec4:	d100      	bne.n	bec8 <_vfiprintf_r+0x238>
    bec6:	e3ad      	b.n	c624 <_vfiprintf_r+0x994>
    bec8:	2b02      	cmp	r3, #2
    beca:	d100      	bne.n	bece <_vfiprintf_r+0x23e>
    becc:	e38b      	b.n	c5e6 <_vfiprintf_r+0x956>
    bece:	2107      	movs	r1, #7
    bed0:	940b      	str	r4, [sp, #44]	; 0x2c
    bed2:	9702      	str	r7, [sp, #8]
    bed4:	9a08      	ldr	r2, [sp, #32]
    bed6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    bed8:	4688      	mov	r8, r1
    beda:	46ac      	mov	ip, r5
    bedc:	1c21      	adds	r1, r4, #0
    bede:	0758      	lsls	r0, r3, #29
    bee0:	4682      	mov	sl, r0
    bee2:	4645      	mov	r5, r8
    bee4:	08d0      	lsrs	r0, r2, #3
    bee6:	4657      	mov	r7, sl
    bee8:	4307      	orrs	r7, r0
    beea:	4015      	ands	r5, r2
    beec:	08d8      	lsrs	r0, r3, #3
    beee:	3901      	subs	r1, #1
    bef0:	3530      	adds	r5, #48	; 0x30
    bef2:	1c03      	adds	r3, r0, #0
    bef4:	1c38      	adds	r0, r7, #0
    bef6:	700d      	strb	r5, [r1, #0]
    bef8:	1c3a      	adds	r2, r7, #0
    befa:	4318      	orrs	r0, r3
    befc:	d1ef      	bne.n	bede <_vfiprintf_r+0x24e>
    befe:	910b      	str	r1, [sp, #44]	; 0x2c
    bf00:	9900      	ldr	r1, [sp, #0]
    bf02:	9208      	str	r2, [sp, #32]
    bf04:	9309      	str	r3, [sp, #36]	; 0x24
    bf06:	1c2b      	adds	r3, r5, #0
    bf08:	9f02      	ldr	r7, [sp, #8]
    bf0a:	4665      	mov	r5, ip
    bf0c:	469c      	mov	ip, r3
    bf0e:	07c9      	lsls	r1, r1, #31
    bf10:	d401      	bmi.n	bf16 <_vfiprintf_r+0x286>
    bf12:	f000 fc05 	bl	c720 <_vfiprintf_r+0xa90>
    bf16:	2330      	movs	r3, #48	; 0x30
    bf18:	459c      	cmp	ip, r3
    bf1a:	d101      	bne.n	bf20 <_vfiprintf_r+0x290>
    bf1c:	f000 fcc8 	bl	c8b0 <_vfiprintf_r+0xc20>
    bf20:	990b      	ldr	r1, [sp, #44]	; 0x2c
    bf22:	3901      	subs	r1, #1
    bf24:	2330      	movs	r3, #48	; 0x30
    bf26:	1a62      	subs	r2, r4, r1
    bf28:	910b      	str	r1, [sp, #44]	; 0x2c
    bf2a:	700b      	strb	r3, [r1, #0]
    bf2c:	9203      	str	r2, [sp, #12]
    bf2e:	9606      	str	r6, [sp, #24]
    bf30:	9803      	ldr	r0, [sp, #12]
    bf32:	9906      	ldr	r1, [sp, #24]
    bf34:	9002      	str	r0, [sp, #8]
    bf36:	4288      	cmp	r0, r1
    bf38:	da00      	bge.n	bf3c <_vfiprintf_r+0x2ac>
    bf3a:	9102      	str	r1, [sp, #8]
    bf3c:	4a2b      	ldr	r2, [pc, #172]	; (bfec <_vfiprintf_r+0x35c>)
    bf3e:	446a      	add	r2, sp
    bf40:	7813      	ldrb	r3, [r2, #0]
    bf42:	9802      	ldr	r0, [sp, #8]
    bf44:	1e5a      	subs	r2, r3, #1
    bf46:	4193      	sbcs	r3, r2
    bf48:	18c0      	adds	r0, r0, r3
    bf4a:	9002      	str	r0, [sp, #8]
    bf4c:	e731      	b.n	bdb2 <_vfiprintf_r+0x122>
    bf4e:	9a00      	ldr	r2, [sp, #0]
    bf50:	2310      	movs	r3, #16
    bf52:	431a      	orrs	r2, r3
    bf54:	9200      	str	r2, [sp, #0]
    bf56:	9b00      	ldr	r3, [sp, #0]
    bf58:	069b      	lsls	r3, r3, #26
    bf5a:	d400      	bmi.n	bf5e <_vfiprintf_r+0x2ce>
    bf5c:	e38b      	b.n	c676 <_vfiprintf_r+0x9e6>
    bf5e:	9b07      	ldr	r3, [sp, #28]
    bf60:	2207      	movs	r2, #7
    bf62:	3307      	adds	r3, #7
    bf64:	4393      	bics	r3, r2
    bf66:	6819      	ldr	r1, [r3, #0]
    bf68:	685a      	ldr	r2, [r3, #4]
    bf6a:	2008      	movs	r0, #8
    bf6c:	18c0      	adds	r0, r0, r3
    bf6e:	9108      	str	r1, [sp, #32]
    bf70:	9209      	str	r2, [sp, #36]	; 0x24
    bf72:	9007      	str	r0, [sp, #28]
    bf74:	9909      	ldr	r1, [sp, #36]	; 0x24
    bf76:	2900      	cmp	r1, #0
    bf78:	da01      	bge.n	bf7e <_vfiprintf_r+0x2ee>
    bf7a:	f000 fbf4 	bl	c766 <_vfiprintf_r+0xad6>
    bf7e:	9908      	ldr	r1, [sp, #32]
    bf80:	9a09      	ldr	r2, [sp, #36]	; 0x24
    bf82:	4311      	orrs	r1, r2
    bf84:	1e4b      	subs	r3, r1, #1
    bf86:	4199      	sbcs	r1, r3
    bf88:	2301      	movs	r3, #1
    bf8a:	e78f      	b.n	beac <_vfiprintf_r+0x21c>
    bf8c:	9900      	ldr	r1, [sp, #0]
    bf8e:	2310      	movs	r3, #16
    bf90:	4319      	orrs	r1, r3
    bf92:	9100      	str	r1, [sp, #0]
    bf94:	9a00      	ldr	r2, [sp, #0]
    bf96:	2320      	movs	r3, #32
    bf98:	4013      	ands	r3, r2
    bf9a:	d100      	bne.n	bf9e <_vfiprintf_r+0x30e>
    bf9c:	e391      	b.n	c6c2 <_vfiprintf_r+0xa32>
    bf9e:	9b07      	ldr	r3, [sp, #28]
    bfa0:	2207      	movs	r2, #7
    bfa2:	3307      	adds	r3, #7
    bfa4:	4393      	bics	r3, r2
    bfa6:	6819      	ldr	r1, [r3, #0]
    bfa8:	685a      	ldr	r2, [r3, #4]
    bfaa:	9108      	str	r1, [sp, #32]
    bfac:	9209      	str	r2, [sp, #36]	; 0x24
    bfae:	9908      	ldr	r1, [sp, #32]
    bfb0:	2008      	movs	r0, #8
    bfb2:	18c0      	adds	r0, r0, r3
    bfb4:	4311      	orrs	r1, r2
    bfb6:	1e4b      	subs	r3, r1, #1
    bfb8:	4199      	sbcs	r1, r3
    bfba:	9007      	str	r0, [sp, #28]
    bfbc:	2300      	movs	r3, #0
    bfbe:	e771      	b.n	bea4 <_vfiprintf_r+0x214>
    bfc0:	9b07      	ldr	r3, [sp, #28]
    bfc2:	9a07      	ldr	r2, [sp, #28]
    bfc4:	681b      	ldr	r3, [r3, #0]
    bfc6:	3204      	adds	r2, #4
    bfc8:	9304      	str	r3, [sp, #16]
    bfca:	2b00      	cmp	r3, #0
    bfcc:	db00      	blt.n	bfd0 <_vfiprintf_r+0x340>
    bfce:	e39c      	b.n	c70a <_vfiprintf_r+0xa7a>
    bfd0:	9804      	ldr	r0, [sp, #16]
    bfd2:	4240      	negs	r0, r0
    bfd4:	9004      	str	r0, [sp, #16]
    bfd6:	9207      	str	r2, [sp, #28]
    bfd8:	9a00      	ldr	r2, [sp, #0]
    bfda:	2304      	movs	r3, #4
    bfdc:	431a      	orrs	r2, r3
    bfde:	9200      	str	r2, [sp, #0]
    bfe0:	783b      	ldrb	r3, [r7, #0]
    bfe2:	e6d0      	b.n	bd86 <_vfiprintf_r+0xf6>
    bfe4:	fffffae4 	.word	0xfffffae4
    bfe8:	ffffdfff 	.word	0xffffdfff
    bfec:	00000517 	.word	0x00000517
    bff0:	0000e72c 	.word	0x0000e72c
    bff4:	0000e890 	.word	0x0000e890
    bff8:	9a07      	ldr	r2, [sp, #28]
    bffa:	239c      	movs	r3, #156	; 0x9c
    bffc:	1c11      	adds	r1, r2, #0
    bffe:	00db      	lsls	r3, r3, #3
    c000:	6812      	ldr	r2, [r2, #0]
    c002:	446b      	add	r3, sp
    c004:	701a      	strb	r2, [r3, #0]
    c006:	4ac7      	ldr	r2, [pc, #796]	; (c324 <_vfiprintf_r+0x694>)
    c008:	3104      	adds	r1, #4
    c00a:	9107      	str	r1, [sp, #28]
    c00c:	2000      	movs	r0, #0
    c00e:	2101      	movs	r1, #1
    c010:	446a      	add	r2, sp
    c012:	7010      	strb	r0, [r2, #0]
    c014:	9102      	str	r1, [sp, #8]
    c016:	9103      	str	r1, [sp, #12]
    c018:	930b      	str	r3, [sp, #44]	; 0x2c
    c01a:	e6c8      	b.n	bdae <_vfiprintf_r+0x11e>
    c01c:	49c1      	ldr	r1, [pc, #772]	; (c324 <_vfiprintf_r+0x694>)
    c01e:	2200      	movs	r2, #0
    c020:	4469      	add	r1, sp
    c022:	9b07      	ldr	r3, [sp, #28]
    c024:	700a      	strb	r2, [r1, #0]
    c026:	1c18      	adds	r0, r3, #0
    c028:	681b      	ldr	r3, [r3, #0]
    c02a:	3004      	adds	r0, #4
    c02c:	9007      	str	r0, [sp, #28]
    c02e:	930b      	str	r3, [sp, #44]	; 0x2c
    c030:	2b00      	cmp	r3, #0
    c032:	d101      	bne.n	c038 <_vfiprintf_r+0x3a8>
    c034:	f000 fc24 	bl	c880 <_vfiprintf_r+0xbf0>
    c038:	2e00      	cmp	r6, #0
    c03a:	da01      	bge.n	c040 <_vfiprintf_r+0x3b0>
    c03c:	f000 fc18 	bl	c870 <_vfiprintf_r+0xbe0>
    c040:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c042:	2100      	movs	r1, #0
    c044:	1c32      	adds	r2, r6, #0
    c046:	f7fd ff71 	bl	9f2c <memchr>
    c04a:	2800      	cmp	r0, #0
    c04c:	d101      	bne.n	c052 <_vfiprintf_r+0x3c2>
    c04e:	f000 fc4d 	bl	c8ec <_vfiprintf_r+0xc5c>
    c052:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c054:	1a40      	subs	r0, r0, r1
    c056:	9003      	str	r0, [sp, #12]
    c058:	42b0      	cmp	r0, r6
    c05a:	dc00      	bgt.n	c05e <_vfiprintf_r+0x3ce>
    c05c:	e3d5      	b.n	c80a <_vfiprintf_r+0xb7a>
    c05e:	2300      	movs	r3, #0
    c060:	9603      	str	r6, [sp, #12]
    c062:	9306      	str	r3, [sp, #24]
    c064:	e764      	b.n	bf30 <_vfiprintf_r+0x2a0>
    c066:	49b0      	ldr	r1, [pc, #704]	; (c328 <_vfiprintf_r+0x698>)
    c068:	9800      	ldr	r0, [sp, #0]
    c06a:	910c      	str	r1, [sp, #48]	; 0x30
    c06c:	2120      	movs	r1, #32
    c06e:	4001      	ands	r1, r0
    c070:	d064      	beq.n	c13c <_vfiprintf_r+0x4ac>
    c072:	9a07      	ldr	r2, [sp, #28]
    c074:	2107      	movs	r1, #7
    c076:	3207      	adds	r2, #7
    c078:	438a      	bics	r2, r1
    c07a:	3101      	adds	r1, #1
    c07c:	1889      	adds	r1, r1, r2
    c07e:	9107      	str	r1, [sp, #28]
    c080:	6810      	ldr	r0, [r2, #0]
    c082:	6851      	ldr	r1, [r2, #4]
    c084:	9008      	str	r0, [sp, #32]
    c086:	9109      	str	r1, [sp, #36]	; 0x24
    c088:	9a09      	ldr	r2, [sp, #36]	; 0x24
    c08a:	9908      	ldr	r1, [sp, #32]
    c08c:	4311      	orrs	r1, r2
    c08e:	1e4a      	subs	r2, r1, #1
    c090:	4191      	sbcs	r1, r2
    c092:	2900      	cmp	r1, #0
    c094:	d00e      	beq.n	c0b4 <_vfiprintf_r+0x424>
    c096:	9800      	ldr	r0, [sp, #0]
    c098:	2201      	movs	r2, #1
    c09a:	4210      	tst	r0, r2
    c09c:	d00a      	beq.n	c0b4 <_vfiprintf_r+0x424>
    c09e:	49a3      	ldr	r1, [pc, #652]	; (c32c <_vfiprintf_r+0x69c>)
    c0a0:	2030      	movs	r0, #48	; 0x30
    c0a2:	4469      	add	r1, sp
    c0a4:	704b      	strb	r3, [r1, #1]
    c0a6:	7008      	strb	r0, [r1, #0]
    c0a8:	9900      	ldr	r1, [sp, #0]
    c0aa:	2302      	movs	r3, #2
    c0ac:	4319      	orrs	r1, r3
    c0ae:	9100      	str	r1, [sp, #0]
    c0b0:	1c11      	adds	r1, r2, #0
    c0b2:	e6f7      	b.n	bea4 <_vfiprintf_r+0x214>
    c0b4:	2302      	movs	r3, #2
    c0b6:	e6f5      	b.n	bea4 <_vfiprintf_r+0x214>
    c0b8:	9b00      	ldr	r3, [sp, #0]
    c0ba:	2020      	movs	r0, #32
    c0bc:	4303      	orrs	r3, r0
    c0be:	9300      	str	r3, [sp, #0]
    c0c0:	783b      	ldrb	r3, [r7, #0]
    c0c2:	e660      	b.n	bd86 <_vfiprintf_r+0xf6>
    c0c4:	9b07      	ldr	r3, [sp, #28]
    c0c6:	1c18      	adds	r0, r3, #0
    c0c8:	681b      	ldr	r3, [r3, #0]
    c0ca:	9a00      	ldr	r2, [sp, #0]
    c0cc:	9308      	str	r3, [sp, #32]
    c0ce:	2302      	movs	r3, #2
    c0d0:	431a      	orrs	r2, r3
    c0d2:	9200      	str	r2, [sp, #0]
    c0d4:	4a95      	ldr	r2, [pc, #596]	; (c32c <_vfiprintf_r+0x69c>)
    c0d6:	2100      	movs	r1, #0
    c0d8:	446a      	add	r2, sp
    c0da:	9109      	str	r1, [sp, #36]	; 0x24
    c0dc:	3130      	adds	r1, #48	; 0x30
    c0de:	3004      	adds	r0, #4
    c0e0:	7011      	strb	r1, [r2, #0]
    c0e2:	3148      	adds	r1, #72	; 0x48
    c0e4:	7051      	strb	r1, [r2, #1]
    c0e6:	9007      	str	r0, [sp, #28]
    c0e8:	9908      	ldr	r1, [sp, #32]
    c0ea:	488f      	ldr	r0, [pc, #572]	; (c328 <_vfiprintf_r+0x698>)
    c0ec:	1e4a      	subs	r2, r1, #1
    c0ee:	4191      	sbcs	r1, r2
    c0f0:	900c      	str	r0, [sp, #48]	; 0x30
    c0f2:	e6d7      	b.n	bea4 <_vfiprintf_r+0x214>
    c0f4:	9b00      	ldr	r3, [sp, #0]
    c0f6:	069b      	lsls	r3, r3, #26
    c0f8:	d500      	bpl.n	c0fc <_vfiprintf_r+0x46c>
    c0fa:	e359      	b.n	c7b0 <_vfiprintf_r+0xb20>
    c0fc:	9a00      	ldr	r2, [sp, #0]
    c0fe:	06d2      	lsls	r2, r2, #27
    c100:	d400      	bmi.n	c104 <_vfiprintf_r+0x474>
    c102:	e393      	b.n	c82c <_vfiprintf_r+0xb9c>
    c104:	9807      	ldr	r0, [sp, #28]
    c106:	9905      	ldr	r1, [sp, #20]
    c108:	6803      	ldr	r3, [r0, #0]
    c10a:	3004      	adds	r0, #4
    c10c:	6019      	str	r1, [r3, #0]
    c10e:	9007      	str	r0, [sp, #28]
    c110:	e5ff      	b.n	bd12 <_vfiprintf_r+0x82>
    c112:	783b      	ldrb	r3, [r7, #0]
    c114:	2b6c      	cmp	r3, #108	; 0x6c
    c116:	d100      	bne.n	c11a <_vfiprintf_r+0x48a>
    c118:	e357      	b.n	c7ca <_vfiprintf_r+0xb3a>
    c11a:	9800      	ldr	r0, [sp, #0]
    c11c:	2210      	movs	r2, #16
    c11e:	4310      	orrs	r0, r2
    c120:	9000      	str	r0, [sp, #0]
    c122:	e630      	b.n	bd86 <_vfiprintf_r+0xf6>
    c124:	9b00      	ldr	r3, [sp, #0]
    c126:	4640      	mov	r0, r8
    c128:	4303      	orrs	r3, r0
    c12a:	9300      	str	r3, [sp, #0]
    c12c:	783b      	ldrb	r3, [r7, #0]
    c12e:	e62a      	b.n	bd86 <_vfiprintf_r+0xf6>
    c130:	4a7f      	ldr	r2, [pc, #508]	; (c330 <_vfiprintf_r+0x6a0>)
    c132:	9800      	ldr	r0, [sp, #0]
    c134:	2120      	movs	r1, #32
    c136:	920c      	str	r2, [sp, #48]	; 0x30
    c138:	4001      	ands	r1, r0
    c13a:	d19a      	bne.n	c072 <_vfiprintf_r+0x3e2>
    c13c:	9800      	ldr	r0, [sp, #0]
    c13e:	2210      	movs	r2, #16
    c140:	4002      	ands	r2, r0
    c142:	d000      	beq.n	c146 <_vfiprintf_r+0x4b6>
    c144:	e31c      	b.n	c780 <_vfiprintf_r+0xaf0>
    c146:	9800      	ldr	r0, [sp, #0]
    c148:	2140      	movs	r1, #64	; 0x40
    c14a:	4001      	ands	r1, r0
    c14c:	d100      	bne.n	c150 <_vfiprintf_r+0x4c0>
    c14e:	e37a      	b.n	c846 <_vfiprintf_r+0xbb6>
    c150:	9907      	ldr	r1, [sp, #28]
    c152:	8809      	ldrh	r1, [r1, #0]
    c154:	9209      	str	r2, [sp, #36]	; 0x24
    c156:	9a07      	ldr	r2, [sp, #28]
    c158:	3204      	adds	r2, #4
    c15a:	9108      	str	r1, [sp, #32]
    c15c:	9207      	str	r2, [sp, #28]
    c15e:	e793      	b.n	c088 <_vfiprintf_r+0x3f8>
    c160:	4b70      	ldr	r3, [pc, #448]	; (c324 <_vfiprintf_r+0x694>)
    c162:	4650      	mov	r0, sl
    c164:	446b      	add	r3, sp
    c166:	7018      	strb	r0, [r3, #0]
    c168:	783b      	ldrb	r3, [r7, #0]
    c16a:	e60c      	b.n	bd86 <_vfiprintf_r+0xf6>
    c16c:	9800      	ldr	r0, [sp, #0]
    c16e:	2301      	movs	r3, #1
    c170:	4318      	orrs	r0, r3
    c172:	9000      	str	r0, [sp, #0]
    c174:	783b      	ldrb	r3, [r7, #0]
    c176:	e606      	b.n	bd86 <_vfiprintf_r+0xf6>
    c178:	486a      	ldr	r0, [pc, #424]	; (c324 <_vfiprintf_r+0x694>)
    c17a:	4468      	add	r0, sp
    c17c:	7803      	ldrb	r3, [r0, #0]
    c17e:	2b00      	cmp	r3, #0
    c180:	d000      	beq.n	c184 <_vfiprintf_r+0x4f4>
    c182:	e31f      	b.n	c7c4 <_vfiprintf_r+0xb34>
    c184:	2220      	movs	r2, #32
    c186:	7002      	strb	r2, [r0, #0]
    c188:	783b      	ldrb	r3, [r7, #0]
    c18a:	e5fc      	b.n	bd86 <_vfiprintf_r+0xf6>
    c18c:	1c1a      	adds	r2, r3, #0
    c18e:	2000      	movs	r0, #0
    c190:	3a30      	subs	r2, #48	; 0x30
    c192:	1c03      	adds	r3, r0, #0
    c194:	46a9      	mov	r9, r5
    c196:	009d      	lsls	r5, r3, #2
    c198:	18eb      	adds	r3, r5, r3
    c19a:	783d      	ldrb	r5, [r7, #0]
    c19c:	005b      	lsls	r3, r3, #1
    c19e:	18d3      	adds	r3, r2, r3
    c1a0:	1c2a      	adds	r2, r5, #0
    c1a2:	3a30      	subs	r2, #48	; 0x30
    c1a4:	3701      	adds	r7, #1
    c1a6:	2a09      	cmp	r2, #9
    c1a8:	d9f5      	bls.n	c196 <_vfiprintf_r+0x506>
    c1aa:	1c18      	adds	r0, r3, #0
    c1ac:	9004      	str	r0, [sp, #16]
    c1ae:	1c2b      	adds	r3, r5, #0
    c1b0:	464d      	mov	r5, r9
    c1b2:	e5e9      	b.n	bd88 <_vfiprintf_r+0xf8>
    c1b4:	9800      	ldr	r0, [sp, #0]
    c1b6:	4662      	mov	r2, ip
    c1b8:	4310      	orrs	r0, r2
    c1ba:	9000      	str	r0, [sp, #0]
    c1bc:	783b      	ldrb	r3, [r7, #0]
    c1be:	e5e2      	b.n	bd86 <_vfiprintf_r+0xf6>
    c1c0:	783b      	ldrb	r3, [r7, #0]
    c1c2:	3701      	adds	r7, #1
    c1c4:	2b2a      	cmp	r3, #42	; 0x2a
    c1c6:	d100      	bne.n	c1ca <_vfiprintf_r+0x53a>
    c1c8:	e398      	b.n	c8fc <_vfiprintf_r+0xc6c>
    c1ca:	1c1a      	adds	r2, r3, #0
    c1cc:	3a30      	subs	r2, #48	; 0x30
    c1ce:	2600      	movs	r6, #0
    c1d0:	2a09      	cmp	r2, #9
    c1d2:	d900      	bls.n	c1d6 <_vfiprintf_r+0x546>
    c1d4:	e5d8      	b.n	bd88 <_vfiprintf_r+0xf8>
    c1d6:	00b3      	lsls	r3, r6, #2
    c1d8:	199e      	adds	r6, r3, r6
    c1da:	783b      	ldrb	r3, [r7, #0]
    c1dc:	0076      	lsls	r6, r6, #1
    c1de:	18b6      	adds	r6, r6, r2
    c1e0:	1c1a      	adds	r2, r3, #0
    c1e2:	3a30      	subs	r2, #48	; 0x30
    c1e4:	3701      	adds	r7, #1
    c1e6:	2a09      	cmp	r2, #9
    c1e8:	d9f5      	bls.n	c1d6 <_vfiprintf_r+0x546>
    c1ea:	2e00      	cmp	r6, #0
    c1ec:	db00      	blt.n	c1f0 <_vfiprintf_r+0x560>
    c1ee:	e5cb      	b.n	bd88 <_vfiprintf_r+0xf8>
    c1f0:	2601      	movs	r6, #1
    c1f2:	4276      	negs	r6, r6
    c1f4:	e5c8      	b.n	bd88 <_vfiprintf_r+0xf8>
    c1f6:	1c2b      	adds	r3, r5, #0
    c1f8:	3308      	adds	r3, #8
    c1fa:	484a      	ldr	r0, [pc, #296]	; (c324 <_vfiprintf_r+0x694>)
    c1fc:	4468      	add	r0, sp
    c1fe:	7802      	ldrb	r2, [r0, #0]
    c200:	2a00      	cmp	r2, #0
    c202:	d00d      	beq.n	c220 <_vfiprintf_r+0x590>
    c204:	2201      	movs	r2, #1
    c206:	606a      	str	r2, [r5, #4]
    c208:	68a2      	ldr	r2, [r4, #8]
    c20a:	3201      	adds	r2, #1
    c20c:	6028      	str	r0, [r5, #0]
    c20e:	60a2      	str	r2, [r4, #8]
    c210:	6862      	ldr	r2, [r4, #4]
    c212:	3201      	adds	r2, #1
    c214:	6062      	str	r2, [r4, #4]
    c216:	2a07      	cmp	r2, #7
    c218:	dd00      	ble.n	c21c <_vfiprintf_r+0x58c>
    c21a:	e191      	b.n	c540 <_vfiprintf_r+0x8b0>
    c21c:	1c1d      	adds	r5, r3, #0
    c21e:	3308      	adds	r3, #8
    c220:	2100      	movs	r1, #0
    c222:	4589      	cmp	r9, r1
    c224:	d00f      	beq.n	c246 <_vfiprintf_r+0x5b6>
    c226:	4a41      	ldr	r2, [pc, #260]	; (c32c <_vfiprintf_r+0x69c>)
    c228:	446a      	add	r2, sp
    c22a:	602a      	str	r2, [r5, #0]
    c22c:	2202      	movs	r2, #2
    c22e:	606a      	str	r2, [r5, #4]
    c230:	68a2      	ldr	r2, [r4, #8]
    c232:	3202      	adds	r2, #2
    c234:	60a2      	str	r2, [r4, #8]
    c236:	6862      	ldr	r2, [r4, #4]
    c238:	3201      	adds	r2, #1
    c23a:	6062      	str	r2, [r4, #4]
    c23c:	2a07      	cmp	r2, #7
    c23e:	dd00      	ble.n	c242 <_vfiprintf_r+0x5b2>
    c240:	e16f      	b.n	c522 <_vfiprintf_r+0x892>
    c242:	1c1d      	adds	r5, r3, #0
    c244:	3308      	adds	r3, #8
    c246:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    c248:	2a80      	cmp	r2, #128	; 0x80
    c24a:	d100      	bne.n	c24e <_vfiprintf_r+0x5be>
    c24c:	e0e8      	b.n	c420 <_vfiprintf_r+0x790>
    c24e:	9906      	ldr	r1, [sp, #24]
    c250:	9a03      	ldr	r2, [sp, #12]
    c252:	1a8e      	subs	r6, r1, r2
    c254:	2e00      	cmp	r6, #0
    c256:	dd46      	ble.n	c2e6 <_vfiprintf_r+0x656>
    c258:	2e10      	cmp	r6, #16
    c25a:	dc00      	bgt.n	c25e <_vfiprintf_r+0x5ce>
    c25c:	e2d1      	b.n	c802 <_vfiprintf_r+0xb72>
    c25e:	4b35      	ldr	r3, [pc, #212]	; (c334 <_vfiprintf_r+0x6a4>)
    c260:	2010      	movs	r0, #16
    c262:	469a      	mov	sl, r3
    c264:	465a      	mov	r2, fp
    c266:	4680      	mov	r8, r0
    c268:	1c2b      	adds	r3, r5, #0
    c26a:	46bb      	mov	fp, r7
    c26c:	44d0      	add	r8, sl
    c26e:	4681      	mov	r9, r0
    c270:	9d01      	ldr	r5, [sp, #4]
    c272:	1c17      	adds	r7, r2, #0
    c274:	e005      	b.n	c282 <_vfiprintf_r+0x5f2>
    c276:	3308      	adds	r3, #8
    c278:	1c1a      	adds	r2, r3, #0
    c27a:	3e10      	subs	r6, #16
    c27c:	3208      	adds	r2, #8
    c27e:	2e10      	cmp	r6, #16
    c280:	dd1c      	ble.n	c2bc <_vfiprintf_r+0x62c>
    c282:	464a      	mov	r2, r9
    c284:	605a      	str	r2, [r3, #4]
    c286:	68a2      	ldr	r2, [r4, #8]
    c288:	4641      	mov	r1, r8
    c28a:	3210      	adds	r2, #16
    c28c:	6019      	str	r1, [r3, #0]
    c28e:	60a2      	str	r2, [r4, #8]
    c290:	6862      	ldr	r2, [r4, #4]
    c292:	3201      	adds	r2, #1
    c294:	6062      	str	r2, [r4, #4]
    c296:	2a07      	cmp	r2, #7
    c298:	dded      	ble.n	c276 <_vfiprintf_r+0x5e6>
    c29a:	1c28      	adds	r0, r5, #0
    c29c:	1c39      	adds	r1, r7, #0
    c29e:	1c22      	adds	r2, r4, #0
    c2a0:	f7ff fcb6 	bl	bc10 <__sprint_r>
    c2a4:	2800      	cmp	r0, #0
    c2a6:	d000      	beq.n	c2aa <_vfiprintf_r+0x61a>
    c2a8:	e11e      	b.n	c4e8 <_vfiprintf_r+0x858>
    c2aa:	2295      	movs	r2, #149	; 0x95
    c2ac:	2394      	movs	r3, #148	; 0x94
    c2ae:	00d2      	lsls	r2, r2, #3
    c2b0:	00db      	lsls	r3, r3, #3
    c2b2:	3e10      	subs	r6, #16
    c2b4:	446a      	add	r2, sp
    c2b6:	446b      	add	r3, sp
    c2b8:	2e10      	cmp	r6, #16
    c2ba:	dce2      	bgt.n	c282 <_vfiprintf_r+0x5f2>
    c2bc:	1c1d      	adds	r5, r3, #0
    c2be:	1c3b      	adds	r3, r7, #0
    c2c0:	465f      	mov	r7, fp
    c2c2:	469b      	mov	fp, r3
    c2c4:	2010      	movs	r0, #16
    c2c6:	1c03      	adds	r3, r0, #0
    c2c8:	4453      	add	r3, sl
    c2ca:	602b      	str	r3, [r5, #0]
    c2cc:	68a3      	ldr	r3, [r4, #8]
    c2ce:	606e      	str	r6, [r5, #4]
    c2d0:	18f6      	adds	r6, r6, r3
    c2d2:	6863      	ldr	r3, [r4, #4]
    c2d4:	3301      	adds	r3, #1
    c2d6:	60a6      	str	r6, [r4, #8]
    c2d8:	6063      	str	r3, [r4, #4]
    c2da:	2b07      	cmp	r3, #7
    c2dc:	dd00      	ble.n	c2e0 <_vfiprintf_r+0x650>
    c2de:	e111      	b.n	c504 <_vfiprintf_r+0x874>
    c2e0:	1c13      	adds	r3, r2, #0
    c2e2:	3308      	adds	r3, #8
    c2e4:	1c15      	adds	r5, r2, #0
    c2e6:	9a03      	ldr	r2, [sp, #12]
    c2e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c2ea:	606a      	str	r2, [r5, #4]
    c2ec:	6029      	str	r1, [r5, #0]
    c2ee:	68a2      	ldr	r2, [r4, #8]
    c2f0:	9d03      	ldr	r5, [sp, #12]
    c2f2:	1952      	adds	r2, r2, r5
    c2f4:	60a2      	str	r2, [r4, #8]
    c2f6:	6862      	ldr	r2, [r4, #4]
    c2f8:	3201      	adds	r2, #1
    c2fa:	6062      	str	r2, [r4, #4]
    c2fc:	2a07      	cmp	r2, #7
    c2fe:	dd00      	ble.n	c302 <_vfiprintf_r+0x672>
    c300:	e0db      	b.n	c4ba <_vfiprintf_r+0x82a>
    c302:	9800      	ldr	r0, [sp, #0]
    c304:	0740      	lsls	r0, r0, #29
    c306:	d546      	bpl.n	c396 <_vfiprintf_r+0x706>
    c308:	9904      	ldr	r1, [sp, #16]
    c30a:	9a02      	ldr	r2, [sp, #8]
    c30c:	1a8d      	subs	r5, r1, r2
    c30e:	2d00      	cmp	r5, #0
    c310:	dd41      	ble.n	c396 <_vfiprintf_r+0x706>
    c312:	2d10      	cmp	r5, #16
    c314:	dc00      	bgt.n	c318 <_vfiprintf_r+0x688>
    c316:	e2d6      	b.n	c8c6 <_vfiprintf_r+0xc36>
    c318:	4906      	ldr	r1, [pc, #24]	; (c334 <_vfiprintf_r+0x6a4>)
    c31a:	46b8      	mov	r8, r7
    c31c:	2610      	movs	r6, #16
    c31e:	1c0f      	adds	r7, r1, #0
    c320:	e00d      	b.n	c33e <_vfiprintf_r+0x6ae>
    c322:	46c0      	nop			; (mov r8, r8)
    c324:	00000517 	.word	0x00000517
    c328:	0000ed28 	.word	0x0000ed28
    c32c:	00000514 	.word	0x00000514
    c330:	0000ed14 	.word	0x0000ed14
    c334:	0000e890 	.word	0x0000e890
    c338:	3d10      	subs	r5, #16
    c33a:	2d10      	cmp	r5, #16
    c33c:	dd17      	ble.n	c36e <_vfiprintf_r+0x6de>
    c33e:	68a2      	ldr	r2, [r4, #8]
    c340:	3210      	adds	r2, #16
    c342:	601f      	str	r7, [r3, #0]
    c344:	605e      	str	r6, [r3, #4]
    c346:	60a2      	str	r2, [r4, #8]
    c348:	6862      	ldr	r2, [r4, #4]
    c34a:	3201      	adds	r2, #1
    c34c:	6062      	str	r2, [r4, #4]
    c34e:	3308      	adds	r3, #8
    c350:	2a07      	cmp	r2, #7
    c352:	ddf1      	ble.n	c338 <_vfiprintf_r+0x6a8>
    c354:	9801      	ldr	r0, [sp, #4]
    c356:	4659      	mov	r1, fp
    c358:	1c22      	adds	r2, r4, #0
    c35a:	f7ff fc59 	bl	bc10 <__sprint_r>
    c35e:	2800      	cmp	r0, #0
    c360:	d14c      	bne.n	c3fc <_vfiprintf_r+0x76c>
    c362:	2394      	movs	r3, #148	; 0x94
    c364:	00db      	lsls	r3, r3, #3
    c366:	3d10      	subs	r5, #16
    c368:	446b      	add	r3, sp
    c36a:	2d10      	cmp	r5, #16
    c36c:	dce7      	bgt.n	c33e <_vfiprintf_r+0x6ae>
    c36e:	46ba      	mov	sl, r7
    c370:	4647      	mov	r7, r8
    c372:	4652      	mov	r2, sl
    c374:	605d      	str	r5, [r3, #4]
    c376:	601a      	str	r2, [r3, #0]
    c378:	68a3      	ldr	r3, [r4, #8]
    c37a:	18ed      	adds	r5, r5, r3
    c37c:	6863      	ldr	r3, [r4, #4]
    c37e:	3301      	adds	r3, #1
    c380:	60a5      	str	r5, [r4, #8]
    c382:	6063      	str	r3, [r4, #4]
    c384:	2b07      	cmp	r3, #7
    c386:	dd07      	ble.n	c398 <_vfiprintf_r+0x708>
    c388:	9801      	ldr	r0, [sp, #4]
    c38a:	4659      	mov	r1, fp
    c38c:	1c22      	adds	r2, r4, #0
    c38e:	f7ff fc3f 	bl	bc10 <__sprint_r>
    c392:	2800      	cmp	r0, #0
    c394:	d132      	bne.n	c3fc <_vfiprintf_r+0x76c>
    c396:	68a5      	ldr	r5, [r4, #8]
    c398:	9b02      	ldr	r3, [sp, #8]
    c39a:	9804      	ldr	r0, [sp, #16]
    c39c:	4283      	cmp	r3, r0
    c39e:	da00      	bge.n	c3a2 <_vfiprintf_r+0x712>
    c3a0:	1c03      	adds	r3, r0, #0
    c3a2:	9905      	ldr	r1, [sp, #20]
    c3a4:	18c9      	adds	r1, r1, r3
    c3a6:	9105      	str	r1, [sp, #20]
    c3a8:	2d00      	cmp	r5, #0
    c3aa:	d000      	beq.n	c3ae <_vfiprintf_r+0x71e>
    c3ac:	e090      	b.n	c4d0 <_vfiprintf_r+0x840>
    c3ae:	2200      	movs	r2, #0
    c3b0:	6062      	str	r2, [r4, #4]
    c3b2:	2594      	movs	r5, #148	; 0x94
    c3b4:	783b      	ldrb	r3, [r7, #0]
    c3b6:	00ed      	lsls	r5, r5, #3
    c3b8:	446d      	add	r5, sp
    c3ba:	2b00      	cmp	r3, #0
    c3bc:	d000      	beq.n	c3c0 <_vfiprintf_r+0x730>
    c3be:	e4ac      	b.n	bd1a <_vfiprintf_r+0x8a>
    c3c0:	1c3e      	adds	r6, r7, #0
    c3c2:	783b      	ldrb	r3, [r7, #0]
    c3c4:	e4ca      	b.n	bd5c <_vfiprintf_r+0xcc>
    c3c6:	2b00      	cmp	r3, #0
    c3c8:	d000      	beq.n	c3cc <_vfiprintf_r+0x73c>
    c3ca:	e08a      	b.n	c4e2 <_vfiprintf_r+0x852>
    c3cc:	9900      	ldr	r1, [sp, #0]
    c3ce:	07c9      	lsls	r1, r1, #31
    c3d0:	d400      	bmi.n	c3d4 <_vfiprintf_r+0x744>
    c3d2:	e105      	b.n	c5e0 <_vfiprintf_r+0x950>
    c3d4:	229c      	movs	r2, #156	; 0x9c
    c3d6:	00d2      	lsls	r2, r2, #3
    c3d8:	3327      	adds	r3, #39	; 0x27
    c3da:	446a      	add	r2, sp
    c3dc:	2130      	movs	r1, #48	; 0x30
    c3de:	54d1      	strb	r1, [r2, r3]
    c3e0:	4bcc      	ldr	r3, [pc, #816]	; (c714 <_vfiprintf_r+0xa84>)
    c3e2:	446b      	add	r3, sp
    c3e4:	1ae2      	subs	r2, r4, r3
    c3e6:	9203      	str	r2, [sp, #12]
    c3e8:	930b      	str	r3, [sp, #44]	; 0x2c
    c3ea:	e5a0      	b.n	bf2e <_vfiprintf_r+0x29e>
    c3ec:	68a3      	ldr	r3, [r4, #8]
    c3ee:	2b00      	cmp	r3, #0
    c3f0:	d004      	beq.n	c3fc <_vfiprintf_r+0x76c>
    c3f2:	9801      	ldr	r0, [sp, #4]
    c3f4:	4659      	mov	r1, fp
    c3f6:	1c22      	adds	r2, r4, #0
    c3f8:	f7ff fc0a 	bl	bc10 <__sprint_r>
    c3fc:	465d      	mov	r5, fp
    c3fe:	89ab      	ldrh	r3, [r5, #12]
    c400:	0658      	lsls	r0, r3, #25
    c402:	d502      	bpl.n	c40a <_vfiprintf_r+0x77a>
    c404:	2301      	movs	r3, #1
    c406:	425b      	negs	r3, r3
    c408:	9305      	str	r3, [sp, #20]
    c40a:	4bc3      	ldr	r3, [pc, #780]	; (c718 <_vfiprintf_r+0xa88>)
    c40c:	9805      	ldr	r0, [sp, #20]
    c40e:	449d      	add	sp, r3
    c410:	bc3c      	pop	{r2, r3, r4, r5}
    c412:	4690      	mov	r8, r2
    c414:	4699      	mov	r9, r3
    c416:	46a2      	mov	sl, r4
    c418:	46ab      	mov	fp, r5
    c41a:	bcf0      	pop	{r4, r5, r6, r7}
    c41c:	bc02      	pop	{r1}
    c41e:	4708      	bx	r1
    c420:	9804      	ldr	r0, [sp, #16]
    c422:	9902      	ldr	r1, [sp, #8]
    c424:	1a46      	subs	r6, r0, r1
    c426:	2e00      	cmp	r6, #0
    c428:	dc00      	bgt.n	c42c <_vfiprintf_r+0x79c>
    c42a:	e1d8      	b.n	c7de <_vfiprintf_r+0xb4e>
    c42c:	2e10      	cmp	r6, #16
    c42e:	dc00      	bgt.n	c432 <_vfiprintf_r+0x7a2>
    c430:	e258      	b.n	c8e4 <_vfiprintf_r+0xc54>
    c432:	4aba      	ldr	r2, [pc, #744]	; (c71c <_vfiprintf_r+0xa8c>)
    c434:	2310      	movs	r3, #16
    c436:	4692      	mov	sl, r2
    c438:	4698      	mov	r8, r3
    c43a:	465a      	mov	r2, fp
    c43c:	4699      	mov	r9, r3
    c43e:	46bb      	mov	fp, r7
    c440:	1c2b      	adds	r3, r5, #0
    c442:	44d0      	add	r8, sl
    c444:	9d01      	ldr	r5, [sp, #4]
    c446:	1c17      	adds	r7, r2, #0
    c448:	e005      	b.n	c456 <_vfiprintf_r+0x7c6>
    c44a:	3308      	adds	r3, #8
    c44c:	1c1a      	adds	r2, r3, #0
    c44e:	3e10      	subs	r6, #16
    c450:	3208      	adds	r2, #8
    c452:	2e10      	cmp	r6, #16
    c454:	dd1b      	ble.n	c48e <_vfiprintf_r+0x7fe>
    c456:	68a2      	ldr	r2, [r4, #8]
    c458:	4640      	mov	r0, r8
    c45a:	3210      	adds	r2, #16
    c45c:	4649      	mov	r1, r9
    c45e:	6018      	str	r0, [r3, #0]
    c460:	6059      	str	r1, [r3, #4]
    c462:	60a2      	str	r2, [r4, #8]
    c464:	6862      	ldr	r2, [r4, #4]
    c466:	3201      	adds	r2, #1
    c468:	6062      	str	r2, [r4, #4]
    c46a:	2a07      	cmp	r2, #7
    c46c:	dded      	ble.n	c44a <_vfiprintf_r+0x7ba>
    c46e:	1c28      	adds	r0, r5, #0
    c470:	1c39      	adds	r1, r7, #0
    c472:	1c22      	adds	r2, r4, #0
    c474:	f7ff fbcc 	bl	bc10 <__sprint_r>
    c478:	2800      	cmp	r0, #0
    c47a:	d135      	bne.n	c4e8 <_vfiprintf_r+0x858>
    c47c:	2295      	movs	r2, #149	; 0x95
    c47e:	2394      	movs	r3, #148	; 0x94
    c480:	00d2      	lsls	r2, r2, #3
    c482:	00db      	lsls	r3, r3, #3
    c484:	3e10      	subs	r6, #16
    c486:	446a      	add	r2, sp
    c488:	446b      	add	r3, sp
    c48a:	2e10      	cmp	r6, #16
    c48c:	dce3      	bgt.n	c456 <_vfiprintf_r+0x7c6>
    c48e:	1c1d      	adds	r5, r3, #0
    c490:	1c3b      	adds	r3, r7, #0
    c492:	465f      	mov	r7, fp
    c494:	469b      	mov	fp, r3
    c496:	2010      	movs	r0, #16
    c498:	1c03      	adds	r3, r0, #0
    c49a:	4453      	add	r3, sl
    c49c:	602b      	str	r3, [r5, #0]
    c49e:	68a3      	ldr	r3, [r4, #8]
    c4a0:	18f3      	adds	r3, r6, r3
    c4a2:	606e      	str	r6, [r5, #4]
    c4a4:	60a3      	str	r3, [r4, #8]
    c4a6:	6863      	ldr	r3, [r4, #4]
    c4a8:	3301      	adds	r3, #1
    c4aa:	6063      	str	r3, [r4, #4]
    c4ac:	2b07      	cmp	r3, #7
    c4ae:	dd00      	ble.n	c4b2 <_vfiprintf_r+0x822>
    c4b0:	e198      	b.n	c7e4 <_vfiprintf_r+0xb54>
    c4b2:	1c13      	adds	r3, r2, #0
    c4b4:	3308      	adds	r3, #8
    c4b6:	1c15      	adds	r5, r2, #0
    c4b8:	e6c9      	b.n	c24e <_vfiprintf_r+0x5be>
    c4ba:	9801      	ldr	r0, [sp, #4]
    c4bc:	4659      	mov	r1, fp
    c4be:	1c22      	adds	r2, r4, #0
    c4c0:	f7ff fba6 	bl	bc10 <__sprint_r>
    c4c4:	2800      	cmp	r0, #0
    c4c6:	d199      	bne.n	c3fc <_vfiprintf_r+0x76c>
    c4c8:	2394      	movs	r3, #148	; 0x94
    c4ca:	00db      	lsls	r3, r3, #3
    c4cc:	446b      	add	r3, sp
    c4ce:	e718      	b.n	c302 <_vfiprintf_r+0x672>
    c4d0:	9801      	ldr	r0, [sp, #4]
    c4d2:	4659      	mov	r1, fp
    c4d4:	1c22      	adds	r2, r4, #0
    c4d6:	f7ff fb9b 	bl	bc10 <__sprint_r>
    c4da:	2800      	cmp	r0, #0
    c4dc:	d100      	bne.n	c4e0 <_vfiprintf_r+0x850>
    c4de:	e766      	b.n	c3ae <_vfiprintf_r+0x71e>
    c4e0:	e78c      	b.n	c3fc <_vfiprintf_r+0x76c>
    c4e2:	9103      	str	r1, [sp, #12]
    c4e4:	940b      	str	r4, [sp, #44]	; 0x2c
    c4e6:	e522      	b.n	bf2e <_vfiprintf_r+0x29e>
    c4e8:	46bb      	mov	fp, r7
    c4ea:	e787      	b.n	c3fc <_vfiprintf_r+0x76c>
    c4ec:	9801      	ldr	r0, [sp, #4]
    c4ee:	4659      	mov	r1, fp
    c4f0:	1c22      	adds	r2, r4, #0
    c4f2:	f7ff fb8d 	bl	bc10 <__sprint_r>
    c4f6:	2800      	cmp	r0, #0
    c4f8:	d000      	beq.n	c4fc <_vfiprintf_r+0x86c>
    c4fa:	e77f      	b.n	c3fc <_vfiprintf_r+0x76c>
    c4fc:	2594      	movs	r5, #148	; 0x94
    c4fe:	00ed      	lsls	r5, r5, #3
    c500:	446d      	add	r5, sp
    c502:	e426      	b.n	bd52 <_vfiprintf_r+0xc2>
    c504:	9801      	ldr	r0, [sp, #4]
    c506:	4659      	mov	r1, fp
    c508:	1c22      	adds	r2, r4, #0
    c50a:	f7ff fb81 	bl	bc10 <__sprint_r>
    c50e:	2800      	cmp	r0, #0
    c510:	d000      	beq.n	c514 <_vfiprintf_r+0x884>
    c512:	e773      	b.n	c3fc <_vfiprintf_r+0x76c>
    c514:	2395      	movs	r3, #149	; 0x95
    c516:	2594      	movs	r5, #148	; 0x94
    c518:	00db      	lsls	r3, r3, #3
    c51a:	00ed      	lsls	r5, r5, #3
    c51c:	446b      	add	r3, sp
    c51e:	446d      	add	r5, sp
    c520:	e6e1      	b.n	c2e6 <_vfiprintf_r+0x656>
    c522:	9801      	ldr	r0, [sp, #4]
    c524:	4659      	mov	r1, fp
    c526:	1c22      	adds	r2, r4, #0
    c528:	f7ff fb72 	bl	bc10 <__sprint_r>
    c52c:	2800      	cmp	r0, #0
    c52e:	d000      	beq.n	c532 <_vfiprintf_r+0x8a2>
    c530:	e764      	b.n	c3fc <_vfiprintf_r+0x76c>
    c532:	2395      	movs	r3, #149	; 0x95
    c534:	2594      	movs	r5, #148	; 0x94
    c536:	00db      	lsls	r3, r3, #3
    c538:	00ed      	lsls	r5, r5, #3
    c53a:	446b      	add	r3, sp
    c53c:	446d      	add	r5, sp
    c53e:	e682      	b.n	c246 <_vfiprintf_r+0x5b6>
    c540:	9801      	ldr	r0, [sp, #4]
    c542:	4659      	mov	r1, fp
    c544:	1c22      	adds	r2, r4, #0
    c546:	f7ff fb63 	bl	bc10 <__sprint_r>
    c54a:	2800      	cmp	r0, #0
    c54c:	d000      	beq.n	c550 <_vfiprintf_r+0x8c0>
    c54e:	e755      	b.n	c3fc <_vfiprintf_r+0x76c>
    c550:	2395      	movs	r3, #149	; 0x95
    c552:	2594      	movs	r5, #148	; 0x94
    c554:	00db      	lsls	r3, r3, #3
    c556:	00ed      	lsls	r5, r5, #3
    c558:	446b      	add	r3, sp
    c55a:	446d      	add	r5, sp
    c55c:	e660      	b.n	c220 <_vfiprintf_r+0x590>
    c55e:	465b      	mov	r3, fp
    c560:	89d9      	ldrh	r1, [r3, #14]
    c562:	040b      	lsls	r3, r1, #16
    c564:	141b      	asrs	r3, r3, #16
    c566:	2b00      	cmp	r3, #0
    c568:	da01      	bge.n	c56e <_vfiprintf_r+0x8de>
    c56a:	f7ff fbc3 	bl	bcf4 <_vfiprintf_r+0x64>
    c56e:	4658      	mov	r0, fp
    c570:	2302      	movs	r3, #2
    c572:	2487      	movs	r4, #135	; 0x87
    c574:	439a      	bics	r2, r3
    c576:	00e4      	lsls	r4, r4, #3
    c578:	6e43      	ldr	r3, [r0, #100]	; 0x64
    c57a:	446c      	add	r4, sp
    c57c:	6663      	str	r3, [r4, #100]	; 0x64
    c57e:	69c3      	ldr	r3, [r0, #28]
    c580:	61e3      	str	r3, [r4, #28]
    c582:	6a43      	ldr	r3, [r0, #36]	; 0x24
    c584:	81a2      	strh	r2, [r4, #12]
    c586:	81e1      	strh	r1, [r4, #14]
    c588:	6263      	str	r3, [r4, #36]	; 0x24
    c58a:	2487      	movs	r4, #135	; 0x87
    c58c:	00e4      	lsls	r4, r4, #3
    c58e:	2380      	movs	r3, #128	; 0x80
    c590:	446c      	add	r4, sp
    c592:	00db      	lsls	r3, r3, #3
    c594:	a90e      	add	r1, sp, #56	; 0x38
    c596:	60a3      	str	r3, [r4, #8]
    c598:	6163      	str	r3, [r4, #20]
    c59a:	2300      	movs	r3, #0
    c59c:	6021      	str	r1, [r4, #0]
    c59e:	6121      	str	r1, [r4, #16]
    c5a0:	61a3      	str	r3, [r4, #24]
    c5a2:	9801      	ldr	r0, [sp, #4]
    c5a4:	1c21      	adds	r1, r4, #0
    c5a6:	1c2a      	adds	r2, r5, #0
    c5a8:	9b07      	ldr	r3, [sp, #28]
    c5aa:	f7ff fb71 	bl	bc90 <_vfiprintf_r>
    c5ae:	9005      	str	r0, [sp, #20]
    c5b0:	2800      	cmp	r0, #0
    c5b2:	db06      	blt.n	c5c2 <_vfiprintf_r+0x932>
    c5b4:	9801      	ldr	r0, [sp, #4]
    c5b6:	1c21      	adds	r1, r4, #0
    c5b8:	f7f8 f9fa 	bl	49b0 <_fflush_r>
    c5bc:	2800      	cmp	r0, #0
    c5be:	d000      	beq.n	c5c2 <_vfiprintf_r+0x932>
    c5c0:	e198      	b.n	c8f4 <_vfiprintf_r+0xc64>
    c5c2:	89a2      	ldrh	r2, [r4, #12]
    c5c4:	2340      	movs	r3, #64	; 0x40
    c5c6:	421a      	tst	r2, r3
    c5c8:	d100      	bne.n	c5cc <_vfiprintf_r+0x93c>
    c5ca:	e71e      	b.n	c40a <_vfiprintf_r+0x77a>
    c5cc:	465d      	mov	r5, fp
    c5ce:	89aa      	ldrh	r2, [r5, #12]
    c5d0:	4658      	mov	r0, fp
    c5d2:	4313      	orrs	r3, r2
    c5d4:	8183      	strh	r3, [r0, #12]
    c5d6:	e718      	b.n	c40a <_vfiprintf_r+0x77a>
    c5d8:	f7f8 fade 	bl	4b98 <__sinit>
    c5dc:	f7ff fb6b 	bl	bcb6 <_vfiprintf_r+0x26>
    c5e0:	9303      	str	r3, [sp, #12]
    c5e2:	940b      	str	r4, [sp, #44]	; 0x2c
    c5e4:	e4a3      	b.n	bf2e <_vfiprintf_r+0x29e>
    c5e6:	200f      	movs	r0, #15
    c5e8:	940b      	str	r4, [sp, #44]	; 0x2c
    c5ea:	9a08      	ldr	r2, [sp, #32]
    c5ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c5ee:	4684      	mov	ip, r0
    c5f0:	1c21      	adds	r1, r4, #0
    c5f2:	46a8      	mov	r8, r5
    c5f4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    c5f6:	4660      	mov	r0, ip
    c5f8:	4010      	ands	r0, r2
    c5fa:	5c28      	ldrb	r0, [r5, r0]
    c5fc:	3901      	subs	r1, #1
    c5fe:	0915      	lsrs	r5, r2, #4
    c600:	46a9      	mov	r9, r5
    c602:	7008      	strb	r0, [r1, #0]
    c604:	0718      	lsls	r0, r3, #28
    c606:	1c05      	adds	r5, r0, #0
    c608:	4648      	mov	r0, r9
    c60a:	4305      	orrs	r5, r0
    c60c:	0918      	lsrs	r0, r3, #4
    c60e:	1c2a      	adds	r2, r5, #0
    c610:	1c03      	adds	r3, r0, #0
    c612:	4305      	orrs	r5, r0
    c614:	d1ee      	bne.n	c5f4 <_vfiprintf_r+0x964>
    c616:	1a60      	subs	r0, r4, r1
    c618:	910b      	str	r1, [sp, #44]	; 0x2c
    c61a:	4645      	mov	r5, r8
    c61c:	9208      	str	r2, [sp, #32]
    c61e:	9309      	str	r3, [sp, #36]	; 0x24
    c620:	9003      	str	r0, [sp, #12]
    c622:	e484      	b.n	bf2e <_vfiprintf_r+0x29e>
    c624:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c626:	2b00      	cmp	r3, #0
    c628:	d100      	bne.n	c62c <_vfiprintf_r+0x99c>
    c62a:	e07e      	b.n	c72a <_vfiprintf_r+0xa9a>
    c62c:	46a9      	mov	r9, r5
    c62e:	46b0      	mov	r8, r6
    c630:	940b      	str	r4, [sp, #44]	; 0x2c
    c632:	9d08      	ldr	r5, [sp, #32]
    c634:	9e09      	ldr	r6, [sp, #36]	; 0x24
    c636:	46ba      	mov	sl, r7
    c638:	1c27      	adds	r7, r4, #0
    c63a:	1c28      	adds	r0, r5, #0
    c63c:	1c31      	adds	r1, r6, #0
    c63e:	220a      	movs	r2, #10
    c640:	2300      	movs	r3, #0
    c642:	f001 fd25 	bl	e090 <____aeabi_uldivmod_from_thumb>
    c646:	3f01      	subs	r7, #1
    c648:	3230      	adds	r2, #48	; 0x30
    c64a:	703a      	strb	r2, [r7, #0]
    c64c:	1c28      	adds	r0, r5, #0
    c64e:	1c31      	adds	r1, r6, #0
    c650:	220a      	movs	r2, #10
    c652:	2300      	movs	r3, #0
    c654:	f001 fd1c 	bl	e090 <____aeabi_uldivmod_from_thumb>
    c658:	1c02      	adds	r2, r0, #0
    c65a:	1c05      	adds	r5, r0, #0
    c65c:	1c0e      	adds	r6, r1, #0
    c65e:	430a      	orrs	r2, r1
    c660:	d1eb      	bne.n	c63a <_vfiprintf_r+0x9aa>
    c662:	970b      	str	r7, [sp, #44]	; 0x2c
    c664:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c666:	1ae3      	subs	r3, r4, r3
    c668:	9508      	str	r5, [sp, #32]
    c66a:	9609      	str	r6, [sp, #36]	; 0x24
    c66c:	4657      	mov	r7, sl
    c66e:	464d      	mov	r5, r9
    c670:	4646      	mov	r6, r8
    c672:	9303      	str	r3, [sp, #12]
    c674:	e45b      	b.n	bf2e <_vfiprintf_r+0x29e>
    c676:	9a00      	ldr	r2, [sp, #0]
    c678:	06d2      	lsls	r2, r2, #27
    c67a:	d468      	bmi.n	c74e <_vfiprintf_r+0xabe>
    c67c:	9900      	ldr	r1, [sp, #0]
    c67e:	0649      	lsls	r1, r1, #25
    c680:	d565      	bpl.n	c74e <_vfiprintf_r+0xabe>
    c682:	9a07      	ldr	r2, [sp, #28]
    c684:	2300      	movs	r3, #0
    c686:	5ed3      	ldrsh	r3, [r2, r3]
    c688:	9308      	str	r3, [sp, #32]
    c68a:	17db      	asrs	r3, r3, #31
    c68c:	9309      	str	r3, [sp, #36]	; 0x24
    c68e:	9b07      	ldr	r3, [sp, #28]
    c690:	3304      	adds	r3, #4
    c692:	9307      	str	r3, [sp, #28]
    c694:	e46e      	b.n	bf74 <_vfiprintf_r+0x2e4>
    c696:	9800      	ldr	r0, [sp, #0]
    c698:	2310      	movs	r3, #16
    c69a:	4003      	ands	r3, r0
    c69c:	d000      	beq.n	c6a0 <_vfiprintf_r+0xa10>
    c69e:	e082      	b.n	c7a6 <_vfiprintf_r+0xb16>
    c6a0:	9800      	ldr	r0, [sp, #0]
    c6a2:	2240      	movs	r2, #64	; 0x40
    c6a4:	4002      	ands	r2, r0
    c6a6:	d100      	bne.n	c6aa <_vfiprintf_r+0xa1a>
    c6a8:	e0b3      	b.n	c812 <_vfiprintf_r+0xb82>
    c6aa:	9907      	ldr	r1, [sp, #28]
    c6ac:	8809      	ldrh	r1, [r1, #0]
    c6ae:	9309      	str	r3, [sp, #36]	; 0x24
    c6b0:	9108      	str	r1, [sp, #32]
    c6b2:	9a07      	ldr	r2, [sp, #28]
    c6b4:	3204      	adds	r2, #4
    c6b6:	1e4b      	subs	r3, r1, #1
    c6b8:	4199      	sbcs	r1, r3
    c6ba:	9207      	str	r2, [sp, #28]
    c6bc:	2301      	movs	r3, #1
    c6be:	f7ff fbf1 	bl	bea4 <_vfiprintf_r+0x214>
    c6c2:	9800      	ldr	r0, [sp, #0]
    c6c4:	2210      	movs	r2, #16
    c6c6:	4002      	ands	r2, r0
    c6c8:	d162      	bne.n	c790 <_vfiprintf_r+0xb00>
    c6ca:	9800      	ldr	r0, [sp, #0]
    c6cc:	2340      	movs	r3, #64	; 0x40
    c6ce:	4003      	ands	r3, r0
    c6d0:	d100      	bne.n	c6d4 <_vfiprintf_r+0xa44>
    c6d2:	e0c1      	b.n	c858 <_vfiprintf_r+0xbc8>
    c6d4:	9907      	ldr	r1, [sp, #28]
    c6d6:	8809      	ldrh	r1, [r1, #0]
    c6d8:	9108      	str	r1, [sp, #32]
    c6da:	1e4b      	subs	r3, r1, #1
    c6dc:	4199      	sbcs	r1, r3
    c6de:	9b07      	ldr	r3, [sp, #28]
    c6e0:	3304      	adds	r3, #4
    c6e2:	9307      	str	r3, [sp, #28]
    c6e4:	9209      	str	r2, [sp, #36]	; 0x24
    c6e6:	1c13      	adds	r3, r2, #0
    c6e8:	f7ff fbdc 	bl	bea4 <_vfiprintf_r+0x214>
    c6ec:	9801      	ldr	r0, [sp, #4]
    c6ee:	4659      	mov	r1, fp
    c6f0:	1c22      	adds	r2, r4, #0
    c6f2:	f7ff fa8d 	bl	bc10 <__sprint_r>
    c6f6:	2800      	cmp	r0, #0
    c6f8:	d000      	beq.n	c6fc <_vfiprintf_r+0xa6c>
    c6fa:	e67f      	b.n	c3fc <_vfiprintf_r+0x76c>
    c6fc:	2395      	movs	r3, #149	; 0x95
    c6fe:	2594      	movs	r5, #148	; 0x94
    c700:	00db      	lsls	r3, r3, #3
    c702:	00ed      	lsls	r5, r5, #3
    c704:	446b      	add	r3, sp
    c706:	446d      	add	r5, sp
    c708:	e577      	b.n	c1fa <_vfiprintf_r+0x56a>
    c70a:	783b      	ldrb	r3, [r7, #0]
    c70c:	9207      	str	r2, [sp, #28]
    c70e:	f7ff fb3a 	bl	bd86 <_vfiprintf_r+0xf6>
    c712:	46c0      	nop			; (mov r8, r8)
    c714:	00000507 	.word	0x00000507
    c718:	0000051c 	.word	0x0000051c
    c71c:	0000e890 	.word	0x0000e890
    c720:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    c722:	1aa2      	subs	r2, r4, r2
    c724:	9203      	str	r2, [sp, #12]
    c726:	f7ff fc02 	bl	bf2e <_vfiprintf_r+0x29e>
    c72a:	9808      	ldr	r0, [sp, #32]
    c72c:	2809      	cmp	r0, #9
    c72e:	d900      	bls.n	c732 <_vfiprintf_r+0xaa2>
    c730:	e77c      	b.n	c62c <_vfiprintf_r+0x99c>
    c732:	229c      	movs	r2, #156	; 0x9c
    c734:	1c01      	adds	r1, r0, #0
    c736:	00d2      	lsls	r2, r2, #3
    c738:	3130      	adds	r1, #48	; 0x30
    c73a:	3327      	adds	r3, #39	; 0x27
    c73c:	446a      	add	r2, sp
    c73e:	54d1      	strb	r1, [r2, r3]
    c740:	4b75      	ldr	r3, [pc, #468]	; (c918 <_vfiprintf_r+0xc88>)
    c742:	446b      	add	r3, sp
    c744:	1ae1      	subs	r1, r4, r3
    c746:	9103      	str	r1, [sp, #12]
    c748:	930b      	str	r3, [sp, #44]	; 0x2c
    c74a:	f7ff fbf0 	bl	bf2e <_vfiprintf_r+0x29e>
    c74e:	9807      	ldr	r0, [sp, #28]
    c750:	6803      	ldr	r3, [r0, #0]
    c752:	9308      	str	r3, [sp, #32]
    c754:	17db      	asrs	r3, r3, #31
    c756:	9309      	str	r3, [sp, #36]	; 0x24
    c758:	9909      	ldr	r1, [sp, #36]	; 0x24
    c75a:	3004      	adds	r0, #4
    c75c:	9007      	str	r0, [sp, #28]
    c75e:	2900      	cmp	r1, #0
    c760:	db01      	blt.n	c766 <_vfiprintf_r+0xad6>
    c762:	f7ff fc0c 	bl	bf7e <_vfiprintf_r+0x2ee>
    c766:	9a08      	ldr	r2, [sp, #32]
    c768:	9b09      	ldr	r3, [sp, #36]	; 0x24
    c76a:	2100      	movs	r1, #0
    c76c:	4250      	negs	r0, r2
    c76e:	4199      	sbcs	r1, r3
    c770:	9008      	str	r0, [sp, #32]
    c772:	9109      	str	r1, [sp, #36]	; 0x24
    c774:	4869      	ldr	r0, [pc, #420]	; (c91c <_vfiprintf_r+0xc8c>)
    c776:	232d      	movs	r3, #45	; 0x2d
    c778:	4468      	add	r0, sp
    c77a:	7003      	strb	r3, [r0, #0]
    c77c:	f7ff fbff 	bl	bf7e <_vfiprintf_r+0x2ee>
    c780:	9a07      	ldr	r2, [sp, #28]
    c782:	9807      	ldr	r0, [sp, #28]
    c784:	6812      	ldr	r2, [r2, #0]
    c786:	3004      	adds	r0, #4
    c788:	9208      	str	r2, [sp, #32]
    c78a:	9109      	str	r1, [sp, #36]	; 0x24
    c78c:	9007      	str	r0, [sp, #28]
    c78e:	e47b      	b.n	c088 <_vfiprintf_r+0x3f8>
    c790:	9907      	ldr	r1, [sp, #28]
    c792:	6809      	ldr	r1, [r1, #0]
    c794:	9108      	str	r1, [sp, #32]
    c796:	1e4a      	subs	r2, r1, #1
    c798:	4191      	sbcs	r1, r2
    c79a:	9a07      	ldr	r2, [sp, #28]
    c79c:	3204      	adds	r2, #4
    c79e:	9309      	str	r3, [sp, #36]	; 0x24
    c7a0:	9207      	str	r2, [sp, #28]
    c7a2:	f7ff fb7f 	bl	bea4 <_vfiprintf_r+0x214>
    c7a6:	9907      	ldr	r1, [sp, #28]
    c7a8:	6809      	ldr	r1, [r1, #0]
    c7aa:	9209      	str	r2, [sp, #36]	; 0x24
    c7ac:	9108      	str	r1, [sp, #32]
    c7ae:	e780      	b.n	c6b2 <_vfiprintf_r+0xa22>
    c7b0:	9807      	ldr	r0, [sp, #28]
    c7b2:	9905      	ldr	r1, [sp, #20]
    c7b4:	6803      	ldr	r3, [r0, #0]
    c7b6:	17ca      	asrs	r2, r1, #31
    c7b8:	3004      	adds	r0, #4
    c7ba:	6019      	str	r1, [r3, #0]
    c7bc:	605a      	str	r2, [r3, #4]
    c7be:	9007      	str	r0, [sp, #28]
    c7c0:	f7ff faa7 	bl	bd12 <_vfiprintf_r+0x82>
    c7c4:	783b      	ldrb	r3, [r7, #0]
    c7c6:	f7ff fade 	bl	bd86 <_vfiprintf_r+0xf6>
    c7ca:	9a00      	ldr	r2, [sp, #0]
    c7cc:	3b4c      	subs	r3, #76	; 0x4c
    c7ce:	431a      	orrs	r2, r3
    c7d0:	9200      	str	r2, [sp, #0]
    c7d2:	3701      	adds	r7, #1
    c7d4:	783b      	ldrb	r3, [r7, #0]
    c7d6:	f7ff fad6 	bl	bd86 <_vfiprintf_r+0xf6>
    c7da:	46ab      	mov	fp, r5
    c7dc:	e60e      	b.n	c3fc <_vfiprintf_r+0x76c>
    c7de:	1c2b      	adds	r3, r5, #0
    c7e0:	3308      	adds	r3, #8
    c7e2:	e534      	b.n	c24e <_vfiprintf_r+0x5be>
    c7e4:	9801      	ldr	r0, [sp, #4]
    c7e6:	4659      	mov	r1, fp
    c7e8:	1c22      	adds	r2, r4, #0
    c7ea:	f7ff fa11 	bl	bc10 <__sprint_r>
    c7ee:	2800      	cmp	r0, #0
    c7f0:	d000      	beq.n	c7f4 <_vfiprintf_r+0xb64>
    c7f2:	e603      	b.n	c3fc <_vfiprintf_r+0x76c>
    c7f4:	2395      	movs	r3, #149	; 0x95
    c7f6:	2594      	movs	r5, #148	; 0x94
    c7f8:	00db      	lsls	r3, r3, #3
    c7fa:	00ed      	lsls	r5, r5, #3
    c7fc:	446b      	add	r3, sp
    c7fe:	446d      	add	r5, sp
    c800:	e525      	b.n	c24e <_vfiprintf_r+0x5be>
    c802:	1c1a      	adds	r2, r3, #0
    c804:	4b46      	ldr	r3, [pc, #280]	; (c920 <_vfiprintf_r+0xc90>)
    c806:	469a      	mov	sl, r3
    c808:	e55c      	b.n	c2c4 <_vfiprintf_r+0x634>
    c80a:	2200      	movs	r2, #0
    c80c:	9206      	str	r2, [sp, #24]
    c80e:	f7ff fb8f 	bl	bf30 <_vfiprintf_r+0x2a0>
    c812:	9b07      	ldr	r3, [sp, #28]
    c814:	9807      	ldr	r0, [sp, #28]
    c816:	681b      	ldr	r3, [r3, #0]
    c818:	3004      	adds	r0, #4
    c81a:	1c19      	adds	r1, r3, #0
    c81c:	9308      	str	r3, [sp, #32]
    c81e:	9209      	str	r2, [sp, #36]	; 0x24
    c820:	1e4b      	subs	r3, r1, #1
    c822:	4199      	sbcs	r1, r3
    c824:	9007      	str	r0, [sp, #28]
    c826:	2301      	movs	r3, #1
    c828:	f7ff fb3c 	bl	bea4 <_vfiprintf_r+0x214>
    c82c:	9a00      	ldr	r2, [sp, #0]
    c82e:	0652      	lsls	r2, r2, #25
    c830:	d530      	bpl.n	c894 <_vfiprintf_r+0xc04>
    c832:	9807      	ldr	r0, [sp, #28]
    c834:	4669      	mov	r1, sp
    c836:	2214      	movs	r2, #20
    c838:	6803      	ldr	r3, [r0, #0]
    c83a:	5a51      	ldrh	r1, [r2, r1]
    c83c:	3004      	adds	r0, #4
    c83e:	8019      	strh	r1, [r3, #0]
    c840:	9007      	str	r0, [sp, #28]
    c842:	f7ff fa66 	bl	bd12 <_vfiprintf_r+0x82>
    c846:	9807      	ldr	r0, [sp, #28]
    c848:	6800      	ldr	r0, [r0, #0]
    c84a:	9109      	str	r1, [sp, #36]	; 0x24
    c84c:	9907      	ldr	r1, [sp, #28]
    c84e:	3104      	adds	r1, #4
    c850:	9008      	str	r0, [sp, #32]
    c852:	9107      	str	r1, [sp, #28]
    c854:	f7ff fc18 	bl	c088 <_vfiprintf_r+0x3f8>
    c858:	9807      	ldr	r0, [sp, #28]
    c85a:	6800      	ldr	r0, [r0, #0]
    c85c:	1c01      	adds	r1, r0, #0
    c85e:	1e4a      	subs	r2, r1, #1
    c860:	4191      	sbcs	r1, r2
    c862:	9a07      	ldr	r2, [sp, #28]
    c864:	3204      	adds	r2, #4
    c866:	9008      	str	r0, [sp, #32]
    c868:	9309      	str	r3, [sp, #36]	; 0x24
    c86a:	9207      	str	r2, [sp, #28]
    c86c:	f7ff fb1a 	bl	bea4 <_vfiprintf_r+0x214>
    c870:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c872:	f7f9 f8a1 	bl	59b8 <strlen>
    c876:	2200      	movs	r2, #0
    c878:	9003      	str	r0, [sp, #12]
    c87a:	9206      	str	r2, [sp, #24]
    c87c:	f7ff fb58 	bl	bf30 <_vfiprintf_r+0x2a0>
    c880:	9603      	str	r6, [sp, #12]
    c882:	2e06      	cmp	r6, #6
    c884:	d919      	bls.n	c8ba <_vfiprintf_r+0xc2a>
    c886:	2106      	movs	r1, #6
    c888:	9103      	str	r1, [sp, #12]
    c88a:	9102      	str	r1, [sp, #8]
    c88c:	4b25      	ldr	r3, [pc, #148]	; (c924 <_vfiprintf_r+0xc94>)
    c88e:	930b      	str	r3, [sp, #44]	; 0x2c
    c890:	f7ff fa8d 	bl	bdae <_vfiprintf_r+0x11e>
    c894:	9a07      	ldr	r2, [sp, #28]
    c896:	9805      	ldr	r0, [sp, #20]
    c898:	6813      	ldr	r3, [r2, #0]
    c89a:	3204      	adds	r2, #4
    c89c:	6018      	str	r0, [r3, #0]
    c89e:	9207      	str	r2, [sp, #28]
    c8a0:	f7ff fa37 	bl	bd12 <_vfiprintf_r+0x82>
    c8a4:	491e      	ldr	r1, [pc, #120]	; (c920 <_vfiprintf_r+0xc90>)
    c8a6:	1c2a      	adds	r2, r5, #0
    c8a8:	3208      	adds	r2, #8
    c8aa:	468a      	mov	sl, r1
    c8ac:	f7ff facb 	bl	be46 <_vfiprintf_r+0x1b6>
    c8b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c8b2:	1a20      	subs	r0, r4, r0
    c8b4:	9003      	str	r0, [sp, #12]
    c8b6:	f7ff fb3a 	bl	bf2e <_vfiprintf_r+0x29e>
    c8ba:	9a03      	ldr	r2, [sp, #12]
    c8bc:	43d3      	mvns	r3, r2
    c8be:	17db      	asrs	r3, r3, #31
    c8c0:	401a      	ands	r2, r3
    c8c2:	9202      	str	r2, [sp, #8]
    c8c4:	e7e2      	b.n	c88c <_vfiprintf_r+0xbfc>
    c8c6:	4816      	ldr	r0, [pc, #88]	; (c920 <_vfiprintf_r+0xc90>)
    c8c8:	4682      	mov	sl, r0
    c8ca:	e552      	b.n	c372 <_vfiprintf_r+0x6e2>
    c8cc:	9801      	ldr	r0, [sp, #4]
    c8ce:	4659      	mov	r1, fp
    c8d0:	f7fb ffc6 	bl	8860 <__swsetup_r>
    c8d4:	2800      	cmp	r0, #0
    c8d6:	d000      	beq.n	c8da <_vfiprintf_r+0xc4a>
    c8d8:	e594      	b.n	c404 <_vfiprintf_r+0x774>
    c8da:	4659      	mov	r1, fp
    c8dc:	898a      	ldrh	r2, [r1, #12]
    c8de:	1c13      	adds	r3, r2, #0
    c8e0:	f7ff fa02 	bl	bce8 <_vfiprintf_r+0x58>
    c8e4:	1c1a      	adds	r2, r3, #0
    c8e6:	4b0e      	ldr	r3, [pc, #56]	; (c920 <_vfiprintf_r+0xc90>)
    c8e8:	469a      	mov	sl, r3
    c8ea:	e5d4      	b.n	c496 <_vfiprintf_r+0x806>
    c8ec:	9603      	str	r6, [sp, #12]
    c8ee:	9006      	str	r0, [sp, #24]
    c8f0:	f7ff fb1e 	bl	bf30 <_vfiprintf_r+0x2a0>
    c8f4:	2301      	movs	r3, #1
    c8f6:	425b      	negs	r3, r3
    c8f8:	9305      	str	r3, [sp, #20]
    c8fa:	e662      	b.n	c5c2 <_vfiprintf_r+0x932>
    c8fc:	9b07      	ldr	r3, [sp, #28]
    c8fe:	9a07      	ldr	r2, [sp, #28]
    c900:	681e      	ldr	r6, [r3, #0]
    c902:	3204      	adds	r2, #4
    c904:	2e00      	cmp	r6, #0
    c906:	db00      	blt.n	c90a <_vfiprintf_r+0xc7a>
    c908:	e6ff      	b.n	c70a <_vfiprintf_r+0xa7a>
    c90a:	2601      	movs	r6, #1
    c90c:	783b      	ldrb	r3, [r7, #0]
    c90e:	4276      	negs	r6, r6
    c910:	9207      	str	r2, [sp, #28]
    c912:	f7ff fa38 	bl	bd86 <_vfiprintf_r+0xf6>
    c916:	46c0      	nop			; (mov r8, r8)
    c918:	00000507 	.word	0x00000507
    c91c:	00000517 	.word	0x00000517
    c920:	0000e890 	.word	0x0000e890
    c924:	0000ed3c 	.word	0x0000ed3c

0000c928 <vfiprintf>:
    c928:	b538      	push	{r3, r4, r5, lr}
    c92a:	1c13      	adds	r3, r2, #0
    c92c:	4a05      	ldr	r2, [pc, #20]	; (c944 <vfiprintf+0x1c>)
    c92e:	1c05      	adds	r5, r0, #0
    c930:	1c0c      	adds	r4, r1, #0
    c932:	6810      	ldr	r0, [r2, #0]
    c934:	1c29      	adds	r1, r5, #0
    c936:	1c22      	adds	r2, r4, #0
    c938:	f7ff f9aa 	bl	bc90 <_vfiprintf_r>
    c93c:	bc38      	pop	{r3, r4, r5}
    c93e:	bc02      	pop	{r1}
    c940:	4708      	bx	r1
    c942:	46c0      	nop			; (mov r8, r8)
    c944:	40000000 	.word	0x40000000

0000c948 <_calloc_r>:
    c948:	b510      	push	{r4, lr}
    c94a:	4351      	muls	r1, r2
    c94c:	f7f8 fbac 	bl	50a8 <_malloc_r>
    c950:	1e04      	subs	r4, r0, #0
    c952:	d01f      	beq.n	c994 <_calloc_r+0x4c>
    c954:	1c23      	adds	r3, r4, #0
    c956:	3b08      	subs	r3, #8
    c958:	685a      	ldr	r2, [r3, #4]
    c95a:	2303      	movs	r3, #3
    c95c:	439a      	bics	r2, r3
    c95e:	3a04      	subs	r2, #4
    c960:	2a24      	cmp	r2, #36	; 0x24
    c962:	d81b      	bhi.n	c99c <_calloc_r+0x54>
    c964:	1c23      	adds	r3, r4, #0
    c966:	2a13      	cmp	r2, #19
    c968:	d90f      	bls.n	c98a <_calloc_r+0x42>
    c96a:	2100      	movs	r1, #0
    c96c:	1c20      	adds	r0, r4, #0
    c96e:	c002      	stmia	r0!, {r1}
    c970:	6061      	str	r1, [r4, #4]
    c972:	1d03      	adds	r3, r0, #4
    c974:	2a1b      	cmp	r2, #27
    c976:	d908      	bls.n	c98a <_calloc_r+0x42>
    c978:	6041      	str	r1, [r0, #4]
    c97a:	1d18      	adds	r0, r3, #4
    c97c:	6059      	str	r1, [r3, #4]
    c97e:	3308      	adds	r3, #8
    c980:	2a24      	cmp	r2, #36	; 0x24
    c982:	d102      	bne.n	c98a <_calloc_r+0x42>
    c984:	6041      	str	r1, [r0, #4]
    c986:	6059      	str	r1, [r3, #4]
    c988:	3308      	adds	r3, #8
    c98a:	2100      	movs	r1, #0
    c98c:	1c1a      	adds	r2, r3, #0
    c98e:	c202      	stmia	r2!, {r1}
    c990:	6059      	str	r1, [r3, #4]
    c992:	6051      	str	r1, [r2, #4]
    c994:	1c20      	adds	r0, r4, #0
    c996:	bc10      	pop	{r4}
    c998:	bc02      	pop	{r1}
    c99a:	4708      	bx	r1
    c99c:	1c20      	adds	r0, r4, #0
    c99e:	2100      	movs	r1, #0
    c9a0:	f7f8 fe86 	bl	56b0 <memset>
    c9a4:	e7f6      	b.n	c994 <_calloc_r+0x4c>
    c9a6:	46c0      	nop			; (mov r8, r8)

0000c9a8 <_fputwc_r>:
    c9a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    c9aa:	464f      	mov	r7, r9
    c9ac:	4646      	mov	r6, r8
    c9ae:	b4c0      	push	{r6, r7}
    c9b0:	1c14      	adds	r4, r2, #0
    c9b2:	2380      	movs	r3, #128	; 0x80
    c9b4:	8992      	ldrh	r2, [r2, #12]
    c9b6:	019b      	lsls	r3, r3, #6
    c9b8:	b083      	sub	sp, #12
    c9ba:	4681      	mov	r9, r0
    c9bc:	4688      	mov	r8, r1
    c9be:	421a      	tst	r2, r3
    c9c0:	d104      	bne.n	c9cc <_fputwc_r+0x24>
    c9c2:	431a      	orrs	r2, r3
    c9c4:	81a2      	strh	r2, [r4, #12]
    c9c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
    c9c8:	4313      	orrs	r3, r2
    c9ca:	6663      	str	r3, [r4, #100]	; 0x64
    c9cc:	f7fd fa14 	bl	9df8 <__locale_mb_cur_max>
    c9d0:	2801      	cmp	r0, #1
    c9d2:	d044      	beq.n	ca5e <_fputwc_r+0xb6>
    c9d4:	af01      	add	r7, sp, #4
    c9d6:	1c23      	adds	r3, r4, #0
    c9d8:	335c      	adds	r3, #92	; 0x5c
    c9da:	4648      	mov	r0, r9
    c9dc:	1c39      	adds	r1, r7, #0
    c9de:	4642      	mov	r2, r8
    c9e0:	f000 f8fe 	bl	cbe0 <_wcrtomb_r>
    c9e4:	1c06      	adds	r6, r0, #0
    c9e6:	1c43      	adds	r3, r0, #1
    c9e8:	d023      	beq.n	ca32 <_fputwc_r+0x8a>
    c9ea:	2800      	cmp	r0, #0
    c9ec:	d02c      	beq.n	ca48 <_fputwc_r+0xa0>
    c9ee:	2500      	movs	r5, #0
    c9f0:	e008      	b.n	ca04 <_fputwc_r+0x5c>
    c9f2:	6823      	ldr	r3, [r4, #0]
    c9f4:	5d7a      	ldrb	r2, [r7, r5]
    c9f6:	701a      	strb	r2, [r3, #0]
    c9f8:	6823      	ldr	r3, [r4, #0]
    c9fa:	3301      	adds	r3, #1
    c9fc:	6023      	str	r3, [r4, #0]
    c9fe:	3501      	adds	r5, #1
    ca00:	42b5      	cmp	r5, r6
    ca02:	d221      	bcs.n	ca48 <_fputwc_r+0xa0>
    ca04:	68a3      	ldr	r3, [r4, #8]
    ca06:	3b01      	subs	r3, #1
    ca08:	60a3      	str	r3, [r4, #8]
    ca0a:	2b00      	cmp	r3, #0
    ca0c:	daf1      	bge.n	c9f2 <_fputwc_r+0x4a>
    ca0e:	69a2      	ldr	r2, [r4, #24]
    ca10:	4293      	cmp	r3, r2
    ca12:	db1b      	blt.n	ca4c <_fputwc_r+0xa4>
    ca14:	6823      	ldr	r3, [r4, #0]
    ca16:	5d7a      	ldrb	r2, [r7, r5]
    ca18:	701a      	strb	r2, [r3, #0]
    ca1a:	6823      	ldr	r3, [r4, #0]
    ca1c:	7819      	ldrb	r1, [r3, #0]
    ca1e:	290a      	cmp	r1, #10
    ca20:	d015      	beq.n	ca4e <_fputwc_r+0xa6>
    ca22:	3301      	adds	r3, #1
    ca24:	6023      	str	r3, [r4, #0]
    ca26:	2200      	movs	r2, #0
    ca28:	2a00      	cmp	r2, #0
    ca2a:	d0e8      	beq.n	c9fe <_fputwc_r+0x56>
    ca2c:	2001      	movs	r0, #1
    ca2e:	4240      	negs	r0, r0
    ca30:	e003      	b.n	ca3a <_fputwc_r+0x92>
    ca32:	89a3      	ldrh	r3, [r4, #12]
    ca34:	2240      	movs	r2, #64	; 0x40
    ca36:	4313      	orrs	r3, r2
    ca38:	81a3      	strh	r3, [r4, #12]
    ca3a:	b003      	add	sp, #12
    ca3c:	bc0c      	pop	{r2, r3}
    ca3e:	4690      	mov	r8, r2
    ca40:	4699      	mov	r9, r3
    ca42:	bcf0      	pop	{r4, r5, r6, r7}
    ca44:	bc02      	pop	{r1}
    ca46:	4708      	bx	r1
    ca48:	4640      	mov	r0, r8
    ca4a:	e7f6      	b.n	ca3a <_fputwc_r+0x92>
    ca4c:	5d79      	ldrb	r1, [r7, r5]
    ca4e:	1c22      	adds	r2, r4, #0
    ca50:	4648      	mov	r0, r9
    ca52:	f7fb fe95 	bl	8780 <__swbuf_r>
    ca56:	1c42      	adds	r2, r0, #1
    ca58:	4253      	negs	r3, r2
    ca5a:	415a      	adcs	r2, r3
    ca5c:	e7e4      	b.n	ca28 <_fputwc_r+0x80>
    ca5e:	23ff      	movs	r3, #255	; 0xff
    ca60:	4598      	cmp	r8, r3
    ca62:	d8b7      	bhi.n	c9d4 <_fputwc_r+0x2c>
    ca64:	3bff      	subs	r3, #255	; 0xff
    ca66:	4598      	cmp	r8, r3
    ca68:	d0b4      	beq.n	c9d4 <_fputwc_r+0x2c>
    ca6a:	af01      	add	r7, sp, #4
    ca6c:	4643      	mov	r3, r8
    ca6e:	703b      	strb	r3, [r7, #0]
    ca70:	1c06      	adds	r6, r0, #0
    ca72:	e7bc      	b.n	c9ee <_fputwc_r+0x46>

0000ca74 <fputwc>:
    ca74:	b570      	push	{r4, r5, r6, lr}
    ca76:	4c09      	ldr	r4, [pc, #36]	; (ca9c <fputwc+0x28>)
    ca78:	1c06      	adds	r6, r0, #0
    ca7a:	6820      	ldr	r0, [r4, #0]
    ca7c:	1c0d      	adds	r5, r1, #0
    ca7e:	2800      	cmp	r0, #0
    ca80:	d005      	beq.n	ca8e <fputwc+0x1a>
    ca82:	6b83      	ldr	r3, [r0, #56]	; 0x38
    ca84:	2b00      	cmp	r3, #0
    ca86:	d102      	bne.n	ca8e <fputwc+0x1a>
    ca88:	f7f8 f886 	bl	4b98 <__sinit>
    ca8c:	6820      	ldr	r0, [r4, #0]
    ca8e:	1c31      	adds	r1, r6, #0
    ca90:	1c2a      	adds	r2, r5, #0
    ca92:	f7ff ff89 	bl	c9a8 <_fputwc_r>
    ca96:	bc70      	pop	{r4, r5, r6}
    ca98:	bc02      	pop	{r1}
    ca9a:	4708      	bx	r1
    ca9c:	40000000 	.word	0x40000000

0000caa0 <_isatty_r>:
    caa0:	b538      	push	{r3, r4, r5, lr}
    caa2:	4c08      	ldr	r4, [pc, #32]	; (cac4 <_isatty_r+0x24>)
    caa4:	2300      	movs	r3, #0
    caa6:	1c05      	adds	r5, r0, #0
    caa8:	6023      	str	r3, [r4, #0]
    caaa:	1c08      	adds	r0, r1, #0
    caac:	f7f5 fa86 	bl	1fbc <_isatty>
    cab0:	1c43      	adds	r3, r0, #1
    cab2:	d002      	beq.n	caba <_isatty_r+0x1a>
    cab4:	bc38      	pop	{r3, r4, r5}
    cab6:	bc02      	pop	{r1}
    cab8:	4708      	bx	r1
    caba:	6823      	ldr	r3, [r4, #0]
    cabc:	2b00      	cmp	r3, #0
    cabe:	d0f9      	beq.n	cab4 <_isatty_r+0x14>
    cac0:	602b      	str	r3, [r5, #0]
    cac2:	e7f7      	b.n	cab4 <_isatty_r+0x14>
    cac4:	40000b8c 	.word	0x40000b8c

0000cac8 <cleanup_glue>:
    cac8:	b538      	push	{r3, r4, r5, lr}
    caca:	1c0c      	adds	r4, r1, #0
    cacc:	6809      	ldr	r1, [r1, #0]
    cace:	1c05      	adds	r5, r0, #0
    cad0:	2900      	cmp	r1, #0
    cad2:	d001      	beq.n	cad8 <cleanup_glue+0x10>
    cad4:	f7ff fff8 	bl	cac8 <cleanup_glue>
    cad8:	1c28      	adds	r0, r5, #0
    cada:	1c21      	adds	r1, r4, #0
    cadc:	f7f8 f99a 	bl	4e14 <_free_r>
    cae0:	bc38      	pop	{r3, r4, r5}
    cae2:	bc01      	pop	{r0}
    cae4:	4700      	bx	r0
    cae6:	46c0      	nop			; (mov r8, r8)

0000cae8 <_reclaim_reent>:
    cae8:	b570      	push	{r4, r5, r6, lr}
    caea:	4b28      	ldr	r3, [pc, #160]	; (cb8c <_reclaim_reent+0xa4>)
    caec:	681b      	ldr	r3, [r3, #0]
    caee:	1c05      	adds	r5, r0, #0
    caf0:	4298      	cmp	r0, r3
    caf2:	d03a      	beq.n	cb6a <_reclaim_reent+0x82>
    caf4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
    caf6:	2b00      	cmp	r3, #0
    caf8:	d016      	beq.n	cb28 <_reclaim_reent+0x40>
    cafa:	2200      	movs	r2, #0
    cafc:	1c16      	adds	r6, r2, #0
    cafe:	0092      	lsls	r2, r2, #2
    cb00:	5899      	ldr	r1, [r3, r2]
    cb02:	2900      	cmp	r1, #0
    cb04:	d101      	bne.n	cb0a <_reclaim_reent+0x22>
    cb06:	e007      	b.n	cb18 <_reclaim_reent+0x30>
    cb08:	1c21      	adds	r1, r4, #0
    cb0a:	680c      	ldr	r4, [r1, #0]
    cb0c:	1c28      	adds	r0, r5, #0
    cb0e:	f7f8 f981 	bl	4e14 <_free_r>
    cb12:	2c00      	cmp	r4, #0
    cb14:	d1f8      	bne.n	cb08 <_reclaim_reent+0x20>
    cb16:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
    cb18:	3601      	adds	r6, #1
    cb1a:	1c32      	adds	r2, r6, #0
    cb1c:	2e20      	cmp	r6, #32
    cb1e:	d1ee      	bne.n	cafe <_reclaim_reent+0x16>
    cb20:	1c28      	adds	r0, r5, #0
    cb22:	1c19      	adds	r1, r3, #0
    cb24:	f7f8 f976 	bl	4e14 <_free_r>
    cb28:	6c29      	ldr	r1, [r5, #64]	; 0x40
    cb2a:	2900      	cmp	r1, #0
    cb2c:	d002      	beq.n	cb34 <_reclaim_reent+0x4c>
    cb2e:	1c28      	adds	r0, r5, #0
    cb30:	f7f8 f970 	bl	4e14 <_free_r>
    cb34:	23a4      	movs	r3, #164	; 0xa4
    cb36:	005b      	lsls	r3, r3, #1
    cb38:	58e9      	ldr	r1, [r5, r3]
    cb3a:	2900      	cmp	r1, #0
    cb3c:	d00c      	beq.n	cb58 <_reclaim_reent+0x70>
    cb3e:	1c2e      	adds	r6, r5, #0
    cb40:	364d      	adds	r6, #77	; 0x4d
    cb42:	36ff      	adds	r6, #255	; 0xff
    cb44:	42b1      	cmp	r1, r6
    cb46:	d101      	bne.n	cb4c <_reclaim_reent+0x64>
    cb48:	e006      	b.n	cb58 <_reclaim_reent+0x70>
    cb4a:	1c21      	adds	r1, r4, #0
    cb4c:	680c      	ldr	r4, [r1, #0]
    cb4e:	1c28      	adds	r0, r5, #0
    cb50:	f7f8 f960 	bl	4e14 <_free_r>
    cb54:	42a6      	cmp	r6, r4
    cb56:	d1f8      	bne.n	cb4a <_reclaim_reent+0x62>
    cb58:	6d69      	ldr	r1, [r5, #84]	; 0x54
    cb5a:	2900      	cmp	r1, #0
    cb5c:	d002      	beq.n	cb64 <_reclaim_reent+0x7c>
    cb5e:	1c28      	adds	r0, r5, #0
    cb60:	f7f8 f958 	bl	4e14 <_free_r>
    cb64:	6bab      	ldr	r3, [r5, #56]	; 0x38
    cb66:	2b00      	cmp	r3, #0
    cb68:	d102      	bne.n	cb70 <_reclaim_reent+0x88>
    cb6a:	bc70      	pop	{r4, r5, r6}
    cb6c:	bc01      	pop	{r0}
    cb6e:	4700      	bx	r0
    cb70:	6beb      	ldr	r3, [r5, #60]	; 0x3c
    cb72:	1c28      	adds	r0, r5, #0
    cb74:	f000 f832 	bl	cbdc <_wrapup_reent+0x4c>
    cb78:	23b8      	movs	r3, #184	; 0xb8
    cb7a:	009b      	lsls	r3, r3, #2
    cb7c:	58e9      	ldr	r1, [r5, r3]
    cb7e:	2900      	cmp	r1, #0
    cb80:	d0f3      	beq.n	cb6a <_reclaim_reent+0x82>
    cb82:	1c28      	adds	r0, r5, #0
    cb84:	f7ff ffa0 	bl	cac8 <cleanup_glue>
    cb88:	e7ef      	b.n	cb6a <_reclaim_reent+0x82>
    cb8a:	46c0      	nop			; (mov r8, r8)
    cb8c:	40000000 	.word	0x40000000

0000cb90 <_wrapup_reent>:
    cb90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    cb92:	1e07      	subs	r7, r0, #0
    cb94:	d01c      	beq.n	cbd0 <_wrapup_reent+0x40>
    cb96:	23a4      	movs	r3, #164	; 0xa4
    cb98:	005b      	lsls	r3, r3, #1
    cb9a:	58fe      	ldr	r6, [r7, r3]
    cb9c:	2e00      	cmp	r6, #0
    cb9e:	d00e      	beq.n	cbbe <_wrapup_reent+0x2e>
    cba0:	6873      	ldr	r3, [r6, #4]
    cba2:	1e5c      	subs	r4, r3, #1
    cba4:	d408      	bmi.n	cbb8 <_wrapup_reent+0x28>
    cba6:	1c5d      	adds	r5, r3, #1
    cba8:	00ad      	lsls	r5, r5, #2
    cbaa:	1975      	adds	r5, r6, r5
    cbac:	682b      	ldr	r3, [r5, #0]
    cbae:	f000 f815 	bl	cbdc <_wrapup_reent+0x4c>
    cbb2:	3d04      	subs	r5, #4
    cbb4:	3c01      	subs	r4, #1
    cbb6:	d5f9      	bpl.n	cbac <_wrapup_reent+0x1c>
    cbb8:	6836      	ldr	r6, [r6, #0]
    cbba:	2e00      	cmp	r6, #0
    cbbc:	d1f0      	bne.n	cba0 <_wrapup_reent+0x10>
    cbbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    cbc0:	2b00      	cmp	r3, #0
    cbc2:	d002      	beq.n	cbca <_wrapup_reent+0x3a>
    cbc4:	1c38      	adds	r0, r7, #0
    cbc6:	f000 f809 	bl	cbdc <_wrapup_reent+0x4c>
    cbca:	bcf8      	pop	{r3, r4, r5, r6, r7}
    cbcc:	bc01      	pop	{r0}
    cbce:	4700      	bx	r0
    cbd0:	4b01      	ldr	r3, [pc, #4]	; (cbd8 <_wrapup_reent+0x48>)
    cbd2:	681f      	ldr	r7, [r3, #0]
    cbd4:	e7df      	b.n	cb96 <_wrapup_reent+0x6>
    cbd6:	46c0      	nop			; (mov r8, r8)
    cbd8:	40000000 	.word	0x40000000
    cbdc:	4718      	bx	r3
    cbde:	46c0      	nop			; (mov r8, r8)

0000cbe0 <_wcrtomb_r>:
    cbe0:	b5f0      	push	{r4, r5, r6, r7, lr}
    cbe2:	4647      	mov	r7, r8
    cbe4:	b480      	push	{r7}
    cbe6:	b086      	sub	sp, #24
    cbe8:	1c05      	adds	r5, r0, #0
    cbea:	1c0c      	adds	r4, r1, #0
    cbec:	1c17      	adds	r7, r2, #0
    cbee:	1c1e      	adds	r6, r3, #0
    cbf0:	2900      	cmp	r1, #0
    cbf2:	d017      	beq.n	cc24 <_wcrtomb_r+0x44>
    cbf4:	4b11      	ldr	r3, [pc, #68]	; (cc3c <_wcrtomb_r+0x5c>)
    cbf6:	681b      	ldr	r3, [r3, #0]
    cbf8:	4698      	mov	r8, r3
    cbfa:	f7fd f8f9 	bl	9df0 <__locale_charset>
    cbfe:	9600      	str	r6, [sp, #0]
    cc00:	1c03      	adds	r3, r0, #0
    cc02:	1c21      	adds	r1, r4, #0
    cc04:	1c28      	adds	r0, r5, #0
    cc06:	1c3a      	adds	r2, r7, #0
    cc08:	f000 f855 	bl	ccb6 <wcrtomb+0x76>
    cc0c:	1c43      	adds	r3, r0, #1
    cc0e:	d103      	bne.n	cc18 <_wcrtomb_r+0x38>
    cc10:	2300      	movs	r3, #0
    cc12:	6033      	str	r3, [r6, #0]
    cc14:	338a      	adds	r3, #138	; 0x8a
    cc16:	602b      	str	r3, [r5, #0]
    cc18:	b006      	add	sp, #24
    cc1a:	bc04      	pop	{r2}
    cc1c:	4690      	mov	r8, r2
    cc1e:	bcf0      	pop	{r4, r5, r6, r7}
    cc20:	bc02      	pop	{r1}
    cc22:	4708      	bx	r1
    cc24:	4b05      	ldr	r3, [pc, #20]	; (cc3c <_wcrtomb_r+0x5c>)
    cc26:	681f      	ldr	r7, [r3, #0]
    cc28:	f7fd f8e2 	bl	9df0 <__locale_charset>
    cc2c:	9600      	str	r6, [sp, #0]
    cc2e:	1c03      	adds	r3, r0, #0
    cc30:	a903      	add	r1, sp, #12
    cc32:	1c28      	adds	r0, r5, #0
    cc34:	1c22      	adds	r2, r4, #0
    cc36:	f000 f83d 	bl	ccb4 <wcrtomb+0x74>
    cc3a:	e7e7      	b.n	cc0c <_wcrtomb_r+0x2c>
    cc3c:	400008bc 	.word	0x400008bc

0000cc40 <wcrtomb>:
    cc40:	b5f0      	push	{r4, r5, r6, r7, lr}
    cc42:	464f      	mov	r7, r9
    cc44:	4646      	mov	r6, r8
    cc46:	b4c0      	push	{r6, r7}
    cc48:	b087      	sub	sp, #28
    cc4a:	1c04      	adds	r4, r0, #0
    cc4c:	1c0f      	adds	r7, r1, #0
    cc4e:	1c16      	adds	r6, r2, #0
    cc50:	2800      	cmp	r0, #0
    cc52:	d01c      	beq.n	cc8e <wcrtomb+0x4e>
    cc54:	4b15      	ldr	r3, [pc, #84]	; (ccac <wcrtomb+0x6c>)
    cc56:	4d16      	ldr	r5, [pc, #88]	; (ccb0 <wcrtomb+0x70>)
    cc58:	681b      	ldr	r3, [r3, #0]
    cc5a:	4699      	mov	r9, r3
    cc5c:	682b      	ldr	r3, [r5, #0]
    cc5e:	4698      	mov	r8, r3
    cc60:	f7fd f8c6 	bl	9df0 <__locale_charset>
    cc64:	9600      	str	r6, [sp, #0]
    cc66:	1c03      	adds	r3, r0, #0
    cc68:	1c21      	adds	r1, r4, #0
    cc6a:	4640      	mov	r0, r8
    cc6c:	1c3a      	adds	r2, r7, #0
    cc6e:	f000 f823 	bl	ccb8 <wcrtomb+0x78>
    cc72:	1c43      	adds	r3, r0, #1
    cc74:	d104      	bne.n	cc80 <wcrtomb+0x40>
    cc76:	2300      	movs	r3, #0
    cc78:	6033      	str	r3, [r6, #0]
    cc7a:	682b      	ldr	r3, [r5, #0]
    cc7c:	228a      	movs	r2, #138	; 0x8a
    cc7e:	601a      	str	r2, [r3, #0]
    cc80:	b007      	add	sp, #28
    cc82:	bc0c      	pop	{r2, r3}
    cc84:	4690      	mov	r8, r2
    cc86:	4699      	mov	r9, r3
    cc88:	bcf0      	pop	{r4, r5, r6, r7}
    cc8a:	bc02      	pop	{r1}
    cc8c:	4708      	bx	r1
    cc8e:	4b07      	ldr	r3, [pc, #28]	; (ccac <wcrtomb+0x6c>)
    cc90:	4d07      	ldr	r5, [pc, #28]	; (ccb0 <wcrtomb+0x70>)
    cc92:	681b      	ldr	r3, [r3, #0]
    cc94:	682f      	ldr	r7, [r5, #0]
    cc96:	4698      	mov	r8, r3
    cc98:	f7fd f8aa 	bl	9df0 <__locale_charset>
    cc9c:	9600      	str	r6, [sp, #0]
    cc9e:	1c03      	adds	r3, r0, #0
    cca0:	a903      	add	r1, sp, #12
    cca2:	1c38      	adds	r0, r7, #0
    cca4:	1c22      	adds	r2, r4, #0
    cca6:	f000 f806 	bl	ccb6 <wcrtomb+0x76>
    ccaa:	e7e2      	b.n	cc72 <wcrtomb+0x32>
    ccac:	400008bc 	.word	0x400008bc
    ccb0:	40000000 	.word	0x40000000
    ccb4:	4738      	bx	r7
    ccb6:	4740      	bx	r8
    ccb8:	4748      	bx	r9
    ccba:	46c0      	nop			; (mov r8, r8)

0000ccbc <__ascii_wctomb>:
    ccbc:	b500      	push	{lr}
    ccbe:	1c03      	adds	r3, r0, #0
    ccc0:	1e08      	subs	r0, r1, #0
    ccc2:	d003      	beq.n	cccc <__ascii_wctomb+0x10>
    ccc4:	2aff      	cmp	r2, #255	; 0xff
    ccc6:	d803      	bhi.n	ccd0 <__ascii_wctomb+0x14>
    ccc8:	7002      	strb	r2, [r0, #0]
    ccca:	2001      	movs	r0, #1
    cccc:	bc02      	pop	{r1}
    ccce:	4708      	bx	r1
    ccd0:	228a      	movs	r2, #138	; 0x8a
    ccd2:	2001      	movs	r0, #1
    ccd4:	601a      	str	r2, [r3, #0]
    ccd6:	4240      	negs	r0, r0
    ccd8:	e7f8      	b.n	cccc <__ascii_wctomb+0x10>
    ccda:	46c0      	nop			; (mov r8, r8)

0000ccdc <_wctomb_r>:
    ccdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    ccde:	4647      	mov	r7, r8
    cce0:	b480      	push	{r7}
    cce2:	1c1e      	adds	r6, r3, #0
    cce4:	4b0a      	ldr	r3, [pc, #40]	; (cd10 <_wctomb_r+0x34>)
    cce6:	681b      	ldr	r3, [r3, #0]
    cce8:	b082      	sub	sp, #8
    ccea:	4698      	mov	r8, r3
    ccec:	1c05      	adds	r5, r0, #0
    ccee:	1c17      	adds	r7, r2, #0
    ccf0:	1c0c      	adds	r4, r1, #0
    ccf2:	f7fd f87d 	bl	9df0 <__locale_charset>
    ccf6:	9600      	str	r6, [sp, #0]
    ccf8:	1c03      	adds	r3, r0, #0
    ccfa:	1c3a      	adds	r2, r7, #0
    ccfc:	1c28      	adds	r0, r5, #0
    ccfe:	1c21      	adds	r1, r4, #0
    cd00:	f000 f808 	bl	cd14 <_wctomb_r+0x38>
    cd04:	b002      	add	sp, #8
    cd06:	bc04      	pop	{r2}
    cd08:	4690      	mov	r8, r2
    cd0a:	bcf0      	pop	{r4, r5, r6, r7}
    cd0c:	bc02      	pop	{r1}
    cd0e:	4708      	bx	r1
    cd10:	400008bc 	.word	0x400008bc
    cd14:	4740      	bx	r8
    cd16:	46c0      	nop			; (mov r8, r8)

0000cd18 <__aeabi_drsub>:
    cd18:	e2211102 	eor	r1, r1, #-2147483648	; 0x80000000
    cd1c:	ea000000 	b	cd24 <__adddf3>

0000cd20 <__aeabi_dsub>:
    cd20:	e2233102 	eor	r3, r3, #-2147483648	; 0x80000000

0000cd24 <__adddf3>:
    cd24:	e92d4030 	push	{r4, r5, lr}
    cd28:	e1a04081 	lsl	r4, r1, #1
    cd2c:	e1a05083 	lsl	r5, r3, #1
    cd30:	e1340005 	teq	r4, r5
    cd34:	01300002 	teqeq	r0, r2
    cd38:	1194c000 	orrsne	ip, r4, r0
    cd3c:	1195c002 	orrsne	ip, r5, r2
    cd40:	11f0cac4 	mvnsne	ip, r4, asr #21
    cd44:	11f0cac5 	mvnsne	ip, r5, asr #21
    cd48:	0a00008c 	beq	cf80 <__adddf3+0x25c>
    cd4c:	e1a04aa4 	lsr	r4, r4, #21
    cd50:	e0745aa5 	rsbs	r5, r4, r5, lsr #21
    cd54:	b2655000 	rsblt	r5, r5, #0
    cd58:	da000006 	ble	cd78 <__adddf3+0x54>
    cd5c:	e0844005 	add	r4, r4, r5
    cd60:	e0202002 	eor	r2, r0, r2
    cd64:	e0213003 	eor	r3, r1, r3
    cd68:	e0220000 	eor	r0, r2, r0
    cd6c:	e0231001 	eor	r1, r3, r1
    cd70:	e0202002 	eor	r2, r0, r2
    cd74:	e0213003 	eor	r3, r1, r3
    cd78:	e3550036 	cmp	r5, #54	; 0x36
    cd7c:	88bd4030 	pophi	{r4, r5, lr}
    cd80:	812fff1e 	bxhi	lr
    cd84:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    cd88:	e1a01601 	lsl	r1, r1, #12
    cd8c:	e3a0c601 	mov	ip, #1048576	; 0x100000
    cd90:	e18c1621 	orr	r1, ip, r1, lsr #12
    cd94:	0a000001 	beq	cda0 <__adddf3+0x7c>
    cd98:	e2700000 	rsbs	r0, r0, #0
    cd9c:	e2e11000 	rsc	r1, r1, #0
    cda0:	e3130102 	tst	r3, #-2147483648	; 0x80000000
    cda4:	e1a03603 	lsl	r3, r3, #12
    cda8:	e18c3623 	orr	r3, ip, r3, lsr #12
    cdac:	0a000001 	beq	cdb8 <__adddf3+0x94>
    cdb0:	e2722000 	rsbs	r2, r2, #0
    cdb4:	e2e33000 	rsc	r3, r3, #0
    cdb8:	e1340005 	teq	r4, r5
    cdbc:	0a000069 	beq	cf68 <__adddf3+0x244>
    cdc0:	e2444001 	sub	r4, r4, #1
    cdc4:	e275e020 	rsbs	lr, r5, #32
    cdc8:	ba000005 	blt	cde4 <__adddf3+0xc0>
    cdcc:	e1a0ce12 	lsl	ip, r2, lr
    cdd0:	e0900532 	adds	r0, r0, r2, lsr r5
    cdd4:	e2a11000 	adc	r1, r1, #0
    cdd8:	e0900e13 	adds	r0, r0, r3, lsl lr
    cddc:	e0b11553 	adcs	r1, r1, r3, asr r5
    cde0:	ea000006 	b	ce00 <__adddf3+0xdc>
    cde4:	e2455020 	sub	r5, r5, #32
    cde8:	e28ee020 	add	lr, lr, #32
    cdec:	e3520001 	cmp	r2, #1
    cdf0:	e1a0ce13 	lsl	ip, r3, lr
    cdf4:	238cc002 	orrcs	ip, ip, #2
    cdf8:	e0900553 	adds	r0, r0, r3, asr r5
    cdfc:	e0b11fc3 	adcs	r1, r1, r3, asr #31
    ce00:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    ce04:	5a000002 	bpl	ce14 <__adddf3+0xf0>
    ce08:	e27cc000 	rsbs	ip, ip, #0
    ce0c:	e2f00000 	rscs	r0, r0, #0
    ce10:	e2e11000 	rsc	r1, r1, #0
    ce14:	e3510601 	cmp	r1, #1048576	; 0x100000
    ce18:	3a00000f 	bcc	ce5c <__adddf3+0x138>
    ce1c:	e3510602 	cmp	r1, #2097152	; 0x200000
    ce20:	3a000006 	bcc	ce40 <__adddf3+0x11c>
    ce24:	e1b010a1 	lsrs	r1, r1, #1
    ce28:	e1b00060 	rrxs	r0, r0
    ce2c:	e1a0c06c 	rrx	ip, ip
    ce30:	e2844001 	add	r4, r4, #1
    ce34:	e1a02a84 	lsl	r2, r4, #21
    ce38:	e3720501 	cmn	r2, #4194304	; 0x400000
    ce3c:	2a00006b 	bcs	cff0 <__adddf3+0x2cc>
    ce40:	e35c0102 	cmp	ip, #-2147483648	; 0x80000000
    ce44:	01b0c0a0 	lsrseq	ip, r0, #1
    ce48:	e2b00000 	adcs	r0, r0, #0
    ce4c:	e0a11a04 	adc	r1, r1, r4, lsl #20
    ce50:	e1811005 	orr	r1, r1, r5
    ce54:	e8bd4030 	pop	{r4, r5, lr}
    ce58:	e12fff1e 	bx	lr
    ce5c:	e1b0c08c 	lsls	ip, ip, #1
    ce60:	e0b00000 	adcs	r0, r0, r0
    ce64:	e0a11001 	adc	r1, r1, r1
    ce68:	e3110601 	tst	r1, #1048576	; 0x100000
    ce6c:	e2444001 	sub	r4, r4, #1
    ce70:	1afffff2 	bne	ce40 <__adddf3+0x11c>
    ce74:	e3310000 	teq	r1, #0
    ce78:	13a03014 	movne	r3, #20
    ce7c:	03a03034 	moveq	r3, #52	; 0x34
    ce80:	01a01000 	moveq	r1, r0
    ce84:	03a00000 	moveq	r0, #0
    ce88:	e1a02001 	mov	r2, r1
    ce8c:	e3520801 	cmp	r2, #65536	; 0x10000
    ce90:	21a02822 	lsrcs	r2, r2, #16
    ce94:	22433010 	subcs	r3, r3, #16
    ce98:	e3520c01 	cmp	r2, #256	; 0x100
    ce9c:	21a02422 	lsrcs	r2, r2, #8
    cea0:	22433008 	subcs	r3, r3, #8
    cea4:	e3520010 	cmp	r2, #16
    cea8:	21a02222 	lsrcs	r2, r2, #4
    ceac:	22433004 	subcs	r3, r3, #4
    ceb0:	e3520004 	cmp	r2, #4
    ceb4:	22433002 	subcs	r3, r3, #2
    ceb8:	304330a2 	subcc	r3, r3, r2, lsr #1
    cebc:	e04331a2 	sub	r3, r3, r2, lsr #3
    cec0:	e2532020 	subs	r2, r3, #32
    cec4:	aa000007 	bge	cee8 <__adddf3+0x1c4>
    cec8:	e292200c 	adds	r2, r2, #12
    cecc:	da000004 	ble	cee4 <__adddf3+0x1c0>
    ced0:	e282c014 	add	ip, r2, #20
    ced4:	e262200c 	rsb	r2, r2, #12
    ced8:	e1a00c11 	lsl	r0, r1, ip
    cedc:	e1a01231 	lsr	r1, r1, r2
    cee0:	ea000004 	b	cef8 <__adddf3+0x1d4>
    cee4:	e2822014 	add	r2, r2, #20
    cee8:	d262c020 	rsble	ip, r2, #32
    ceec:	e1a01211 	lsl	r1, r1, r2
    cef0:	d1811c30 	orrle	r1, r1, r0, lsr ip
    cef4:	d1a00210 	lslle	r0, r0, r2
    cef8:	e0544003 	subs	r4, r4, r3
    cefc:	a0811a04 	addge	r1, r1, r4, lsl #20
    cf00:	a1811005 	orrge	r1, r1, r5
    cf04:	a8bd4030 	popge	{r4, r5, lr}
    cf08:	a12fff1e 	bxge	lr
    cf0c:	e1e04004 	mvn	r4, r4
    cf10:	e254401f 	subs	r4, r4, #31
    cf14:	aa00000f 	bge	cf58 <__adddf3+0x234>
    cf18:	e294400c 	adds	r4, r4, #12
    cf1c:	ca000006 	bgt	cf3c <__adddf3+0x218>
    cf20:	e2844014 	add	r4, r4, #20
    cf24:	e2642020 	rsb	r2, r4, #32
    cf28:	e1a00430 	lsr	r0, r0, r4
    cf2c:	e1800211 	orr	r0, r0, r1, lsl r2
    cf30:	e1851431 	orr	r1, r5, r1, lsr r4
    cf34:	e8bd4030 	pop	{r4, r5, lr}
    cf38:	e12fff1e 	bx	lr
    cf3c:	e264400c 	rsb	r4, r4, #12
    cf40:	e2642020 	rsb	r2, r4, #32
    cf44:	e1a00230 	lsr	r0, r0, r2
    cf48:	e1800411 	orr	r0, r0, r1, lsl r4
    cf4c:	e1a01005 	mov	r1, r5
    cf50:	e8bd4030 	pop	{r4, r5, lr}
    cf54:	e12fff1e 	bx	lr
    cf58:	e1a00431 	lsr	r0, r1, r4
    cf5c:	e1a01005 	mov	r1, r5
    cf60:	e8bd4030 	pop	{r4, r5, lr}
    cf64:	e12fff1e 	bx	lr
    cf68:	e3340000 	teq	r4, #0
    cf6c:	e2233601 	eor	r3, r3, #1048576	; 0x100000
    cf70:	02211601 	eoreq	r1, r1, #1048576	; 0x100000
    cf74:	02844001 	addeq	r4, r4, #1
    cf78:	12455001 	subne	r5, r5, #1
    cf7c:	eaffff8f 	b	cdc0 <__adddf3+0x9c>
    cf80:	e1f0cac4 	mvns	ip, r4, asr #21
    cf84:	11f0cac5 	mvnsne	ip, r5, asr #21
    cf88:	0a00001d 	beq	d004 <__adddf3+0x2e0>
    cf8c:	e1340005 	teq	r4, r5
    cf90:	01300002 	teqeq	r0, r2
    cf94:	0a000004 	beq	cfac <__adddf3+0x288>
    cf98:	e194c000 	orrs	ip, r4, r0
    cf9c:	01a01003 	moveq	r1, r3
    cfa0:	01a00002 	moveq	r0, r2
    cfa4:	e8bd4030 	pop	{r4, r5, lr}
    cfa8:	e12fff1e 	bx	lr
    cfac:	e1310003 	teq	r1, r3
    cfb0:	13a01000 	movne	r1, #0
    cfb4:	13a00000 	movne	r0, #0
    cfb8:	18bd4030 	popne	{r4, r5, lr}
    cfbc:	112fff1e 	bxne	lr
    cfc0:	e1b0caa4 	lsrs	ip, r4, #21
    cfc4:	1a000004 	bne	cfdc <__adddf3+0x2b8>
    cfc8:	e1b00080 	lsls	r0, r0, #1
    cfcc:	e0b11001 	adcs	r1, r1, r1
    cfd0:	23811102 	orrcs	r1, r1, #-2147483648	; 0x80000000
    cfd4:	e8bd4030 	pop	{r4, r5, lr}
    cfd8:	e12fff1e 	bx	lr
    cfdc:	e2944501 	adds	r4, r4, #4194304	; 0x400000
    cfe0:	32811601 	addcc	r1, r1, #1048576	; 0x100000
    cfe4:	38bd4030 	popcc	{r4, r5, lr}
    cfe8:	312fff1e 	bxcc	lr
    cfec:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    cff0:	e385147f 	orr	r1, r5, #2130706432	; 0x7f000000
    cff4:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
    cff8:	e3a00000 	mov	r0, #0
    cffc:	e8bd4030 	pop	{r4, r5, lr}
    d000:	e12fff1e 	bx	lr
    d004:	e1f0cac4 	mvns	ip, r4, asr #21
    d008:	11a01003 	movne	r1, r3
    d00c:	11a00002 	movne	r0, r2
    d010:	01f0cac5 	mvnseq	ip, r5, asr #21
    d014:	11a03001 	movne	r3, r1
    d018:	11a02000 	movne	r2, r0
    d01c:	e1904601 	orrs	r4, r0, r1, lsl #12
    d020:	01925603 	orrseq	r5, r2, r3, lsl #12
    d024:	01310003 	teqeq	r1, r3
    d028:	13811702 	orrne	r1, r1, #524288	; 0x80000
    d02c:	e8bd4030 	pop	{r4, r5, lr}
    d030:	e12fff1e 	bx	lr

0000d034 <__aeabi_ui2d>:
    d034:	e3300000 	teq	r0, #0
    d038:	03a01000 	moveq	r1, #0
    d03c:	012fff1e 	bxeq	lr
    d040:	e92d4030 	push	{r4, r5, lr}
    d044:	e3a04b01 	mov	r4, #1024	; 0x400
    d048:	e2844032 	add	r4, r4, #50	; 0x32
    d04c:	e3a05000 	mov	r5, #0
    d050:	e3a01000 	mov	r1, #0
    d054:	eaffff86 	b	ce74 <__adddf3+0x150>

0000d058 <__aeabi_i2d>:
    d058:	e3300000 	teq	r0, #0
    d05c:	03a01000 	moveq	r1, #0
    d060:	012fff1e 	bxeq	lr
    d064:	e92d4030 	push	{r4, r5, lr}
    d068:	e3a04b01 	mov	r4, #1024	; 0x400
    d06c:	e2844032 	add	r4, r4, #50	; 0x32
    d070:	e2105102 	ands	r5, r0, #-2147483648	; 0x80000000
    d074:	42600000 	rsbmi	r0, r0, #0
    d078:	e3a01000 	mov	r1, #0
    d07c:	eaffff7c 	b	ce74 <__adddf3+0x150>

0000d080 <__aeabi_f2d>:
    d080:	e1b02080 	lsls	r2, r0, #1
    d084:	e1a011c2 	asr	r1, r2, #3
    d088:	e1a01061 	rrx	r1, r1
    d08c:	e1a00e02 	lsl	r0, r2, #28
    d090:	121234ff 	andsne	r3, r2, #-16777216	; 0xff000000
    d094:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    d098:	1221130e 	eorne	r1, r1, #939524096	; 0x38000000
    d09c:	112fff1e 	bxne	lr
    d0a0:	e3320000 	teq	r2, #0
    d0a4:	133304ff 	teqne	r3, #-16777216	; 0xff000000
    d0a8:	012fff1e 	bxeq	lr
    d0ac:	e92d4030 	push	{r4, r5, lr}
    d0b0:	e3a04d0e 	mov	r4, #896	; 0x380
    d0b4:	e2015102 	and	r5, r1, #-2147483648	; 0x80000000
    d0b8:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
    d0bc:	eaffff6c 	b	ce74 <__adddf3+0x150>

0000d0c0 <__aeabi_ul2d>:
    d0c0:	e1902001 	orrs	r2, r0, r1
    d0c4:	012fff1e 	bxeq	lr
    d0c8:	e92d4030 	push	{r4, r5, lr}
    d0cc:	e3a05000 	mov	r5, #0
    d0d0:	ea000006 	b	d0f0 <__aeabi_l2d+0x1c>

0000d0d4 <__aeabi_l2d>:
    d0d4:	e1902001 	orrs	r2, r0, r1
    d0d8:	012fff1e 	bxeq	lr
    d0dc:	e92d4030 	push	{r4, r5, lr}
    d0e0:	e2115102 	ands	r5, r1, #-2147483648	; 0x80000000
    d0e4:	5a000001 	bpl	d0f0 <__aeabi_l2d+0x1c>
    d0e8:	e2700000 	rsbs	r0, r0, #0
    d0ec:	e2e11000 	rsc	r1, r1, #0
    d0f0:	e3a04b01 	mov	r4, #1024	; 0x400
    d0f4:	e2844032 	add	r4, r4, #50	; 0x32
    d0f8:	e1b0cb21 	lsrs	ip, r1, #22
    d0fc:	0affff44 	beq	ce14 <__adddf3+0xf0>
    d100:	e3a02003 	mov	r2, #3
    d104:	e1b0c1ac 	lsrs	ip, ip, #3
    d108:	12822003 	addne	r2, r2, #3
    d10c:	e1b0c1ac 	lsrs	ip, ip, #3
    d110:	12822003 	addne	r2, r2, #3
    d114:	e08221ac 	add	r2, r2, ip, lsr #3
    d118:	e2623020 	rsb	r3, r2, #32
    d11c:	e1a0c310 	lsl	ip, r0, r3
    d120:	e1a00230 	lsr	r0, r0, r2
    d124:	e1800311 	orr	r0, r0, r1, lsl r3
    d128:	e1a01231 	lsr	r1, r1, r2
    d12c:	e0844002 	add	r4, r4, r2
    d130:	eaffff37 	b	ce14 <__adddf3+0xf0>

0000d134 <__aeabi_dmul>:
    d134:	e92d4070 	push	{r4, r5, r6, lr}
    d138:	e3a0c0ff 	mov	ip, #255	; 0xff
    d13c:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    d140:	e01c4a21 	ands	r4, ip, r1, lsr #20
    d144:	101c5a23 	andsne	r5, ip, r3, lsr #20
    d148:	1134000c 	teqne	r4, ip
    d14c:	1135000c 	teqne	r5, ip
    d150:	0b000075 	bleq	d32c <__aeabi_dmul+0x1f8>
    d154:	e0844005 	add	r4, r4, r5
    d158:	e0216003 	eor	r6, r1, r3
    d15c:	e1c11a8c 	bic	r1, r1, ip, lsl #21
    d160:	e1c33a8c 	bic	r3, r3, ip, lsl #21
    d164:	e1905601 	orrs	r5, r0, r1, lsl #12
    d168:	11925603 	orrsne	r5, r2, r3, lsl #12
    d16c:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    d170:	e3833601 	orr	r3, r3, #1048576	; 0x100000
    d174:	0a00001d 	beq	d1f0 <__aeabi_dmul+0xbc>
    d178:	e08ec290 	umull	ip, lr, r0, r2
    d17c:	e3a05000 	mov	r5, #0
    d180:	e0a5e291 	umlal	lr, r5, r1, r2
    d184:	e2062102 	and	r2, r6, #-2147483648	; 0x80000000
    d188:	e0a5e390 	umlal	lr, r5, r0, r3
    d18c:	e3a06000 	mov	r6, #0
    d190:	e0a65391 	umlal	r5, r6, r1, r3
    d194:	e33c0000 	teq	ip, #0
    d198:	138ee001 	orrne	lr, lr, #1
    d19c:	e24440ff 	sub	r4, r4, #255	; 0xff
    d1a0:	e3560c02 	cmp	r6, #512	; 0x200
    d1a4:	e2c44c03 	sbc	r4, r4, #768	; 0x300
    d1a8:	2a000002 	bcs	d1b8 <__aeabi_dmul+0x84>
    d1ac:	e1b0e08e 	lsls	lr, lr, #1
    d1b0:	e0b55005 	adcs	r5, r5, r5
    d1b4:	e0a66006 	adc	r6, r6, r6
    d1b8:	e1821586 	orr	r1, r2, r6, lsl #11
    d1bc:	e1811aa5 	orr	r1, r1, r5, lsr #21
    d1c0:	e1a00585 	lsl	r0, r5, #11
    d1c4:	e1800aae 	orr	r0, r0, lr, lsr #21
    d1c8:	e1a0e58e 	lsl	lr, lr, #11
    d1cc:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    d1d0:	835c0c07 	cmphi	ip, #1792	; 0x700
    d1d4:	8a000011 	bhi	d220 <__aeabi_dmul+0xec>
    d1d8:	e35e0102 	cmp	lr, #-2147483648	; 0x80000000
    d1dc:	01b0e0a0 	lsrseq	lr, r0, #1
    d1e0:	e2b00000 	adcs	r0, r0, #0
    d1e4:	e0a11a04 	adc	r1, r1, r4, lsl #20
    d1e8:	e8bd4070 	pop	{r4, r5, r6, lr}
    d1ec:	e12fff1e 	bx	lr
    d1f0:	e2066102 	and	r6, r6, #-2147483648	; 0x80000000
    d1f4:	e1861001 	orr	r1, r6, r1
    d1f8:	e1800002 	orr	r0, r0, r2
    d1fc:	e0211003 	eor	r1, r1, r3
    d200:	e05440ac 	subs	r4, r4, ip, lsr #1
    d204:	c074500c 	rsbsgt	r5, r4, ip
    d208:	c1811a04 	orrgt	r1, r1, r4, lsl #20
    d20c:	c8bd4070 	popgt	{r4, r5, r6, lr}
    d210:	c12fff1e 	bxgt	lr
    d214:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    d218:	e3a0e000 	mov	lr, #0
    d21c:	e2544001 	subs	r4, r4, #1
    d220:	ca00005d 	bgt	d39c <__aeabi_dmul+0x268>
    d224:	e3740036 	cmn	r4, #54	; 0x36
    d228:	d3a00000 	movle	r0, #0
    d22c:	d2011102 	andle	r1, r1, #-2147483648	; 0x80000000
    d230:	d8bd4070 	pople	{r4, r5, r6, lr}
    d234:	d12fff1e 	bxle	lr
    d238:	e2644000 	rsb	r4, r4, #0
    d23c:	e2544020 	subs	r4, r4, #32
    d240:	aa00001a 	bge	d2b0 <__aeabi_dmul+0x17c>
    d244:	e294400c 	adds	r4, r4, #12
    d248:	ca00000c 	bgt	d280 <__aeabi_dmul+0x14c>
    d24c:	e2844014 	add	r4, r4, #20
    d250:	e2645020 	rsb	r5, r4, #32
    d254:	e1a03510 	lsl	r3, r0, r5
    d258:	e1a00430 	lsr	r0, r0, r4
    d25c:	e1800511 	orr	r0, r0, r1, lsl r5
    d260:	e2012102 	and	r2, r1, #-2147483648	; 0x80000000
    d264:	e3c11102 	bic	r1, r1, #-2147483648	; 0x80000000
    d268:	e0900fa3 	adds	r0, r0, r3, lsr #31
    d26c:	e0a21431 	adc	r1, r2, r1, lsr r4
    d270:	e19ee083 	orrs	lr, lr, r3, lsl #1
    d274:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    d278:	e8bd4070 	pop	{r4, r5, r6, lr}
    d27c:	e12fff1e 	bx	lr
    d280:	e264400c 	rsb	r4, r4, #12
    d284:	e2645020 	rsb	r5, r4, #32
    d288:	e1a03410 	lsl	r3, r0, r4
    d28c:	e1a00530 	lsr	r0, r0, r5
    d290:	e1800411 	orr	r0, r0, r1, lsl r4
    d294:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    d298:	e0900fa3 	adds	r0, r0, r3, lsr #31
    d29c:	e2a11000 	adc	r1, r1, #0
    d2a0:	e19ee083 	orrs	lr, lr, r3, lsl #1
    d2a4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    d2a8:	e8bd4070 	pop	{r4, r5, r6, lr}
    d2ac:	e12fff1e 	bx	lr
    d2b0:	e2645020 	rsb	r5, r4, #32
    d2b4:	e18ee510 	orr	lr, lr, r0, lsl r5
    d2b8:	e1a03430 	lsr	r3, r0, r4
    d2bc:	e1833511 	orr	r3, r3, r1, lsl r5
    d2c0:	e1a00431 	lsr	r0, r1, r4
    d2c4:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    d2c8:	e1c00431 	bic	r0, r0, r1, lsr r4
    d2cc:	e0800fa3 	add	r0, r0, r3, lsr #31
    d2d0:	e19ee083 	orrs	lr, lr, r3, lsl #1
    d2d4:	01c00fa3 	biceq	r0, r0, r3, lsr #31
    d2d8:	e8bd4070 	pop	{r4, r5, r6, lr}
    d2dc:	e12fff1e 	bx	lr
    d2e0:	e3340000 	teq	r4, #0
    d2e4:	1a000008 	bne	d30c <__aeabi_dmul+0x1d8>
    d2e8:	e2016102 	and	r6, r1, #-2147483648	; 0x80000000
    d2ec:	e1b00080 	lsls	r0, r0, #1
    d2f0:	e0a11001 	adc	r1, r1, r1
    d2f4:	e3110601 	tst	r1, #1048576	; 0x100000
    d2f8:	02444001 	subeq	r4, r4, #1
    d2fc:	0afffffa 	beq	d2ec <__aeabi_dmul+0x1b8>
    d300:	e1811006 	orr	r1, r1, r6
    d304:	e3350000 	teq	r5, #0
    d308:	112fff1e 	bxne	lr
    d30c:	e2036102 	and	r6, r3, #-2147483648	; 0x80000000
    d310:	e1b02082 	lsls	r2, r2, #1
    d314:	e0a33003 	adc	r3, r3, r3
    d318:	e3130601 	tst	r3, #1048576	; 0x100000
    d31c:	02455001 	subeq	r5, r5, #1
    d320:	0afffffa 	beq	d310 <__aeabi_dmul+0x1dc>
    d324:	e1833006 	orr	r3, r3, r6
    d328:	e12fff1e 	bx	lr
    d32c:	e134000c 	teq	r4, ip
    d330:	e00c5a23 	and	r5, ip, r3, lsr #20
    d334:	1135000c 	teqne	r5, ip
    d338:	0a000007 	beq	d35c <__aeabi_dmul+0x228>
    d33c:	e1906081 	orrs	r6, r0, r1, lsl #1
    d340:	11926083 	orrsne	r6, r2, r3, lsl #1
    d344:	1affffe5 	bne	d2e0 <__aeabi_dmul+0x1ac>
    d348:	e0211003 	eor	r1, r1, r3
    d34c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    d350:	e3a00000 	mov	r0, #0
    d354:	e8bd4070 	pop	{r4, r5, r6, lr}
    d358:	e12fff1e 	bx	lr
    d35c:	e1906081 	orrs	r6, r0, r1, lsl #1
    d360:	01a00002 	moveq	r0, r2
    d364:	01a01003 	moveq	r1, r3
    d368:	11926083 	orrsne	r6, r2, r3, lsl #1
    d36c:	0a000010 	beq	d3b4 <__aeabi_dmul+0x280>
    d370:	e134000c 	teq	r4, ip
    d374:	1a000001 	bne	d380 <__aeabi_dmul+0x24c>
    d378:	e1906601 	orrs	r6, r0, r1, lsl #12
    d37c:	1a00000c 	bne	d3b4 <__aeabi_dmul+0x280>
    d380:	e135000c 	teq	r5, ip
    d384:	1a000003 	bne	d398 <__aeabi_dmul+0x264>
    d388:	e1926603 	orrs	r6, r2, r3, lsl #12
    d38c:	11a00002 	movne	r0, r2
    d390:	11a01003 	movne	r1, r3
    d394:	1a000006 	bne	d3b4 <__aeabi_dmul+0x280>
    d398:	e0211003 	eor	r1, r1, r3
    d39c:	e2011102 	and	r1, r1, #-2147483648	; 0x80000000
    d3a0:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
    d3a4:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
    d3a8:	e3a00000 	mov	r0, #0
    d3ac:	e8bd4070 	pop	{r4, r5, r6, lr}
    d3b0:	e12fff1e 	bx	lr
    d3b4:	e381147f 	orr	r1, r1, #2130706432	; 0x7f000000
    d3b8:	e381173e 	orr	r1, r1, #16252928	; 0xf80000
    d3bc:	e8bd4070 	pop	{r4, r5, r6, lr}
    d3c0:	e12fff1e 	bx	lr

0000d3c4 <__aeabi_ddiv>:
    d3c4:	e92d4070 	push	{r4, r5, r6, lr}
    d3c8:	e3a0c0ff 	mov	ip, #255	; 0xff
    d3cc:	e38ccc07 	orr	ip, ip, #1792	; 0x700
    d3d0:	e01c4a21 	ands	r4, ip, r1, lsr #20
    d3d4:	101c5a23 	andsne	r5, ip, r3, lsr #20
    d3d8:	1134000c 	teqne	r4, ip
    d3dc:	1135000c 	teqne	r5, ip
    d3e0:	0b00005e 	bleq	d560 <__aeabi_ddiv+0x19c>
    d3e4:	e0444005 	sub	r4, r4, r5
    d3e8:	e021e003 	eor	lr, r1, r3
    d3ec:	e1925603 	orrs	r5, r2, r3, lsl #12
    d3f0:	e1a01601 	lsl	r1, r1, #12
    d3f4:	0a00004c 	beq	d52c <__aeabi_ddiv+0x168>
    d3f8:	e1a03603 	lsl	r3, r3, #12
    d3fc:	e3a05201 	mov	r5, #268435456	; 0x10000000
    d400:	e1853223 	orr	r3, r5, r3, lsr #4
    d404:	e1833c22 	orr	r3, r3, r2, lsr #24
    d408:	e1a02402 	lsl	r2, r2, #8
    d40c:	e1855221 	orr	r5, r5, r1, lsr #4
    d410:	e1855c20 	orr	r5, r5, r0, lsr #24
    d414:	e1a06400 	lsl	r6, r0, #8
    d418:	e20e1102 	and	r1, lr, #-2147483648	; 0x80000000
    d41c:	e1550003 	cmp	r5, r3
    d420:	01560002 	cmpeq	r6, r2
    d424:	e2a440fd 	adc	r4, r4, #253	; 0xfd
    d428:	e2844c03 	add	r4, r4, #768	; 0x300
    d42c:	2a000001 	bcs	d438 <__aeabi_ddiv+0x74>
    d430:	e1b030a3 	lsrs	r3, r3, #1
    d434:	e1a02062 	rrx	r2, r2
    d438:	e0566002 	subs	r6, r6, r2
    d43c:	e0c55003 	sbc	r5, r5, r3
    d440:	e1b030a3 	lsrs	r3, r3, #1
    d444:	e1a02062 	rrx	r2, r2
    d448:	e3a00601 	mov	r0, #1048576	; 0x100000
    d44c:	e3a0c702 	mov	ip, #524288	; 0x80000
    d450:	e056e002 	subs	lr, r6, r2
    d454:	e0d5e003 	sbcs	lr, r5, r3
    d458:	20466002 	subcs	r6, r6, r2
    d45c:	21a0500e 	movcs	r5, lr
    d460:	2180000c 	orrcs	r0, r0, ip
    d464:	e1b030a3 	lsrs	r3, r3, #1
    d468:	e1a02062 	rrx	r2, r2
    d46c:	e056e002 	subs	lr, r6, r2
    d470:	e0d5e003 	sbcs	lr, r5, r3
    d474:	20466002 	subcs	r6, r6, r2
    d478:	21a0500e 	movcs	r5, lr
    d47c:	218000ac 	orrcs	r0, r0, ip, lsr #1
    d480:	e1b030a3 	lsrs	r3, r3, #1
    d484:	e1a02062 	rrx	r2, r2
    d488:	e056e002 	subs	lr, r6, r2
    d48c:	e0d5e003 	sbcs	lr, r5, r3
    d490:	20466002 	subcs	r6, r6, r2
    d494:	21a0500e 	movcs	r5, lr
    d498:	2180012c 	orrcs	r0, r0, ip, lsr #2
    d49c:	e1b030a3 	lsrs	r3, r3, #1
    d4a0:	e1a02062 	rrx	r2, r2
    d4a4:	e056e002 	subs	lr, r6, r2
    d4a8:	e0d5e003 	sbcs	lr, r5, r3
    d4ac:	20466002 	subcs	r6, r6, r2
    d4b0:	21a0500e 	movcs	r5, lr
    d4b4:	218001ac 	orrcs	r0, r0, ip, lsr #3
    d4b8:	e195e006 	orrs	lr, r5, r6
    d4bc:	0a00000d 	beq	d4f8 <__aeabi_ddiv+0x134>
    d4c0:	e1a05205 	lsl	r5, r5, #4
    d4c4:	e1855e26 	orr	r5, r5, r6, lsr #28
    d4c8:	e1a06206 	lsl	r6, r6, #4
    d4cc:	e1a03183 	lsl	r3, r3, #3
    d4d0:	e1833ea2 	orr	r3, r3, r2, lsr #29
    d4d4:	e1a02182 	lsl	r2, r2, #3
    d4d8:	e1b0c22c 	lsrs	ip, ip, #4
    d4dc:	1affffdb 	bne	d450 <__aeabi_ddiv+0x8c>
    d4e0:	e3110601 	tst	r1, #1048576	; 0x100000
    d4e4:	1a000006 	bne	d504 <__aeabi_ddiv+0x140>
    d4e8:	e1811000 	orr	r1, r1, r0
    d4ec:	e3a00000 	mov	r0, #0
    d4f0:	e3a0c102 	mov	ip, #-2147483648	; 0x80000000
    d4f4:	eaffffd5 	b	d450 <__aeabi_ddiv+0x8c>
    d4f8:	e3110601 	tst	r1, #1048576	; 0x100000
    d4fc:	01811000 	orreq	r1, r1, r0
    d500:	03a00000 	moveq	r0, #0
    d504:	e254c0fd 	subs	ip, r4, #253	; 0xfd
    d508:	835c0c07 	cmphi	ip, #1792	; 0x700
    d50c:	8affff43 	bhi	d220 <__aeabi_dmul+0xec>
    d510:	e055c003 	subs	ip, r5, r3
    d514:	0056c002 	subseq	ip, r6, r2
    d518:	01b0c0a0 	lsrseq	ip, r0, #1
    d51c:	e2b00000 	adcs	r0, r0, #0
    d520:	e0a11a04 	adc	r1, r1, r4, lsl #20
    d524:	e8bd4070 	pop	{r4, r5, r6, lr}
    d528:	e12fff1e 	bx	lr
    d52c:	e20ee102 	and	lr, lr, #-2147483648	; 0x80000000
    d530:	e18e1621 	orr	r1, lr, r1, lsr #12
    d534:	e09440ac 	adds	r4, r4, ip, lsr #1
    d538:	c074500c 	rsbsgt	r5, r4, ip
    d53c:	c1811a04 	orrgt	r1, r1, r4, lsl #20
    d540:	c8bd4070 	popgt	{r4, r5, r6, lr}
    d544:	c12fff1e 	bxgt	lr
    d548:	e3811601 	orr	r1, r1, #1048576	; 0x100000
    d54c:	e3a0e000 	mov	lr, #0
    d550:	e2544001 	subs	r4, r4, #1
    d554:	eaffff31 	b	d220 <__aeabi_dmul+0xec>
    d558:	e185e006 	orr	lr, r5, r6
    d55c:	eaffff2f 	b	d220 <__aeabi_dmul+0xec>
    d560:	e00c5a23 	and	r5, ip, r3, lsr #20
    d564:	e134000c 	teq	r4, ip
    d568:	0135000c 	teqeq	r5, ip
    d56c:	0affff90 	beq	d3b4 <__aeabi_dmul+0x280>
    d570:	e134000c 	teq	r4, ip
    d574:	1a000006 	bne	d594 <__aeabi_ddiv+0x1d0>
    d578:	e1904601 	orrs	r4, r0, r1, lsl #12
    d57c:	1affff8c 	bne	d3b4 <__aeabi_dmul+0x280>
    d580:	e135000c 	teq	r5, ip
    d584:	1affff83 	bne	d398 <__aeabi_dmul+0x264>
    d588:	e1a00002 	mov	r0, r2
    d58c:	e1a01003 	mov	r1, r3
    d590:	eaffff87 	b	d3b4 <__aeabi_dmul+0x280>
    d594:	e135000c 	teq	r5, ip
    d598:	1a000004 	bne	d5b0 <__aeabi_ddiv+0x1ec>
    d59c:	e1925603 	orrs	r5, r2, r3, lsl #12
    d5a0:	0affff68 	beq	d348 <__aeabi_dmul+0x214>
    d5a4:	e1a00002 	mov	r0, r2
    d5a8:	e1a01003 	mov	r1, r3
    d5ac:	eaffff80 	b	d3b4 <__aeabi_dmul+0x280>
    d5b0:	e1906081 	orrs	r6, r0, r1, lsl #1
    d5b4:	11926083 	orrsne	r6, r2, r3, lsl #1
    d5b8:	1affff48 	bne	d2e0 <__aeabi_dmul+0x1ac>
    d5bc:	e1904081 	orrs	r4, r0, r1, lsl #1
    d5c0:	1affff74 	bne	d398 <__aeabi_dmul+0x264>
    d5c4:	e1925083 	orrs	r5, r2, r3, lsl #1
    d5c8:	1affff5e 	bne	d348 <__aeabi_dmul+0x214>
    d5cc:	eaffff78 	b	d3b4 <__aeabi_dmul+0x280>

0000d5d0 <__gedf2>:
    d5d0:	e3e0c000 	mvn	ip, #0
    d5d4:	ea000002 	b	d5e4 <__cmpdf2+0x4>

0000d5d8 <__ledf2>:
    d5d8:	e3a0c001 	mov	ip, #1
    d5dc:	ea000000 	b	d5e4 <__cmpdf2+0x4>

0000d5e0 <__cmpdf2>:
    d5e0:	e3a0c001 	mov	ip, #1
    d5e4:	e52dc004 	push	{ip}		; (str ip, [sp, #-4]!)
    d5e8:	e1a0c081 	lsl	ip, r1, #1
    d5ec:	e1f0cacc 	mvns	ip, ip, asr #21
    d5f0:	e1a0c083 	lsl	ip, r3, #1
    d5f4:	11f0cacc 	mvnsne	ip, ip, asr #21
    d5f8:	0a00000e 	beq	d638 <__cmpdf2+0x58>
    d5fc:	e28dd004 	add	sp, sp, #4
    d600:	e190c081 	orrs	ip, r0, r1, lsl #1
    d604:	0192c083 	orrseq	ip, r2, r3, lsl #1
    d608:	11310003 	teqne	r1, r3
    d60c:	01300002 	teqeq	r0, r2
    d610:	03a00000 	moveq	r0, #0
    d614:	012fff1e 	bxeq	lr
    d618:	e3700000 	cmn	r0, #0
    d61c:	e1310003 	teq	r1, r3
    d620:	51510003 	cmppl	r1, r3
    d624:	01500002 	cmpeq	r0, r2
    d628:	21a00fc3 	asrcs	r0, r3, #31
    d62c:	31e00fc3 	mvncc	r0, r3, asr #31
    d630:	e3800001 	orr	r0, r0, #1
    d634:	e12fff1e 	bx	lr
    d638:	e1a0c081 	lsl	ip, r1, #1
    d63c:	e1f0cacc 	mvns	ip, ip, asr #21
    d640:	1a000001 	bne	d64c <__cmpdf2+0x6c>
    d644:	e190c601 	orrs	ip, r0, r1, lsl #12
    d648:	1a000004 	bne	d660 <__cmpdf2+0x80>
    d64c:	e1a0c083 	lsl	ip, r3, #1
    d650:	e1f0cacc 	mvns	ip, ip, asr #21
    d654:	1affffe8 	bne	d5fc <__cmpdf2+0x1c>
    d658:	e192c603 	orrs	ip, r2, r3, lsl #12
    d65c:	0affffe6 	beq	d5fc <__cmpdf2+0x1c>
    d660:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
    d664:	e12fff1e 	bx	lr

0000d668 <__aeabi_cdrcmple>:
    d668:	e1a0c000 	mov	ip, r0
    d66c:	e1a00002 	mov	r0, r2
    d670:	e1a0200c 	mov	r2, ip
    d674:	e1a0c001 	mov	ip, r1
    d678:	e1a01003 	mov	r1, r3
    d67c:	e1a0300c 	mov	r3, ip
    d680:	eaffffff 	b	d684 <__aeabi_cdcmpeq>

0000d684 <__aeabi_cdcmpeq>:
    d684:	e92d4001 	push	{r0, lr}
    d688:	ebffffd4 	bl	d5e0 <__cmpdf2>
    d68c:	e3500000 	cmp	r0, #0
    d690:	43700000 	cmnmi	r0, #0
    d694:	e8bd4001 	pop	{r0, lr}
    d698:	e12fff1e 	bx	lr

0000d69c <__aeabi_dcmpeq>:
    d69c:	e52de008 	str	lr, [sp, #-8]!
    d6a0:	ebfffff7 	bl	d684 <__aeabi_cdcmpeq>
    d6a4:	03a00001 	moveq	r0, #1
    d6a8:	13a00000 	movne	r0, #0
    d6ac:	e49de008 	ldr	lr, [sp], #8
    d6b0:	e12fff1e 	bx	lr

0000d6b4 <__aeabi_dcmplt>:
    d6b4:	e52de008 	str	lr, [sp, #-8]!
    d6b8:	ebfffff1 	bl	d684 <__aeabi_cdcmpeq>
    d6bc:	33a00001 	movcc	r0, #1
    d6c0:	23a00000 	movcs	r0, #0
    d6c4:	e49de008 	ldr	lr, [sp], #8
    d6c8:	e12fff1e 	bx	lr

0000d6cc <__aeabi_dcmple>:
    d6cc:	e52de008 	str	lr, [sp, #-8]!
    d6d0:	ebffffeb 	bl	d684 <__aeabi_cdcmpeq>
    d6d4:	93a00001 	movls	r0, #1
    d6d8:	83a00000 	movhi	r0, #0
    d6dc:	e49de008 	ldr	lr, [sp], #8
    d6e0:	e12fff1e 	bx	lr

0000d6e4 <__aeabi_dcmpge>:
    d6e4:	e52de008 	str	lr, [sp, #-8]!
    d6e8:	ebffffde 	bl	d668 <__aeabi_cdrcmple>
    d6ec:	93a00001 	movls	r0, #1
    d6f0:	83a00000 	movhi	r0, #0
    d6f4:	e49de008 	ldr	lr, [sp], #8
    d6f8:	e12fff1e 	bx	lr

0000d6fc <__aeabi_dcmpgt>:
    d6fc:	e52de008 	str	lr, [sp, #-8]!
    d700:	ebffffd8 	bl	d668 <__aeabi_cdrcmple>
    d704:	33a00001 	movcc	r0, #1
    d708:	23a00000 	movcs	r0, #0
    d70c:	e49de008 	ldr	lr, [sp], #8
    d710:	e12fff1e 	bx	lr

0000d714 <__aeabi_d2iz>:
    d714:	e1a02081 	lsl	r2, r1, #1
    d718:	e2922602 	adds	r2, r2, #2097152	; 0x200000
    d71c:	2a00000c 	bcs	d754 <__aeabi_d2iz+0x40>
    d720:	5a000009 	bpl	d74c <__aeabi_d2iz+0x38>
    d724:	e3e03e3e 	mvn	r3, #992	; 0x3e0
    d728:	e0532ac2 	subs	r2, r3, r2, asr #21
    d72c:	9a00000a 	bls	d75c <__aeabi_d2iz+0x48>
    d730:	e1a03581 	lsl	r3, r1, #11
    d734:	e3833102 	orr	r3, r3, #-2147483648	; 0x80000000
    d738:	e1833aa0 	orr	r3, r3, r0, lsr #21
    d73c:	e3110102 	tst	r1, #-2147483648	; 0x80000000
    d740:	e1a00233 	lsr	r0, r3, r2
    d744:	12600000 	rsbne	r0, r0, #0
    d748:	e12fff1e 	bx	lr
    d74c:	e3a00000 	mov	r0, #0
    d750:	e12fff1e 	bx	lr
    d754:	e1900601 	orrs	r0, r0, r1, lsl #12
    d758:	1a000002 	bne	d768 <__aeabi_d2iz+0x54>
    d75c:	e2110102 	ands	r0, r1, #-2147483648	; 0x80000000
    d760:	03e00102 	mvneq	r0, #-2147483648	; 0x80000000
    d764:	e12fff1e 	bx	lr
    d768:	e3a00000 	mov	r0, #0
    d76c:	e12fff1e 	bx	lr

0000d770 <__aeabi_uldivmod>:
    d770:	e3530000 	cmp	r3, #0
    d774:	03520000 	cmpeq	r2, #0
    d778:	1a000004 	bne	d790 <__aeabi_uldivmod+0x20>
    d77c:	e3510000 	cmp	r1, #0
    d780:	03500000 	cmpeq	r0, #0
    d784:	13e01000 	mvnne	r1, #0
    d788:	13e00000 	mvnne	r0, #0
    d78c:	ea00021f 	b	e010 <____aeabi_ldiv0_from_arm>
    d790:	e24dd008 	sub	sp, sp, #8
    d794:	e92d6000 	push	{sp, lr}
    d798:	eb00025d 	bl	e114 <____gnu_uldivmod_helper_from_arm>
    d79c:	e59de004 	ldr	lr, [sp, #4]
    d7a0:	e28dd008 	add	sp, sp, #8
    d7a4:	e8bd000c 	pop	{r2, r3}
    d7a8:	e12fff1e 	bx	lr

0000d7ac <__gnu_ldivmod_helper>:
    d7ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    d7ae:	b083      	sub	sp, #12
    d7b0:	1c1d      	adds	r5, r3, #0
    d7b2:	1c14      	adds	r4, r2, #0
    d7b4:	9000      	str	r0, [sp, #0]
    d7b6:	9101      	str	r1, [sp, #4]
    d7b8:	f000 f856 	bl	d868 <__divdi3>
    d7bc:	1c2b      	adds	r3, r5, #0
    d7be:	1c22      	adds	r2, r4, #0
    d7c0:	1c06      	adds	r6, r0, #0
    d7c2:	1c0f      	adds	r7, r1, #0
    d7c4:	f000 f82a 	bl	d81c <__aeabi_lmul>
    d7c8:	9b00      	ldr	r3, [sp, #0]
    d7ca:	9c01      	ldr	r4, [sp, #4]
    d7cc:	9a08      	ldr	r2, [sp, #32]
    d7ce:	1a1b      	subs	r3, r3, r0
    d7d0:	418c      	sbcs	r4, r1
    d7d2:	b003      	add	sp, #12
    d7d4:	1c30      	adds	r0, r6, #0
    d7d6:	1c39      	adds	r1, r7, #0
    d7d8:	6013      	str	r3, [r2, #0]
    d7da:	6054      	str	r4, [r2, #4]
    d7dc:	bcf0      	pop	{r4, r5, r6, r7}
    d7de:	bc04      	pop	{r2}
    d7e0:	4710      	bx	r2
    d7e2:	46c0      	nop			; (mov r8, r8)

0000d7e4 <__gnu_uldivmod_helper>:
    d7e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    d7e6:	b083      	sub	sp, #12
    d7e8:	1c1d      	adds	r5, r3, #0
    d7ea:	1c14      	adds	r4, r2, #0
    d7ec:	9000      	str	r0, [sp, #0]
    d7ee:	9101      	str	r1, [sp, #4]
    d7f0:	f000 fa0e 	bl	dc10 <__udivdi3>
    d7f4:	1c2b      	adds	r3, r5, #0
    d7f6:	1c22      	adds	r2, r4, #0
    d7f8:	1c06      	adds	r6, r0, #0
    d7fa:	1c0f      	adds	r7, r1, #0
    d7fc:	f000 f80e 	bl	d81c <__aeabi_lmul>
    d800:	9b00      	ldr	r3, [sp, #0]
    d802:	9c01      	ldr	r4, [sp, #4]
    d804:	9a08      	ldr	r2, [sp, #32]
    d806:	1a1b      	subs	r3, r3, r0
    d808:	418c      	sbcs	r4, r1
    d80a:	b003      	add	sp, #12
    d80c:	1c30      	adds	r0, r6, #0
    d80e:	1c39      	adds	r1, r7, #0
    d810:	6013      	str	r3, [r2, #0]
    d812:	6054      	str	r4, [r2, #4]
    d814:	bcf0      	pop	{r4, r5, r6, r7}
    d816:	bc04      	pop	{r2}
    d818:	4710      	bx	r2
    d81a:	46c0      	nop			; (mov r8, r8)

0000d81c <__aeabi_lmul>:
    d81c:	b5f0      	push	{r4, r5, r6, r7, lr}
    d81e:	0406      	lsls	r6, r0, #16
    d820:	0415      	lsls	r5, r2, #16
    d822:	0c2f      	lsrs	r7, r5, #16
    d824:	1c04      	adds	r4, r0, #0
    d826:	0c15      	lsrs	r5, r2, #16
    d828:	0c00      	lsrs	r0, r0, #16
    d82a:	469c      	mov	ip, r3
    d82c:	0c33      	lsrs	r3, r6, #16
    d82e:	1c1e      	adds	r6, r3, #0
    d830:	437e      	muls	r6, r7
    d832:	436b      	muls	r3, r5
    d834:	4347      	muls	r7, r0
    d836:	4345      	muls	r5, r0
    d838:	18fb      	adds	r3, r7, r3
    d83a:	0c30      	lsrs	r0, r6, #16
    d83c:	1818      	adds	r0, r3, r0
    d83e:	4287      	cmp	r7, r0
    d840:	d902      	bls.n	d848 <__aeabi_lmul+0x2c>
    d842:	2380      	movs	r3, #128	; 0x80
    d844:	025f      	lsls	r7, r3, #9
    d846:	19ed      	adds	r5, r5, r7
    d848:	0433      	lsls	r3, r6, #16
    d84a:	1c26      	adds	r6, r4, #0
    d84c:	4664      	mov	r4, ip
    d84e:	4374      	muls	r4, r6
    d850:	4351      	muls	r1, r2
    d852:	0c07      	lsrs	r7, r0, #16
    d854:	19ed      	adds	r5, r5, r7
    d856:	1861      	adds	r1, r4, r1
    d858:	0c1f      	lsrs	r7, r3, #16
    d85a:	0400      	lsls	r0, r0, #16
    d85c:	19c0      	adds	r0, r0, r7
    d85e:	1949      	adds	r1, r1, r5
    d860:	bcf0      	pop	{r4, r5, r6, r7}
    d862:	bc04      	pop	{r2}
    d864:	4710      	bx	r2
    d866:	46c0      	nop			; (mov r8, r8)

0000d868 <__divdi3>:
    d868:	b5f0      	push	{r4, r5, r6, r7, lr}
    d86a:	465f      	mov	r7, fp
    d86c:	4656      	mov	r6, sl
    d86e:	464d      	mov	r5, r9
    d870:	4644      	mov	r4, r8
    d872:	b4f0      	push	{r4, r5, r6, r7}
    d874:	1c04      	adds	r4, r0, #0
    d876:	2000      	movs	r0, #0
    d878:	1c0d      	adds	r5, r1, #0
    d87a:	4680      	mov	r8, r0
    d87c:	b085      	sub	sp, #20
    d87e:	1c19      	adds	r1, r3, #0
    d880:	4545      	cmp	r5, r8
    d882:	da00      	bge.n	d886 <__divdi3+0x1e>
    d884:	e0df      	b.n	da46 <__divdi3+0x1de>
    d886:	2900      	cmp	r1, #0
    d888:	da00      	bge.n	d88c <__divdi3+0x24>
    d88a:	e0d3      	b.n	da34 <__divdi3+0x1cc>
    d88c:	46a3      	mov	fp, r4
    d88e:	1c27      	adds	r7, r4, #0
    d890:	46a9      	mov	r9, r5
    d892:	4692      	mov	sl, r2
    d894:	1c16      	adds	r6, r2, #0
    d896:	1c2c      	adds	r4, r5, #0
    d898:	1e1d      	subs	r5, r3, #0
    d89a:	d14f      	bne.n	d93c <__divdi3+0xd4>
    d89c:	454a      	cmp	r2, r9
    d89e:	d800      	bhi.n	d8a2 <__divdi3+0x3a>
    d8a0:	e07a      	b.n	d998 <__divdi3+0x130>
    d8a2:	1c10      	adds	r0, r2, #0
    d8a4:	f000 fbaa 	bl	dffc <____clzsi2_from_thumb>
    d8a8:	2800      	cmp	r0, #0
    d8aa:	d007      	beq.n	d8bc <__divdi3+0x54>
    d8ac:	2520      	movs	r5, #32
    d8ae:	1a2a      	subs	r2, r5, r0
    d8b0:	4659      	mov	r1, fp
    d8b2:	4084      	lsls	r4, r0
    d8b4:	40d1      	lsrs	r1, r2
    d8b6:	4086      	lsls	r6, r0
    d8b8:	430c      	orrs	r4, r1
    d8ba:	4087      	lsls	r7, r0
    d8bc:	0c35      	lsrs	r5, r6, #16
    d8be:	0430      	lsls	r0, r6, #16
    d8c0:	0c03      	lsrs	r3, r0, #16
    d8c2:	1c29      	adds	r1, r5, #0
    d8c4:	1c20      	adds	r0, r4, #0
    d8c6:	469b      	mov	fp, r3
    d8c8:	f000 fbc4 	bl	e054 <____aeabi_uidiv_from_thumb>
    d8cc:	465a      	mov	r2, fp
    d8ce:	4342      	muls	r2, r0
    d8d0:	4681      	mov	r9, r0
    d8d2:	1c29      	adds	r1, r5, #0
    d8d4:	1c20      	adds	r0, r4, #0
    d8d6:	4692      	mov	sl, r2
    d8d8:	f000 fb72 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    d8dc:	0c3c      	lsrs	r4, r7, #16
    d8de:	0409      	lsls	r1, r1, #16
    d8e0:	4321      	orrs	r1, r4
    d8e2:	458a      	cmp	sl, r1
    d8e4:	d909      	bls.n	d8fa <__divdi3+0x92>
    d8e6:	2401      	movs	r4, #1
    d8e8:	4263      	negs	r3, r4
    d8ea:	1989      	adds	r1, r1, r6
    d8ec:	4499      	add	r9, r3
    d8ee:	428e      	cmp	r6, r1
    d8f0:	d803      	bhi.n	d8fa <__divdi3+0x92>
    d8f2:	458a      	cmp	sl, r1
    d8f4:	d901      	bls.n	d8fa <__divdi3+0x92>
    d8f6:	4499      	add	r9, r3
    d8f8:	1989      	adds	r1, r1, r6
    d8fa:	4650      	mov	r0, sl
    d8fc:	1a08      	subs	r0, r1, r0
    d8fe:	1c29      	adds	r1, r5, #0
    d900:	4682      	mov	sl, r0
    d902:	f000 fba7 	bl	e054 <____aeabi_uidiv_from_thumb>
    d906:	4659      	mov	r1, fp
    d908:	4341      	muls	r1, r0
    d90a:	1c04      	adds	r4, r0, #0
    d90c:	468b      	mov	fp, r1
    d90e:	4650      	mov	r0, sl
    d910:	1c29      	adds	r1, r5, #0
    d912:	f000 fb55 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    d916:	043f      	lsls	r7, r7, #16
    d918:	0409      	lsls	r1, r1, #16
    d91a:	0c3f      	lsrs	r7, r7, #16
    d91c:	430f      	orrs	r7, r1
    d91e:	45bb      	cmp	fp, r7
    d920:	d907      	bls.n	d932 <__divdi3+0xca>
    d922:	19bf      	adds	r7, r7, r6
    d924:	3c01      	subs	r4, #1
    d926:	42be      	cmp	r6, r7
    d928:	d803      	bhi.n	d932 <__divdi3+0xca>
    d92a:	455f      	cmp	r7, fp
    d92c:	41ad      	sbcs	r5, r5
    d92e:	426e      	negs	r6, r5
    d930:	1ba4      	subs	r4, r4, r6
    d932:	464b      	mov	r3, r9
    d934:	041a      	lsls	r2, r3, #16
    d936:	4322      	orrs	r2, r4
    d938:	2500      	movs	r5, #0
    d93a:	e003      	b.n	d944 <__divdi3+0xdc>
    d93c:	454d      	cmp	r5, r9
    d93e:	d916      	bls.n	d96e <__divdi3+0x106>
    d940:	2500      	movs	r5, #0
    d942:	1c2a      	adds	r2, r5, #0
    d944:	1c13      	adds	r3, r2, #0
    d946:	2200      	movs	r2, #0
    d948:	1c2c      	adds	r4, r5, #0
    d94a:	4590      	cmp	r8, r2
    d94c:	d004      	beq.n	d958 <__divdi3+0xf0>
    d94e:	1c19      	adds	r1, r3, #0
    d950:	1c2a      	adds	r2, r5, #0
    d952:	2400      	movs	r4, #0
    d954:	424b      	negs	r3, r1
    d956:	4194      	sbcs	r4, r2
    d958:	b005      	add	sp, #20
    d95a:	1c18      	adds	r0, r3, #0
    d95c:	1c21      	adds	r1, r4, #0
    d95e:	bc3c      	pop	{r2, r3, r4, r5}
    d960:	4690      	mov	r8, r2
    d962:	4699      	mov	r9, r3
    d964:	46a2      	mov	sl, r4
    d966:	46ab      	mov	fp, r5
    d968:	bcf0      	pop	{r4, r5, r6, r7}
    d96a:	bc04      	pop	{r2}
    d96c:	4710      	bx	r2
    d96e:	1c18      	adds	r0, r3, #0
    d970:	f000 fb44 	bl	dffc <____clzsi2_from_thumb>
    d974:	1e04      	subs	r4, r0, #0
    d976:	d000      	beq.n	d97a <__divdi3+0x112>
    d978:	e0c1      	b.n	dafe <__divdi3+0x296>
    d97a:	465f      	mov	r7, fp
    d97c:	4650      	mov	r0, sl
    d97e:	4287      	cmp	r7, r0
    d980:	4164      	adcs	r4, r4
    d982:	0624      	lsls	r4, r4, #24
    d984:	2c00      	cmp	r4, #0
    d986:	d104      	bne.n	d992 <__divdi3+0x12a>
    d988:	454d      	cmp	r5, r9
    d98a:	41ad      	sbcs	r5, r5
    d98c:	426d      	negs	r5, r5
    d98e:	2d00      	cmp	r5, #0
    d990:	d0d7      	beq.n	d942 <__divdi3+0xda>
    d992:	2500      	movs	r5, #0
    d994:	2201      	movs	r2, #1
    d996:	e7d5      	b.n	d944 <__divdi3+0xdc>
    d998:	2a00      	cmp	r2, #0
    d99a:	d104      	bne.n	d9a6 <__divdi3+0x13e>
    d99c:	2001      	movs	r0, #1
    d99e:	1c11      	adds	r1, r2, #0
    d9a0:	f000 fb58 	bl	e054 <____aeabi_uidiv_from_thumb>
    d9a4:	1c06      	adds	r6, r0, #0
    d9a6:	1c30      	adds	r0, r6, #0
    d9a8:	f000 fb28 	bl	dffc <____clzsi2_from_thumb>
    d9ac:	2800      	cmp	r0, #0
    d9ae:	d153      	bne.n	da58 <__divdi3+0x1f0>
    d9b0:	0432      	lsls	r2, r6, #16
    d9b2:	3001      	adds	r0, #1
    d9b4:	1ba4      	subs	r4, r4, r6
    d9b6:	0c13      	lsrs	r3, r2, #16
    d9b8:	9000      	str	r0, [sp, #0]
    d9ba:	46a3      	mov	fp, r4
    d9bc:	0c35      	lsrs	r5, r6, #16
    d9be:	469a      	mov	sl, r3
    d9c0:	1c29      	adds	r1, r5, #0
    d9c2:	4658      	mov	r0, fp
    d9c4:	f000 fb46 	bl	e054 <____aeabi_uidiv_from_thumb>
    d9c8:	1c29      	adds	r1, r5, #0
    d9ca:	4681      	mov	r9, r0
    d9cc:	4654      	mov	r4, sl
    d9ce:	4344      	muls	r4, r0
    d9d0:	4658      	mov	r0, fp
    d9d2:	f000 faf5 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    d9d6:	0c3a      	lsrs	r2, r7, #16
    d9d8:	0409      	lsls	r1, r1, #16
    d9da:	4311      	orrs	r1, r2
    d9dc:	428c      	cmp	r4, r1
    d9de:	d908      	bls.n	d9f2 <__divdi3+0x18a>
    d9e0:	2001      	movs	r0, #1
    d9e2:	4242      	negs	r2, r0
    d9e4:	1989      	adds	r1, r1, r6
    d9e6:	4491      	add	r9, r2
    d9e8:	428e      	cmp	r6, r1
    d9ea:	d802      	bhi.n	d9f2 <__divdi3+0x18a>
    d9ec:	428c      	cmp	r4, r1
    d9ee:	d900      	bls.n	d9f2 <__divdi3+0x18a>
    d9f0:	e10a      	b.n	dc08 <__divdi3+0x3a0>
    d9f2:	1b09      	subs	r1, r1, r4
    d9f4:	468b      	mov	fp, r1
    d9f6:	1c08      	adds	r0, r1, #0
    d9f8:	1c29      	adds	r1, r5, #0
    d9fa:	f000 fb2b 	bl	e054 <____aeabi_uidiv_from_thumb>
    d9fe:	4653      	mov	r3, sl
    da00:	4343      	muls	r3, r0
    da02:	1c29      	adds	r1, r5, #0
    da04:	1c04      	adds	r4, r0, #0
    da06:	4658      	mov	r0, fp
    da08:	469a      	mov	sl, r3
    da0a:	f000 fad9 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    da0e:	043f      	lsls	r7, r7, #16
    da10:	040d      	lsls	r5, r1, #16
    da12:	0c3f      	lsrs	r7, r7, #16
    da14:	432f      	orrs	r7, r5
    da16:	45ba      	cmp	sl, r7
    da18:	d907      	bls.n	da2a <__divdi3+0x1c2>
    da1a:	19bf      	adds	r7, r7, r6
    da1c:	3c01      	subs	r4, #1
    da1e:	42be      	cmp	r6, r7
    da20:	d803      	bhi.n	da2a <__divdi3+0x1c2>
    da22:	4557      	cmp	r7, sl
    da24:	4192      	sbcs	r2, r2
    da26:	4256      	negs	r6, r2
    da28:	1ba4      	subs	r4, r4, r6
    da2a:	464e      	mov	r6, r9
    da2c:	0432      	lsls	r2, r6, #16
    da2e:	4322      	orrs	r2, r4
    da30:	9d00      	ldr	r5, [sp, #0]
    da32:	e787      	b.n	d944 <__divdi3+0xdc>
    da34:	4647      	mov	r7, r8
    da36:	43ff      	mvns	r7, r7
    da38:	1c10      	adds	r0, r2, #0
    da3a:	1c19      	adds	r1, r3, #0
    da3c:	46b8      	mov	r8, r7
    da3e:	2300      	movs	r3, #0
    da40:	4242      	negs	r2, r0
    da42:	418b      	sbcs	r3, r1
    da44:	e722      	b.n	d88c <__divdi3+0x24>
    da46:	3001      	adds	r0, #1
    da48:	1c26      	adds	r6, r4, #0
    da4a:	1c2f      	adds	r7, r5, #0
    da4c:	4240      	negs	r0, r0
    da4e:	2500      	movs	r5, #0
    da50:	4274      	negs	r4, r6
    da52:	41bd      	sbcs	r5, r7
    da54:	4680      	mov	r8, r0
    da56:	e716      	b.n	d886 <__divdi3+0x1e>
    da58:	2520      	movs	r5, #32
    da5a:	1a2b      	subs	r3, r5, r0
    da5c:	1c3a      	adds	r2, r7, #0
    da5e:	40da      	lsrs	r2, r3
    da60:	1c15      	adds	r5, r2, #0
    da62:	1c21      	adds	r1, r4, #0
    da64:	4084      	lsls	r4, r0
    da66:	4086      	lsls	r6, r0
    da68:	40d9      	lsrs	r1, r3
    da6a:	4325      	orrs	r5, r4
    da6c:	468b      	mov	fp, r1
    da6e:	9500      	str	r5, [sp, #0]
    da70:	0431      	lsls	r1, r6, #16
    da72:	0c35      	lsrs	r5, r6, #16
    da74:	0c0b      	lsrs	r3, r1, #16
    da76:	4087      	lsls	r7, r0
    da78:	1c29      	adds	r1, r5, #0
    da7a:	4658      	mov	r0, fp
    da7c:	469a      	mov	sl, r3
    da7e:	f000 fae9 	bl	e054 <____aeabi_uidiv_from_thumb>
    da82:	4653      	mov	r3, sl
    da84:	4343      	muls	r3, r0
    da86:	1c04      	adds	r4, r0, #0
    da88:	1c29      	adds	r1, r5, #0
    da8a:	4658      	mov	r0, fp
    da8c:	4699      	mov	r9, r3
    da8e:	f000 fa97 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    da92:	9b00      	ldr	r3, [sp, #0]
    da94:	0409      	lsls	r1, r1, #16
    da96:	0c18      	lsrs	r0, r3, #16
    da98:	4301      	orrs	r1, r0
    da9a:	4589      	cmp	r9, r1
    da9c:	d907      	bls.n	daae <__divdi3+0x246>
    da9e:	1989      	adds	r1, r1, r6
    daa0:	3c01      	subs	r4, #1
    daa2:	428e      	cmp	r6, r1
    daa4:	d803      	bhi.n	daae <__divdi3+0x246>
    daa6:	4589      	cmp	r9, r1
    daa8:	d901      	bls.n	daae <__divdi3+0x246>
    daaa:	3c01      	subs	r4, #1
    daac:	1989      	adds	r1, r1, r6
    daae:	464a      	mov	r2, r9
    dab0:	1a89      	subs	r1, r1, r2
    dab2:	9101      	str	r1, [sp, #4]
    dab4:	1c08      	adds	r0, r1, #0
    dab6:	1c29      	adds	r1, r5, #0
    dab8:	f000 facc 	bl	e054 <____aeabi_uidiv_from_thumb>
    dabc:	4653      	mov	r3, sl
    dabe:	4343      	muls	r3, r0
    dac0:	4681      	mov	r9, r0
    dac2:	1c29      	adds	r1, r5, #0
    dac4:	9801      	ldr	r0, [sp, #4]
    dac6:	469b      	mov	fp, r3
    dac8:	f000 fa7a 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    dacc:	9b00      	ldr	r3, [sp, #0]
    dace:	041a      	lsls	r2, r3, #16
    dad0:	0409      	lsls	r1, r1, #16
    dad2:	0c10      	lsrs	r0, r2, #16
    dad4:	4301      	orrs	r1, r0
    dad6:	458b      	cmp	fp, r1
    dad8:	d909      	bls.n	daee <__divdi3+0x286>
    dada:	2001      	movs	r0, #1
    dadc:	4242      	negs	r2, r0
    dade:	1989      	adds	r1, r1, r6
    dae0:	4491      	add	r9, r2
    dae2:	428e      	cmp	r6, r1
    dae4:	d803      	bhi.n	daee <__divdi3+0x286>
    dae6:	458b      	cmp	fp, r1
    dae8:	d901      	bls.n	daee <__divdi3+0x286>
    daea:	4491      	add	r9, r2
    daec:	1989      	adds	r1, r1, r6
    daee:	465b      	mov	r3, fp
    daf0:	0424      	lsls	r4, r4, #16
    daf2:	4648      	mov	r0, r9
    daf4:	1acb      	subs	r3, r1, r3
    daf6:	4320      	orrs	r0, r4
    daf8:	469b      	mov	fp, r3
    dafa:	9000      	str	r0, [sp, #0]
    dafc:	e760      	b.n	d9c0 <__divdi3+0x158>
    dafe:	2620      	movs	r6, #32
    db00:	1b33      	subs	r3, r6, r4
    db02:	4656      	mov	r6, sl
    db04:	40a5      	lsls	r5, r4
    db06:	40de      	lsrs	r6, r3
    db08:	4651      	mov	r1, sl
    db0a:	1c38      	adds	r0, r7, #0
    db0c:	432e      	orrs	r6, r5
    db0e:	40d8      	lsrs	r0, r3
    db10:	40a1      	lsls	r1, r4
    db12:	464a      	mov	r2, r9
    db14:	464d      	mov	r5, r9
    db16:	40da      	lsrs	r2, r3
    db18:	9100      	str	r1, [sp, #0]
    db1a:	40a5      	lsls	r5, r4
    db1c:	1c01      	adds	r1, r0, #0
    db1e:	4693      	mov	fp, r2
    db20:	4329      	orrs	r1, r5
    db22:	0432      	lsls	r2, r6, #16
    db24:	0c35      	lsrs	r5, r6, #16
    db26:	0c13      	lsrs	r3, r2, #16
    db28:	9101      	str	r1, [sp, #4]
    db2a:	4658      	mov	r0, fp
    db2c:	1c29      	adds	r1, r5, #0
    db2e:	9302      	str	r3, [sp, #8]
    db30:	f000 fa90 	bl	e054 <____aeabi_uidiv_from_thumb>
    db34:	4682      	mov	sl, r0
    db36:	9802      	ldr	r0, [sp, #8]
    db38:	4651      	mov	r1, sl
    db3a:	4341      	muls	r1, r0
    db3c:	4658      	mov	r0, fp
    db3e:	4689      	mov	r9, r1
    db40:	1c29      	adds	r1, r5, #0
    db42:	f000 fa3d 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    db46:	9a01      	ldr	r2, [sp, #4]
    db48:	0409      	lsls	r1, r1, #16
    db4a:	0c13      	lsrs	r3, r2, #16
    db4c:	4319      	orrs	r1, r3
    db4e:	4589      	cmp	r9, r1
    db50:	d909      	bls.n	db66 <__divdi3+0x2fe>
    db52:	2001      	movs	r0, #1
    db54:	4242      	negs	r2, r0
    db56:	1989      	adds	r1, r1, r6
    db58:	4492      	add	sl, r2
    db5a:	428e      	cmp	r6, r1
    db5c:	d803      	bhi.n	db66 <__divdi3+0x2fe>
    db5e:	4589      	cmp	r9, r1
    db60:	d901      	bls.n	db66 <__divdi3+0x2fe>
    db62:	4492      	add	sl, r2
    db64:	1989      	adds	r1, r1, r6
    db66:	464b      	mov	r3, r9
    db68:	1acb      	subs	r3, r1, r3
    db6a:	1c18      	adds	r0, r3, #0
    db6c:	1c29      	adds	r1, r5, #0
    db6e:	9303      	str	r3, [sp, #12]
    db70:	f000 fa70 	bl	e054 <____aeabi_uidiv_from_thumb>
    db74:	9902      	ldr	r1, [sp, #8]
    db76:	4683      	mov	fp, r0
    db78:	4658      	mov	r0, fp
    db7a:	4348      	muls	r0, r1
    db7c:	1c29      	adds	r1, r5, #0
    db7e:	4681      	mov	r9, r0
    db80:	9803      	ldr	r0, [sp, #12]
    db82:	f000 fa1d 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    db86:	9a01      	ldr	r2, [sp, #4]
    db88:	0413      	lsls	r3, r2, #16
    db8a:	0409      	lsls	r1, r1, #16
    db8c:	0c1d      	lsrs	r5, r3, #16
    db8e:	4329      	orrs	r1, r5
    db90:	4589      	cmp	r9, r1
    db92:	d905      	bls.n	dba0 <__divdi3+0x338>
    db94:	2501      	movs	r5, #1
    db96:	426b      	negs	r3, r5
    db98:	1989      	adds	r1, r1, r6
    db9a:	449b      	add	fp, r3
    db9c:	428e      	cmp	r6, r1
    db9e:	d92e      	bls.n	dbfe <__divdi3+0x396>
    dba0:	464e      	mov	r6, r9
    dba2:	4650      	mov	r0, sl
    dba4:	1b8e      	subs	r6, r1, r6
    dba6:	0402      	lsls	r2, r0, #16
    dba8:	4659      	mov	r1, fp
    dbaa:	430a      	orrs	r2, r1
    dbac:	9900      	ldr	r1, [sp, #0]
    dbae:	0415      	lsls	r5, r2, #16
    dbb0:	0408      	lsls	r0, r1, #16
    dbb2:	0c2b      	lsrs	r3, r5, #16
    dbb4:	0c00      	lsrs	r0, r0, #16
    dbb6:	0c15      	lsrs	r5, r2, #16
    dbb8:	46b1      	mov	r9, r6
    dbba:	0c0e      	lsrs	r6, r1, #16
    dbbc:	1c01      	adds	r1, r0, #0
    dbbe:	4359      	muls	r1, r3
    dbc0:	4373      	muls	r3, r6
    dbc2:	4368      	muls	r0, r5
    dbc4:	4375      	muls	r5, r6
    dbc6:	18c3      	adds	r3, r0, r3
    dbc8:	0c0e      	lsrs	r6, r1, #16
    dbca:	199b      	adds	r3, r3, r6
    dbcc:	468c      	mov	ip, r1
    dbce:	4298      	cmp	r0, r3
    dbd0:	d902      	bls.n	dbd8 <__divdi3+0x370>
    dbd2:	2080      	movs	r0, #128	; 0x80
    dbd4:	0241      	lsls	r1, r0, #9
    dbd6:	186d      	adds	r5, r5, r1
    dbd8:	0c1e      	lsrs	r6, r3, #16
    dbda:	19ad      	adds	r5, r5, r6
    dbdc:	45a9      	cmp	r9, r5
    dbde:	d30b      	bcc.n	dbf8 <__divdi3+0x390>
    dbe0:	d001      	beq.n	dbe6 <__divdi3+0x37e>
    dbe2:	2500      	movs	r5, #0
    dbe4:	e6ae      	b.n	d944 <__divdi3+0xdc>
    dbe6:	40a7      	lsls	r7, r4
    dbe8:	1c3c      	adds	r4, r7, #0
    dbea:	4667      	mov	r7, ip
    dbec:	0439      	lsls	r1, r7, #16
    dbee:	041d      	lsls	r5, r3, #16
    dbf0:	0c0f      	lsrs	r7, r1, #16
    dbf2:	19eb      	adds	r3, r5, r7
    dbf4:	429c      	cmp	r4, r3
    dbf6:	d2f4      	bcs.n	dbe2 <__divdi3+0x37a>
    dbf8:	3a01      	subs	r2, #1
    dbfa:	2500      	movs	r5, #0
    dbfc:	e6a2      	b.n	d944 <__divdi3+0xdc>
    dbfe:	4589      	cmp	r9, r1
    dc00:	d9ce      	bls.n	dba0 <__divdi3+0x338>
    dc02:	449b      	add	fp, r3
    dc04:	1989      	adds	r1, r1, r6
    dc06:	e7cb      	b.n	dba0 <__divdi3+0x338>
    dc08:	4491      	add	r9, r2
    dc0a:	1989      	adds	r1, r1, r6
    dc0c:	e6f1      	b.n	d9f2 <__divdi3+0x18a>
    dc0e:	46c0      	nop			; (mov r8, r8)

0000dc10 <__udivdi3>:
    dc10:	b5f0      	push	{r4, r5, r6, r7, lr}
    dc12:	465f      	mov	r7, fp
    dc14:	4656      	mov	r6, sl
    dc16:	464d      	mov	r5, r9
    dc18:	4644      	mov	r4, r8
    dc1a:	b4f0      	push	{r4, r5, r6, r7}
    dc1c:	b083      	sub	sp, #12
    dc1e:	4680      	mov	r8, r0
    dc20:	1c0d      	adds	r5, r1, #0
    dc22:	1c17      	adds	r7, r2, #0
    dc24:	1c1e      	adds	r6, r3, #0
    dc26:	1c14      	adds	r4, r2, #0
    dc28:	4681      	mov	r9, r0
    dc2a:	468a      	mov	sl, r1
    dc2c:	2b00      	cmp	r3, #0
    dc2e:	d15b      	bne.n	dce8 <__udivdi3+0xd8>
    dc30:	4552      	cmp	r2, sl
    dc32:	d96e      	bls.n	dd12 <__udivdi3+0x102>
    dc34:	1c10      	adds	r0, r2, #0
    dc36:	f000 f9e1 	bl	dffc <____clzsi2_from_thumb>
    dc3a:	2800      	cmp	r0, #0
    dc3c:	d00c      	beq.n	dc58 <__udivdi3+0x48>
    dc3e:	2620      	movs	r6, #32
    dc40:	1c2b      	adds	r3, r5, #0
    dc42:	4641      	mov	r1, r8
    dc44:	1a35      	subs	r5, r6, r0
    dc46:	40e9      	lsrs	r1, r5
    dc48:	4083      	lsls	r3, r0
    dc4a:	1c0a      	adds	r2, r1, #0
    dc4c:	431a      	orrs	r2, r3
    dc4e:	4692      	mov	sl, r2
    dc50:	4642      	mov	r2, r8
    dc52:	4082      	lsls	r2, r0
    dc54:	4084      	lsls	r4, r0
    dc56:	4691      	mov	r9, r2
    dc58:	0c25      	lsrs	r5, r4, #16
    dc5a:	0427      	lsls	r7, r4, #16
    dc5c:	0c3b      	lsrs	r3, r7, #16
    dc5e:	1c29      	adds	r1, r5, #0
    dc60:	4650      	mov	r0, sl
    dc62:	469b      	mov	fp, r3
    dc64:	f000 f9f6 	bl	e054 <____aeabi_uidiv_from_thumb>
    dc68:	1c29      	adds	r1, r5, #0
    dc6a:	1c07      	adds	r7, r0, #0
    dc6c:	465e      	mov	r6, fp
    dc6e:	4346      	muls	r6, r0
    dc70:	4650      	mov	r0, sl
    dc72:	f000 f9a5 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    dc76:	464a      	mov	r2, r9
    dc78:	0409      	lsls	r1, r1, #16
    dc7a:	0c10      	lsrs	r0, r2, #16
    dc7c:	4301      	orrs	r1, r0
    dc7e:	428e      	cmp	r6, r1
    dc80:	d907      	bls.n	dc92 <__udivdi3+0x82>
    dc82:	1909      	adds	r1, r1, r4
    dc84:	3f01      	subs	r7, #1
    dc86:	428c      	cmp	r4, r1
    dc88:	d803      	bhi.n	dc92 <__udivdi3+0x82>
    dc8a:	428e      	cmp	r6, r1
    dc8c:	d901      	bls.n	dc92 <__udivdi3+0x82>
    dc8e:	3f01      	subs	r7, #1
    dc90:	1909      	adds	r1, r1, r4
    dc92:	1b89      	subs	r1, r1, r6
    dc94:	4688      	mov	r8, r1
    dc96:	1c08      	adds	r0, r1, #0
    dc98:	1c29      	adds	r1, r5, #0
    dc9a:	f000 f9db 	bl	e054 <____aeabi_uidiv_from_thumb>
    dc9e:	465b      	mov	r3, fp
    dca0:	4343      	muls	r3, r0
    dca2:	1c29      	adds	r1, r5, #0
    dca4:	1c06      	adds	r6, r0, #0
    dca6:	4640      	mov	r0, r8
    dca8:	469b      	mov	fp, r3
    dcaa:	f000 f989 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    dcae:	464d      	mov	r5, r9
    dcb0:	0428      	lsls	r0, r5, #16
    dcb2:	0409      	lsls	r1, r1, #16
    dcb4:	0c05      	lsrs	r5, r0, #16
    dcb6:	4329      	orrs	r1, r5
    dcb8:	458b      	cmp	fp, r1
    dcba:	d907      	bls.n	dccc <__udivdi3+0xbc>
    dcbc:	1909      	adds	r1, r1, r4
    dcbe:	3e01      	subs	r6, #1
    dcc0:	428c      	cmp	r4, r1
    dcc2:	d803      	bhi.n	dccc <__udivdi3+0xbc>
    dcc4:	4559      	cmp	r1, fp
    dcc6:	4192      	sbcs	r2, r2
    dcc8:	4254      	negs	r4, r2
    dcca:	1b36      	subs	r6, r6, r4
    dccc:	043f      	lsls	r7, r7, #16
    dcce:	433e      	orrs	r6, r7
    dcd0:	2300      	movs	r3, #0
    dcd2:	b003      	add	sp, #12
    dcd4:	1c30      	adds	r0, r6, #0
    dcd6:	1c19      	adds	r1, r3, #0
    dcd8:	bc3c      	pop	{r2, r3, r4, r5}
    dcda:	4690      	mov	r8, r2
    dcdc:	4699      	mov	r9, r3
    dcde:	46a2      	mov	sl, r4
    dce0:	46ab      	mov	fp, r5
    dce2:	bcf0      	pop	{r4, r5, r6, r7}
    dce4:	bc04      	pop	{r2}
    dce6:	4710      	bx	r2
    dce8:	42ab      	cmp	r3, r5
    dcea:	d860      	bhi.n	ddae <__udivdi3+0x19e>
    dcec:	1c18      	adds	r0, r3, #0
    dcee:	f000 f985 	bl	dffc <____clzsi2_from_thumb>
    dcf2:	1e04      	subs	r4, r0, #0
    dcf4:	d15e      	bne.n	ddb4 <__udivdi3+0x1a4>
    dcf6:	4643      	mov	r3, r8
    dcf8:	42bb      	cmp	r3, r7
    dcfa:	4164      	adcs	r4, r4
    dcfc:	0627      	lsls	r7, r4, #24
    dcfe:	2f00      	cmp	r7, #0
    dd00:	d104      	bne.n	dd0c <__udivdi3+0xfc>
    dd02:	42ae      	cmp	r6, r5
    dd04:	41ad      	sbcs	r5, r5
    dd06:	426b      	negs	r3, r5
    dd08:	2b00      	cmp	r3, #0
    dd0a:	d051      	beq.n	ddb0 <__udivdi3+0x1a0>
    dd0c:	2300      	movs	r3, #0
    dd0e:	2601      	movs	r6, #1
    dd10:	e7df      	b.n	dcd2 <__udivdi3+0xc2>
    dd12:	2a00      	cmp	r2, #0
    dd14:	d104      	bne.n	dd20 <__udivdi3+0x110>
    dd16:	2001      	movs	r0, #1
    dd18:	1c11      	adds	r1, r2, #0
    dd1a:	f000 f99b 	bl	e054 <____aeabi_uidiv_from_thumb>
    dd1e:	1c04      	adds	r4, r0, #0
    dd20:	1c20      	adds	r0, r4, #0
    dd22:	f000 f96b 	bl	dffc <____clzsi2_from_thumb>
    dd26:	2800      	cmp	r0, #0
    dd28:	d000      	beq.n	dd2c <__udivdi3+0x11c>
    dd2a:	e0b8      	b.n	de9e <__udivdi3+0x28e>
    dd2c:	0426      	lsls	r6, r4, #16
    dd2e:	1b2d      	subs	r5, r5, r4
    dd30:	0c33      	lsrs	r3, r6, #16
    dd32:	2101      	movs	r1, #1
    dd34:	46aa      	mov	sl, r5
    dd36:	0c27      	lsrs	r7, r4, #16
    dd38:	4698      	mov	r8, r3
    dd3a:	468b      	mov	fp, r1
    dd3c:	1c39      	adds	r1, r7, #0
    dd3e:	4650      	mov	r0, sl
    dd40:	f000 f988 	bl	e054 <____aeabi_uidiv_from_thumb>
    dd44:	1c39      	adds	r1, r7, #0
    dd46:	1c06      	adds	r6, r0, #0
    dd48:	4645      	mov	r5, r8
    dd4a:	4345      	muls	r5, r0
    dd4c:	4650      	mov	r0, sl
    dd4e:	f000 f937 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    dd52:	464a      	mov	r2, r9
    dd54:	0409      	lsls	r1, r1, #16
    dd56:	0c10      	lsrs	r0, r2, #16
    dd58:	4301      	orrs	r1, r0
    dd5a:	428d      	cmp	r5, r1
    dd5c:	d906      	bls.n	dd6c <__udivdi3+0x15c>
    dd5e:	1909      	adds	r1, r1, r4
    dd60:	3e01      	subs	r6, #1
    dd62:	428c      	cmp	r4, r1
    dd64:	d802      	bhi.n	dd6c <__udivdi3+0x15c>
    dd66:	428d      	cmp	r5, r1
    dd68:	d900      	bls.n	dd6c <__udivdi3+0x15c>
    dd6a:	e0ed      	b.n	df48 <__udivdi3+0x338>
    dd6c:	1b49      	subs	r1, r1, r5
    dd6e:	468a      	mov	sl, r1
    dd70:	1c08      	adds	r0, r1, #0
    dd72:	1c39      	adds	r1, r7, #0
    dd74:	f000 f96e 	bl	e054 <____aeabi_uidiv_from_thumb>
    dd78:	4643      	mov	r3, r8
    dd7a:	4343      	muls	r3, r0
    dd7c:	1c39      	adds	r1, r7, #0
    dd7e:	1c05      	adds	r5, r0, #0
    dd80:	4650      	mov	r0, sl
    dd82:	4698      	mov	r8, r3
    dd84:	f000 f91c 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    dd88:	464a      	mov	r2, r9
    dd8a:	0413      	lsls	r3, r2, #16
    dd8c:	0409      	lsls	r1, r1, #16
    dd8e:	0c1f      	lsrs	r7, r3, #16
    dd90:	4339      	orrs	r1, r7
    dd92:	4588      	cmp	r8, r1
    dd94:	d907      	bls.n	dda6 <__udivdi3+0x196>
    dd96:	1909      	adds	r1, r1, r4
    dd98:	3d01      	subs	r5, #1
    dd9a:	428c      	cmp	r4, r1
    dd9c:	d803      	bhi.n	dda6 <__udivdi3+0x196>
    dd9e:	4541      	cmp	r1, r8
    dda0:	4180      	sbcs	r0, r0
    dda2:	4244      	negs	r4, r0
    dda4:	1b2d      	subs	r5, r5, r4
    dda6:	0436      	lsls	r6, r6, #16
    dda8:	432e      	orrs	r6, r5
    ddaa:	465b      	mov	r3, fp
    ddac:	e791      	b.n	dcd2 <__udivdi3+0xc2>
    ddae:	2300      	movs	r3, #0
    ddb0:	1c1e      	adds	r6, r3, #0
    ddb2:	e78e      	b.n	dcd2 <__udivdi3+0xc2>
    ddb4:	2220      	movs	r2, #32
    ddb6:	1b10      	subs	r0, r2, r4
    ddb8:	1c3b      	adds	r3, r7, #0
    ddba:	4642      	mov	r2, r8
    ddbc:	40c2      	lsrs	r2, r0
    ddbe:	40c3      	lsrs	r3, r0
    ddc0:	40a7      	lsls	r7, r4
    ddc2:	1c29      	adds	r1, r5, #0
    ddc4:	40a6      	lsls	r6, r4
    ddc6:	431e      	orrs	r6, r3
    ddc8:	40c1      	lsrs	r1, r0
    ddca:	9700      	str	r7, [sp, #0]
    ddcc:	40a5      	lsls	r5, r4
    ddce:	1c17      	adds	r7, r2, #0
    ddd0:	468b      	mov	fp, r1
    ddd2:	432f      	orrs	r7, r5
    ddd4:	0431      	lsls	r1, r6, #16
    ddd6:	0c35      	lsrs	r5, r6, #16
    ddd8:	0c0b      	lsrs	r3, r1, #16
    ddda:	4658      	mov	r0, fp
    dddc:	1c29      	adds	r1, r5, #0
    ddde:	9701      	str	r7, [sp, #4]
    dde0:	469a      	mov	sl, r3
    dde2:	f000 f937 	bl	e054 <____aeabi_uidiv_from_thumb>
    dde6:	4653      	mov	r3, sl
    dde8:	4343      	muls	r3, r0
    ddea:	1c07      	adds	r7, r0, #0
    ddec:	1c29      	adds	r1, r5, #0
    ddee:	4658      	mov	r0, fp
    ddf0:	4699      	mov	r9, r3
    ddf2:	f000 f8e5 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    ddf6:	9801      	ldr	r0, [sp, #4]
    ddf8:	0409      	lsls	r1, r1, #16
    ddfa:	0c02      	lsrs	r2, r0, #16
    ddfc:	4311      	orrs	r1, r2
    ddfe:	4589      	cmp	r9, r1
    de00:	d907      	bls.n	de12 <__udivdi3+0x202>
    de02:	1989      	adds	r1, r1, r6
    de04:	3f01      	subs	r7, #1
    de06:	428e      	cmp	r6, r1
    de08:	d803      	bhi.n	de12 <__udivdi3+0x202>
    de0a:	4589      	cmp	r9, r1
    de0c:	d901      	bls.n	de12 <__udivdi3+0x202>
    de0e:	3f01      	subs	r7, #1
    de10:	1989      	adds	r1, r1, r6
    de12:	464b      	mov	r3, r9
    de14:	1acb      	subs	r3, r1, r3
    de16:	1c18      	adds	r0, r3, #0
    de18:	1c29      	adds	r1, r5, #0
    de1a:	469b      	mov	fp, r3
    de1c:	f000 f91a 	bl	e054 <____aeabi_uidiv_from_thumb>
    de20:	4651      	mov	r1, sl
    de22:	4341      	muls	r1, r0
    de24:	4681      	mov	r9, r0
    de26:	468a      	mov	sl, r1
    de28:	4658      	mov	r0, fp
    de2a:	1c29      	adds	r1, r5, #0
    de2c:	f000 f8c8 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    de30:	9b01      	ldr	r3, [sp, #4]
    de32:	0418      	lsls	r0, r3, #16
    de34:	0409      	lsls	r1, r1, #16
    de36:	0c05      	lsrs	r5, r0, #16
    de38:	4329      	orrs	r1, r5
    de3a:	458a      	cmp	sl, r1
    de3c:	d905      	bls.n	de4a <__udivdi3+0x23a>
    de3e:	2201      	movs	r2, #1
    de40:	4253      	negs	r3, r2
    de42:	1989      	adds	r1, r1, r6
    de44:	4499      	add	r9, r3
    de46:	428e      	cmp	r6, r1
    de48:	d979      	bls.n	df3e <__udivdi3+0x32e>
    de4a:	043e      	lsls	r6, r7, #16
    de4c:	464a      	mov	r2, r9
    de4e:	9f00      	ldr	r7, [sp, #0]
    de50:	4655      	mov	r5, sl
    de52:	4316      	orrs	r6, r2
    de54:	0432      	lsls	r2, r6, #16
    de56:	1b49      	subs	r1, r1, r5
    de58:	043d      	lsls	r5, r7, #16
    de5a:	0c13      	lsrs	r3, r2, #16
    de5c:	0c30      	lsrs	r0, r6, #16
    de5e:	0c2a      	lsrs	r2, r5, #16
    de60:	0c3f      	lsrs	r7, r7, #16
    de62:	1c15      	adds	r5, r2, #0
    de64:	435d      	muls	r5, r3
    de66:	437b      	muls	r3, r7
    de68:	4342      	muls	r2, r0
    de6a:	4347      	muls	r7, r0
    de6c:	18d3      	adds	r3, r2, r3
    de6e:	0c28      	lsrs	r0, r5, #16
    de70:	181b      	adds	r3, r3, r0
    de72:	429a      	cmp	r2, r3
    de74:	d902      	bls.n	de7c <__udivdi3+0x26c>
    de76:	2280      	movs	r2, #128	; 0x80
    de78:	0250      	lsls	r0, r2, #9
    de7a:	183f      	adds	r7, r7, r0
    de7c:	0c18      	lsrs	r0, r3, #16
    de7e:	183f      	adds	r7, r7, r0
    de80:	42b9      	cmp	r1, r7
    de82:	d309      	bcc.n	de98 <__udivdi3+0x288>
    de84:	d109      	bne.n	de9a <__udivdi3+0x28a>
    de86:	4641      	mov	r1, r8
    de88:	40a1      	lsls	r1, r4
    de8a:	042d      	lsls	r5, r5, #16
    de8c:	1c0c      	adds	r4, r1, #0
    de8e:	0c2f      	lsrs	r7, r5, #16
    de90:	0419      	lsls	r1, r3, #16
    de92:	19cb      	adds	r3, r1, r7
    de94:	429c      	cmp	r4, r3
    de96:	d200      	bcs.n	de9a <__udivdi3+0x28a>
    de98:	3e01      	subs	r6, #1
    de9a:	2300      	movs	r3, #0
    de9c:	e719      	b.n	dcd2 <__udivdi3+0xc2>
    de9e:	2320      	movs	r3, #32
    dea0:	1a1e      	subs	r6, r3, r0
    dea2:	4641      	mov	r1, r8
    dea4:	40f1      	lsrs	r1, r6
    dea6:	1c2a      	adds	r2, r5, #0
    dea8:	1c0f      	adds	r7, r1, #0
    deaa:	4085      	lsls	r5, r0
    deac:	4084      	lsls	r4, r0
    deae:	40f2      	lsrs	r2, r6
    deb0:	432f      	orrs	r7, r5
    deb2:	4692      	mov	sl, r2
    deb4:	9700      	str	r7, [sp, #0]
    deb6:	4642      	mov	r2, r8
    deb8:	0c27      	lsrs	r7, r4, #16
    deba:	0421      	lsls	r1, r4, #16
    debc:	4082      	lsls	r2, r0
    debe:	0c0b      	lsrs	r3, r1, #16
    dec0:	4650      	mov	r0, sl
    dec2:	1c39      	adds	r1, r7, #0
    dec4:	4691      	mov	r9, r2
    dec6:	4698      	mov	r8, r3
    dec8:	f000 f8c4 	bl	e054 <____aeabi_uidiv_from_thumb>
    decc:	1c39      	adds	r1, r7, #0
    dece:	1c06      	adds	r6, r0, #0
    ded0:	4645      	mov	r5, r8
    ded2:	4345      	muls	r5, r0
    ded4:	4650      	mov	r0, sl
    ded6:	f000 f873 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    deda:	9a00      	ldr	r2, [sp, #0]
    dedc:	0409      	lsls	r1, r1, #16
    dede:	0c10      	lsrs	r0, r2, #16
    dee0:	4301      	orrs	r1, r0
    dee2:	428d      	cmp	r5, r1
    dee4:	d907      	bls.n	def6 <__udivdi3+0x2e6>
    dee6:	1909      	adds	r1, r1, r4
    dee8:	3e01      	subs	r6, #1
    deea:	428c      	cmp	r4, r1
    deec:	d803      	bhi.n	def6 <__udivdi3+0x2e6>
    deee:	428d      	cmp	r5, r1
    def0:	d901      	bls.n	def6 <__udivdi3+0x2e6>
    def2:	3e01      	subs	r6, #1
    def4:	1909      	adds	r1, r1, r4
    def6:	1b49      	subs	r1, r1, r5
    def8:	468a      	mov	sl, r1
    defa:	1c08      	adds	r0, r1, #0
    defc:	1c39      	adds	r1, r7, #0
    defe:	f000 f8a9 	bl	e054 <____aeabi_uidiv_from_thumb>
    df02:	4643      	mov	r3, r8
    df04:	4343      	muls	r3, r0
    df06:	1c05      	adds	r5, r0, #0
    df08:	1c39      	adds	r1, r7, #0
    df0a:	4650      	mov	r0, sl
    df0c:	469b      	mov	fp, r3
    df0e:	f000 f857 	bl	dfc0 <____aeabi_uidivmod_from_thumb>
    df12:	9b00      	ldr	r3, [sp, #0]
    df14:	041a      	lsls	r2, r3, #16
    df16:	0409      	lsls	r1, r1, #16
    df18:	0c10      	lsrs	r0, r2, #16
    df1a:	4301      	orrs	r1, r0
    df1c:	458b      	cmp	fp, r1
    df1e:	d907      	bls.n	df30 <__udivdi3+0x320>
    df20:	1909      	adds	r1, r1, r4
    df22:	3d01      	subs	r5, #1
    df24:	428c      	cmp	r4, r1
    df26:	d803      	bhi.n	df30 <__udivdi3+0x320>
    df28:	458b      	cmp	fp, r1
    df2a:	d901      	bls.n	df30 <__udivdi3+0x320>
    df2c:	3d01      	subs	r5, #1
    df2e:	1909      	adds	r1, r1, r4
    df30:	465b      	mov	r3, fp
    df32:	0436      	lsls	r6, r6, #16
    df34:	1acb      	subs	r3, r1, r3
    df36:	4335      	orrs	r5, r6
    df38:	469a      	mov	sl, r3
    df3a:	46ab      	mov	fp, r5
    df3c:	e6fe      	b.n	dd3c <__udivdi3+0x12c>
    df3e:	458a      	cmp	sl, r1
    df40:	d983      	bls.n	de4a <__udivdi3+0x23a>
    df42:	4499      	add	r9, r3
    df44:	1989      	adds	r1, r1, r6
    df46:	e780      	b.n	de4a <__udivdi3+0x23a>
    df48:	3e01      	subs	r6, #1
    df4a:	1909      	adds	r1, r1, r4
    df4c:	e70e      	b.n	dd6c <__udivdi3+0x15c>
    df4e:	46c0      	nop			; (mov r8, r8)

0000df50 <__clzsi2>:
    df50:	e3a0101c 	mov	r1, #28
    df54:	e3500801 	cmp	r0, #65536	; 0x10000
    df58:	21a00820 	lsrcs	r0, r0, #16
    df5c:	22411010 	subcs	r1, r1, #16
    df60:	e3500c01 	cmp	r0, #256	; 0x100
    df64:	21a00420 	lsrcs	r0, r0, #8
    df68:	22411008 	subcs	r1, r1, #8
    df6c:	e3500010 	cmp	r0, #16
    df70:	21a00220 	lsrcs	r0, r0, #4
    df74:	22411004 	subcs	r1, r1, #4
    df78:	e28f2008 	add	r2, pc, #8
    df7c:	e7d20000 	ldrb	r0, [r2, r0]
    df80:	e0800001 	add	r0, r0, r1
    df84:	e12fff1e 	bx	lr
    df88:	02020304 	.word	0x02020304
    df8c:	01010101 	.word	0x01010101
	...

0000df98 <____aeabi_i2d_from_thumb>:
    df98:	4778      	bx	pc
    df9a:	46c0      	nop			; (mov r8, r8)
    df9c:	eafffc2d 	b	d058 <__aeabi_i2d>

0000dfa0 <__puts_from_arm>:
    dfa0:	e59fc000 	ldr	ip, [pc]	; dfa8 <__puts_from_arm+0x8>
    dfa4:	e12fff1c 	bx	ip
    dfa8:	00005819 	.word	0x00005819

0000dfac <__putchar_from_arm>:
    dfac:	e59fc000 	ldr	ip, [pc]	; dfb4 <__putchar_from_arm+0x8>
    dfb0:	e12fff1c 	bx	ip
    dfb4:	00005795 	.word	0x00005795

0000dfb8 <____aeabi_dmul_from_thumb>:
    dfb8:	4778      	bx	pc
    dfba:	46c0      	nop			; (mov r8, r8)
    dfbc:	eafffc5c 	b	d134 <__aeabi_dmul>

0000dfc0 <____aeabi_uidivmod_from_thumb>:
    dfc0:	4778      	bx	pc
    dfc2:	46c0      	nop			; (mov r8, r8)
    dfc4:	eaffda1c 	b	483c <__aeabi_uidivmod>

0000dfc8 <__vPortEnterCritical_from_thumb>:
    dfc8:	4778      	bx	pc
    dfca:	46c0      	nop			; (mov r8, r8)
    dfcc:	eaffc89a 	b	23c <vPortEnterCritical>

0000dfd0 <__vTaskStartScheduler_from_arm>:
    dfd0:	e59fc000 	ldr	ip, [pc]	; dfd8 <__vTaskStartScheduler_from_arm+0x8>
    dfd4:	e12fff1c 	bx	ip
    dfd8:	00003c85 	.word	0x00003c85

0000dfdc <____aeabi_ddiv_from_thumb>:
    dfdc:	4778      	bx	pc
    dfde:	46c0      	nop			; (mov r8, r8)
    dfe0:	eafffcf7 	b	d3c4 <__aeabi_ddiv>

0000dfe4 <__xTaskGenericCreate_from_arm>:
    dfe4:	e59fc000 	ldr	ip, [pc]	; dfec <__xTaskGenericCreate_from_arm+0x8>
    dfe8:	e12fff1c 	bx	ip
    dfec:	00003849 	.word	0x00003849

0000dff0 <__xQueueCreateMutex_from_arm>:
    dff0:	e59fc000 	ldr	ip, [pc]	; dff8 <__xQueueCreateMutex_from_arm+0x8>
    dff4:	e12fff1c 	bx	ip
    dff8:	00003505 	.word	0x00003505

0000dffc <____clzsi2_from_thumb>:
    dffc:	4778      	bx	pc
    dffe:	46c0      	nop			; (mov r8, r8)
    e000:	eaffffd2 	b	df50 <__clzsi2>

0000e004 <____aeabi_idiv0_from_arm>:
    e004:	e59fc000 	ldr	ip, [pc]	; e00c <____aeabi_idiv0_from_arm+0x8>
    e008:	e12fff1c 	bx	ip
    e00c:	000049ad 	.word	0x000049ad

0000e010 <____aeabi_ldiv0_from_arm>:
    e010:	e59fc000 	ldr	ip, [pc]	; e018 <____aeabi_ldiv0_from_arm+0x8>
    e014:	e12fff1c 	bx	ip
    e018:	000049ad 	.word	0x000049ad

0000e01c <____aeabi_idiv_from_thumb>:
    e01c:	4778      	bx	pc
    e01e:	46c0      	nop			; (mov r8, r8)
    e020:	eaffda0d 	b	485c <__aeabi_idiv>

0000e024 <__i2enable_from_thumb>:
    e024:	4778      	bx	pc
    e026:	46c0      	nop			; (mov r8, r8)
    e028:	eaffc89f 	b	2ac <i2enable>

0000e02c <____aeabi_idivmod_from_thumb>:
    e02c:	4778      	bx	pc
    e02e:	46c0      	nop			; (mov r8, r8)
    e030:	eaffda55 	b	498c <__aeabi_idivmod>

0000e034 <____aeabi_dsub_from_thumb>:
    e034:	4778      	bx	pc
    e036:	46c0      	nop			; (mov r8, r8)
    e038:	eafffb38 	b	cd20 <__aeabi_dsub>

0000e03c <__TargetResetInit_from_arm>:
    e03c:	e59fc000 	ldr	ip, [pc]	; e044 <__TargetResetInit_from_arm+0x8>
    e040:	e12fff1c 	bx	ip
    e044:	00001e19 	.word	0x00001e19

0000e048 <__vTaskSwitchContext_from_arm>:
    e048:	e59fc000 	ldr	ip, [pc]	; e050 <__vTaskSwitchContext_from_arm+0x8>
    e04c:	e12fff1c 	bx	ip
    e050:	000041c5 	.word	0x000041c5

0000e054 <____aeabi_uidiv_from_thumb>:
    e054:	4778      	bx	pc
    e056:	46c0      	nop			; (mov r8, r8)
    e058:	eaffd9b8 	b	4740 <__aeabi_uidiv>

0000e05c <__vTaskDelay_from_arm>:
    e05c:	e59fc000 	ldr	ip, [pc]	; e064 <__vTaskDelay_from_arm+0x8>
    e060:	e12fff1c 	bx	ip
    e064:	000040dd 	.word	0x000040dd

0000e068 <____aeabi_dadd_from_thumb>:
    e068:	4778      	bx	pc
    e06a:	46c0      	nop			; (mov r8, r8)
    e06c:	eafffb2c 	b	cd24 <__adddf3>

0000e070 <__vPortISRStartFirstTask_from_thumb>:
    e070:	4778      	bx	pc
    e072:	46c0      	nop			; (mov r8, r8)
    e074:	eaffc7f2 	b	44 <vPortISRStartFirstTask>

0000e078 <__GPIOInit_from_arm>:
    e078:	e59fc000 	ldr	ip, [pc]	; e080 <__GPIOInit_from_arm+0x8>
    e07c:	e12fff1c 	bx	ip
    e080:	000018c5 	.word	0x000018c5

0000e084 <__GPIOResetInit_from_arm>:
    e084:	e59fc000 	ldr	ip, [pc]	; e08c <__GPIOResetInit_from_arm+0x8>
    e088:	e12fff1c 	bx	ip
    e08c:	00001cd1 	.word	0x00001cd1

0000e090 <____aeabi_uldivmod_from_thumb>:
    e090:	4778      	bx	pc
    e092:	46c0      	nop			; (mov r8, r8)
    e094:	eafffdb5 	b	d770 <__aeabi_uldivmod>

0000e098 <__vApplicationTickHook_from_thumb>:
    e098:	4778      	bx	pc
    e09a:	46c0      	nop			; (mov r8, r8)
    e09c:	eaffcc2c 	b	1154 <vApplicationTickHook>

0000e0a0 <__printf_from_arm>:
    e0a0:	e59fc000 	ldr	ip, [pc]	; e0a8 <__printf_from_arm+0x8>
    e0a4:	e12fff1c 	bx	ip
    e0a8:	00005761 	.word	0x00005761

0000e0ac <__vPortDisableInterruptsFromThumb_from_thumb>:
    e0ac:	4778      	bx	pc
    e0ae:	46c0      	nop			; (mov r8, r8)
    e0b0:	eaffc855 	b	20c <vPortDisableInterruptsFromThumb>

0000e0b4 <__fflush_from_arm>:
    e0b4:	e59fc000 	ldr	ip, [pc]	; e0bc <__fflush_from_arm+0x8>
    e0b8:	e12fff1c 	bx	ip
    e0bc:	00004b0d 	.word	0x00004b0d

0000e0c0 <____aeabi_dcmpge_from_thumb>:
    e0c0:	4778      	bx	pc
    e0c2:	46c0      	nop			; (mov r8, r8)
    e0c4:	eafffd86 	b	d6e4 <__aeabi_dcmpge>

0000e0c8 <____aeabi_dcmpgt_from_thumb>:
    e0c8:	4778      	bx	pc
    e0ca:	46c0      	nop			; (mov r8, r8)
    e0cc:	eafffd8a 	b	d6fc <__aeabi_dcmpgt>

0000e0d0 <__xQueueGenericReceive_from_arm>:
    e0d0:	e59fc000 	ldr	ip, [pc]	; e0d8 <__xQueueGenericReceive_from_arm+0x8>
    e0d4:	e12fff1c 	bx	ip
    e0d8:	00003595 	.word	0x00003595

0000e0dc <__vTaskIncrementTick_from_arm>:
    e0dc:	e59fc000 	ldr	ip, [pc]	; e0e4 <__vTaskIncrementTick_from_arm+0x8>
    e0e0:	e12fff1c 	bx	ip
    e0e4:	00003d99 	.word	0x00003d99

0000e0e8 <____aeabi_d2iz_from_thumb>:
    e0e8:	4778      	bx	pc
    e0ea:	46c0      	nop			; (mov r8, r8)
    e0ec:	eafffd88 	b	d714 <__aeabi_d2iz>

0000e0f0 <____aeabi_dcmplt_from_thumb>:
    e0f0:	4778      	bx	pc
    e0f2:	46c0      	nop			; (mov r8, r8)
    e0f4:	eafffd6e 	b	d6b4 <__aeabi_dcmplt>

0000e0f8 <____aeabi_dcmpeq_from_thumb>:
    e0f8:	4778      	bx	pc
    e0fa:	46c0      	nop			; (mov r8, r8)
    e0fc:	eafffd66 	b	d69c <__aeabi_dcmpeq>

0000e100 <____aeabi_ui2d_from_thumb>:
    e100:	4778      	bx	pc
    e102:	46c0      	nop			; (mov r8, r8)
    e104:	eafffbca 	b	d034 <__aeabi_ui2d>

0000e108 <__xQueueGenericSend_from_arm>:
    e108:	e59fc000 	ldr	ip, [pc]	; e110 <__xQueueGenericSend_from_arm+0x8>
    e10c:	e12fff1c 	bx	ip
    e110:	000033f5 	.word	0x000033f5

0000e114 <____gnu_uldivmod_helper_from_arm>:
    e114:	e59fc000 	ldr	ip, [pc]	; e11c <____gnu_uldivmod_helper_from_arm+0x8>
    e118:	e12fff1c 	bx	ip
    e11c:	0000d7e5 	.word	0x0000d7e5

0000e120 <__vPortExitCritical_from_thumb>:
    e120:	4778      	bx	pc
    e122:	46c0      	nop			; (mov r8, r8)
    e124:	eaffc84f 	b	268 <vPortExitCritical>
	...

0000e170 <_global_impure_ptr>:
    e170:	40000008 000060b4 00005b0e 00005b0e     ...@.`...[...[..
    e180:	000060c4 00005b0e 00005b0e 00005b0e     .`...[...[...[..
    e190:	00005b0e 00005b0e 00005b0e 0000605e     .[...[...[..^`..
    e1a0:	00006074 00005b0e 00005d78 00006002     t`...[..x]...`..
    e1b0:	00005b0e 0000607e 0000608a 0000608a     .[..~`...`...`..
    e1c0:	0000608a 0000608a 0000608a 0000608a     .`...`...`...`..
    e1d0:	0000608a 0000608a 0000608a 00005b0e     .`...`...`...[..
    e1e0:	00005b0e 00005b0e 00005b0e 00005b0e     .[...[...[...[..
    e1f0:	00005b0e 00005b0e 00005b0e 00005b0e     .[...[...[...[..
    e200:	00005b0e 00005dd4 00005eac 00005b0e     .[...]...^...[..
    e210:	00005eac 00005b0e 00005b0e 00005b0e     .^...[...[...[..
    e220:	00005b0e 00005f20 00005b0e 00005b0e     .[.. _...[...[..
    e230:	00005f2c 00005b0e 00005b0e 00005b0e     ,_...[...[...[..
    e240:	00005b0e 00005b0e 00005f6c 00005b0e     .[...[..l_...[..
    e250:	00005b0e 00005fa6 00005b0e 00005b0e     .[..._...[...[..
    e260:	00005b0e 00005b0e 00005b0e 00005b0e     .[...[...[...[..
    e270:	00005b0e 00005b0e 00005b0e 00005b0e     .[...[...[...[..
    e280:	000060d0 000061ee 00005eac 00005eac     .`...a...^...^..
    e290:	00005eac 00006052 000061ee 00005b0e     .^..R`...a...[..
    e2a0:	00005b0e 000061bc 00005b0e 000061d0     .[...a...[...a..
    e2b0:	000061fe 000060f8 0000612c 00005b0e     .a...`..,a...[..
    e2c0:	00006136 00005b0e 000061f6 00005b0e     6a...[...a...[..
    e2d0:	00005b0e 0000618e                       .[...a..

0000e2d8 <blanks.3930>:
    e2d8:	20202020 20202020 20202020 20202020                     

0000e2e8 <zeroes.3931>:
    e2e8:	30303030 30303030 30303030 30303030     0000000000000000
    e2f8:	0000771a 000070a6 000070a6 0000772e     .w...p...p...w..
    e308:	000070a6 000070a6 000070a6 000070a6     .p...p...p...p..
    e318:	000070a6 000070a6 000076b8 000076d0     .p...p...v...v..
    e328:	000070a6 00007350 00007672 000070a6     .p..Ps..rv...p..
    e338:	000076dc 000076ea 000076ea 000076ea     .v...v...v...v..
    e348:	000076ea 000076ea 000076ea 000076ea     .v...v...v...v..
    e358:	000076ea 000076ea 000070a6 000070a6     .v...v...p...p..
    e368:	000070a6 000070a6 000070a6 000070a6     .p...p...p...p..
    e378:	000070a6 000070a6 000070a6 000070a6     .p...p...p...p..
    e388:	00007420 000074ea 000070a6 000074ea      t...t...p...t..
    e398:	000070a6 000070a6 000070a6 000070a6     .p...p...p...p..
    e3a8:	0000755a 000070a6 000070a6 000075e0     Zu...p...p...u..
    e3b8:	000070a6 000070a6 000070a6 000070a6     .p...p...p...p..
    e3c8:	000070a6 0000763c 000070a6 000070a6     .p..<v...p...p..
    e3d8:	00007568 000070a6 000070a6 000070a6     hu...p...p...p..
    e3e8:	000070a6 000070a6 000070a6 000070a6     .p...p...p...p..
    e3f8:	000070a6 000070a6 000070a6 000075c6     .p...p...p...u..
    e408:	0000783e 000074ea 000074ea 000074ea     >x...t...t...t..
    e418:	00007830 0000783e 000070a6 000070a6     0x..>x...p...p..
    e428:	000077fa 000070a6 00007810 00007842     .w...p...x..Bx..
    e438:	0000773c 0000776e 000070a6 0000777a     <w..nw...p..zw..
    e448:	000070a6 00007846 000070a6 000070a6     .p..Fx...p...p..
    e458:	000077ce                                .w..

0000e45c <blanks.3945>:
    e45c:	20202020 20202020 20202020 20202020                     

0000e46c <zeroes.3946>:
    e46c:	30303030 30303030 30303030 30303030     0000000000000000
    e47c:	00000000                                ....

0000e480 <p05.2452>:
    e480:	00000005 00000019 0000007d 00000000     ........}.......

0000e490 <__mprec_tens>:
    e490:	00000000 3ff00000 00000000 40240000     .......?......$@
    e4a0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    e4b0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    e4c0:	00000000 412e8480 00000000 416312d0     .......A......cA
    e4d0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    e4e0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    e4f0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    e500:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    e510:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    e520:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    e530:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    e540:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    e550:	79d99db4 44ea7843                       ...yCx.D

0000e558 <__mprec_bigtens>:
    e558:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    e568:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    e578:	7f73bf3c 75154fdd                       <.s..O.u

0000e580 <__mprec_tinytens>:
    e580:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    e590:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    e5a0:	64ac6f43 0ac80628 0000b55a 0000b19a     Co.d(...Z.......
    e5b0:	0000b19a 0000b54e 0000b19a 0000b19a     ....N...........
    e5c0:	0000b19a 0000b19a 0000b19a 0000b19a     ................
    e5d0:	0000b3b6 0000b542 0000b19a 0000b3ce     ....B...........
    e5e0:	0000b5a2 0000b19a 0000b596 0000b56e     ............n...
    e5f0:	0000b56e 0000b56e 0000b56e 0000b56e     n...n...n...n...
    e600:	0000b56e 0000b56e 0000b56e 0000b56e     n...n...n...n...
    e610:	0000b19a 0000b19a 0000b19a 0000b19a     ................
    e620:	0000b19a 0000b19a 0000b19a 0000b19a     ................
    e630:	0000b19a 0000b19a 0000b37a 0000b19a     ........z.......
    e640:	0000b19a 0000b19a 0000b19a 0000b19a     ................
    e650:	0000b19a 0000b19a 0000b19a 0000b19a     ................
    e660:	0000b19a 0000b346 0000b19a 0000b19a     ....F...........
    e670:	0000b19a 0000b19a 0000b19a 0000b26a     ............j...
    e680:	0000b19a 0000b19a 0000b4d4 0000b19a     ................
    e690:	0000b19a 0000b19a 0000b19a 0000b19a     ................
    e6a0:	0000b19a 0000b19a 0000b19a 0000b19a     ................
    e6b0:	0000b19a 0000b522 0000b382 0000b19a     ...."...........
    e6c0:	0000b19a 0000b19a 0000b516 0000b382     ................
    e6d0:	0000b19a 0000b19a 0000b504 0000b19a     ................
    e6e0:	0000b3da 0000b34e 0000b404 0000b3f8     ....N...........
    e6f0:	0000b19a 0000b482 0000b19a 0000b272     ............r...
    e700:	0000b19a 0000b19a 0000b432              ........2...

0000e70c <blanks.3874>:
    e70c:	20202020 20202020 20202020 20202020                     

0000e71c <zeroes.3875>:
    e71c:	30303030 30303030 30303030 30303030     0000000000000000
    e72c:	0000c178 0000bd90 0000bd90 0000c16c     x...........l...
    e73c:	0000bd90 0000bd90 0000bd90 0000bd90     ................
    e74c:	0000bd90 0000bd90 0000bfc0 0000c160     ............`...
    e75c:	0000bd90 0000bfd8 0000c1c0 0000bd90     ................
    e76c:	0000c1b4 0000c18c 0000c18c 0000c18c     ................
    e77c:	0000c18c 0000c18c 0000c18c 0000c18c     ................
    e78c:	0000c18c 0000c18c 0000bd90 0000bd90     ................
    e79c:	0000bd90 0000bd90 0000bd90 0000bd90     ................
    e7ac:	0000bd90 0000bd90 0000bd90 0000bd90     ................
    e7bc:	0000bf4e 0000bd90 0000bd90 0000bd90     N...............
    e7cc:	0000bd90 0000bd90 0000bd90 0000bd90     ................
    e7dc:	0000bd90 0000bd90 0000bd90 0000bf8c     ................
    e7ec:	0000bd90 0000bd90 0000bd90 0000bd90     ................
    e7fc:	0000bd90 0000be6e 0000bd90 0000bd90     ....n...........
    e80c:	0000c130 0000bd90 0000bd90 0000bd90     0...............
    e81c:	0000bd90 0000bd90 0000bd90 0000bd90     ................
    e82c:	0000bd90 0000bd90 0000bd90 0000bff8     ................
    e83c:	0000bf56 0000bd90 0000bd90 0000bd90     V...............
    e84c:	0000c124 0000bf56 0000bd90 0000bd90     $...V...........
    e85c:	0000c112 0000bd90 0000c0f4 0000bf94     ................
    e86c:	0000c0c4 0000c0b8 0000bd90 0000c01c     ................
    e87c:	0000bd90 0000be76 0000bd90 0000bd90     ....v...........
    e88c:	0000c066                                f...

0000e890 <blanks.3888>:
    e890:	20202020 20202020 20202020 20202020                     

0000e8a0 <zeroes.3889>:
    e8a0:	30303030 30303030 30303030 30303030     0000000000000000
    e8b0:	74736572 65747261 65722072 74726f70     restarter report
    e8c0:	252e2e2e 00000078 73206f4e 20686375     ...%x...No such 
    e8d0:	69766564 34256563 00000a78 61206f6e     device%4x...no a
    e8e0:	6f6e6b63 67656c77 78252865 00000a29     cknowlege(%x)...
    e8f0:	64616572 2e676e69 0020202e 74696157     reading..  .Wait
    e900:	00000009 65727825 78250967 00000000     ....%xreg.%x....
    e910:	74617453 69207375 78252073 0000000a     Status is %x....
    e920:	64616552 67656220 3e5b6e69 00002020     Read begin[>  ..
    e930:	3d080808 0063253e 656e6f64 2e2e2e2e     ...=>%c.done....
    e940:	0000002e 61746166 0000006c 75626544     ....fatal...Debu
    e950:	67313333 00000000 69676552 72657473     331g....Register
    e960:	73655220 00007465 75746553 65622070      Reset..Setup be
    e970:	5b6e6967 0000203e 7461440d 72742061     gin[> ...Data tr
    e980:	6d736e61 6f697469 6e45206e 00002164     ansmition End!..
    e990:	616d6553 65766967 00000000              Semagive....

0000e99c <OV7670>:
    e99c:	00001204 000040d0 00008c02 0000703a     .....@......:p..
    e9ac:	00007211 000040d0 00008c02 0000703a     .r...@......:p..
    e9bc:	00007135 00007211 000073f0 0000a202     5q...r...s......
    e9cc:	00001500 00007a20 00007b10 00007c1e     .... z...{...|..
    e9dc:	00007d35 00007e5a 00007f69 00008076     5}..Z~..i...v...
    e9ec:	00008180 00008288 0000838f 00008496     ................
    e9fc:	000085a3 000086af 000087c4 000088d7     ................
    ea0c:	000089e8 000013e0 00000000 00001000     ................
    ea1c:	00000d40 00001418 0000a505 0000ab07     @...............
    ea2c:	00002495 00002533 000026e3 00009f78     .$..3%...&..x...
    ea3c:	0000a068 0000a103 0000a6d8 0000a7d8     h...............
    ea4c:	0000a8f0 0000a990 0000aa94 000013e5     ................
    ea5c:	00000e61 00000f4b 00001602 00001e07     a...K...........
    ea6c:	00002102 00002291 00002907 0000330b     .!..."...)...3..
    ea7c:	0000350b 0000371d 00003871 0000392a     .5...7..q8..*9..
    ea8c:	00003c78 00004d34 00004e20 00006900     x<..4M.. N...i..
    ea9c:	00006b0a 00007410 00008d4f 00008e00     .k...t..O.......
    eaac:	00008f00 00009000 00009100 00009600     ................
    eabc:	00009a00 0000b084 0000b10c 0000b20e     ................
    eacc:	0000b382 0000b80a 0000430a 000044f0     .........C...D..
    eadc:	00004534 0000483a 00005999 00005a88     4E..:H...Y...Z..
    eaec:	00005b44 00005c67 00005d49 00005e0e     D[..g\..I]...^..
    eafc:	00006c0a 00006d55 00006e11 00006f9f     .l..Um...n...o..
    eb0c:	00006a40 00000140 00000260 000013e7     @j..@...`.......
    eb1c:	00004f80 00005080 00005100 00005222     .O...P...Q.."R..
    eb2c:	0000535e 00005480 0000589e 00004108     ^S...T...X...A..
    eb3c:	00003f00 00007505 000076e1 00004c00     .?...u...v...L..
    eb4c:	00007701 00003dc3 00004b09 0000c960     .w...=...K..`...
    eb5c:	00004138 00005640 00003411 00003b12     8A..@V...4...;..
    eb6c:	0000a488 00009600 00009730 00009820     ........0... ...
    eb7c:	00009930 00009a84 00009b29 00009c03     0.......).......
    eb8c:	00009d4c 00009e3f 00007804 00007901     L...?....x...y..
    eb9c:	0000c8f0 6b636974 00000000 6b636154     ....tick....Tack
    ebac:	00000000 6c6c6548 00002c6f 726f7720     ....Hello,.. wor
    ebbc:	0021646c 72737369 00000000 0000444c     ld!.issr....LD..
    ebcc:	72617473 53492074 63204953 656e6e6f     start ISSI conne
    ebdc:	6f697463 0000006e 3d767270 00007825     ction...prv=%x..
    ebec:	253d7243 00000064 0964252d 000a6425     Cr=%d...-%d.%d..
    ebfc:	6967696d 00000000 6f757974 00000075     migi....tyuou...
    ec0c:	78252020 2e2e2e2e 09783425 00000000       %x....%4x.....
    ec1c:	00096425 58383025 00000000 32302520     %d..%08X.... %02
    ec2c:	00000058 6e6f4351 00314273 6f725051     X...QConsB1.QPro
    ec3c:	00324264 6f725051 00334264 6e6f4351     dB2.QProdB3.QCon
    ec4c:	00344273 6f725051 00354264 6e6f4351     sB4.QProdB5.QCon
    ec5c:	00364273 73655442 00003174 73655442     sB6.BTest1..BTes
    ec6c:	00003274 4d746e49 00687461 516e6547     t2..IntMath.GenQ
    ec7c:	00000000 6f4c754d 00000077 654d754d     ....MuLow...MuMe
    ec8c:	00000064 6948754d 00006867 6b656550     d...MuHigh..Peek
    ec9c:	0000004c 6b656550 0000004d 6b656550     L...PeekM...Peek
    ecac:	00003148 6b656550 00003248 5f544e43     H1..PeekH2..CNT_
    ecbc:	00434e49 5f4d494c 00434e49 54435f43     INC.LIM_INC.C_CT
    eccc:	00004c52 50535553 0058545f 50535553     RL..SUSP_TX.SUSP
    ecdc:	0058525f 09097325 25096325 75250975     _RX.%s..%c.%u.%u
    ecec:	0d752509 0000000a 454c4449 00000000     .%u.....IDLE....
    ecfc:	00000a0d 00000043 00464e49 00666e69     ....C...INF.inf.
    ed0c:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
    ed1c:	42413938 46454443 00000000 33323130     89ABCDEF....0123
    ed2c:	37363534 62613938 66656463 00000000     456789abcdef....
    ed3c:	6c756e28 0000296c 00000030 69666e49     (null)..0...Infi
    ed4c:	7974696e 00000000 004e614e 49534f50     nity....NaN.POSI
    ed5c:	00000058                                X...
