digraph "0_linux_d2b9d2a5ad5ef04ff978c9923d19730cb05efd55@API" {
"1000509" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000496" [label="(Call,msr & MSR_FP)"];
"1000463" [label="(Call,tm_recheckpoint(&current->thread, msr))"];
"1000399" [label="(Call,msr & MSR_SPE)"];
"1000330" [label="(Call,msr & MSR_VSX)"];
"1000186" [label="(Call,msr & MSR_VEC)"];
"1000176" [label="(Call,msr & MSR_LE)"];
"1000154" [label="(Call,__get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000303" [label="(Call,MSR_FP | MSR_FE0 | MSR_FE1)"];
"1000305" [label="(Call,MSR_FE0 | MSR_FE1)"];
"1000505" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000526" [label="(Call,regs->msr |= MSR_VEC)"];
"1000187" [label="(Identifier,msr)"];
"1000530" [label="(Identifier,MSR_VEC)"];
"1000503" [label="(Identifier,current)"];
"1000302" [label="(Call,~(MSR_FP | MSR_FE0 | MSR_FE1))"];
"1000495" [label="(ControlStructure,if (msr & MSR_FP))"];
"1000332" [label="(Identifier,MSR_VSX)"];
"1000185" [label="(ControlStructure,if (msr & MSR_VEC))"];
"1000398" [label="(ControlStructure,if (msr & MSR_SPE))"];
"1000186" [label="(Call,msr & MSR_VEC)"];
"1000329" [label="(ControlStructure,if (msr & MSR_VSX))"];
"1000354" [label="(Identifier,current)"];
"1000510" [label="(Identifier,MSR_FP)"];
"1000400" [label="(Identifier,msr)"];
"1000303" [label="(Call,MSR_FP | MSR_FE0 | MSR_FE1)"];
"1000330" [label="(Call,msr & MSR_VSX)"];
"1000170" [label="(Call,(regs->msr & ~MSR_LE) | (msr & MSR_LE))"];
"1000304" [label="(Identifier,MSR_FP)"];
"1000526" [label="(Call,regs->msr |= MSR_VEC)"];
"1000498" [label="(Identifier,MSR_FP)"];
"1000155" [label="(Identifier,msr)"];
"1000306" [label="(Identifier,MSR_FE0)"];
"1000305" [label="(Call,MSR_FE0 | MSR_FE1)"];
"1000176" [label="(Call,msr & MSR_LE)"];
"1000506" [label="(Call,regs->msr)"];
"1000177" [label="(Identifier,msr)"];
"1000152" [label="(Call,err |= __get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000331" [label="(Identifier,msr)"];
"1000497" [label="(Identifier,msr)"];
"1000399" [label="(Call,msr & MSR_SPE)"];
"1000509" [label="(Call,MSR_FP | current->thread.fpexc_mode)"];
"1000424" [label="(Identifier,current)"];
"1000480" [label="(Call,regs->msr = (regs->msr & ~MSR_TS_MASK) | ((msr_hi<<32) & MSR_TS_MASK))"];
"1000401" [label="(Identifier,MSR_SPE)"];
"1000520" [label="(Block,)"];
"1000511" [label="(Call,current->thread.fpexc_mode)"];
"1000521" [label="(Call,do_load_up_transact_altivec(&current->thread))"];
"1000196" [label="(Identifier,current)"];
"1000178" [label="(Identifier,MSR_LE)"];
"1000527" [label="(Call,regs->msr)"];
"1000533" [label="(MethodReturn,static long)"];
"1000517" [label="(Call,msr & MSR_VEC)"];
"1000463" [label="(Call,tm_recheckpoint(&current->thread, msr))"];
"1000188" [label="(Identifier,MSR_VEC)"];
"1000307" [label="(Identifier,MSR_FE1)"];
"1000468" [label="(Identifier,msr)"];
"1000500" [label="(Call,do_load_up_transact_fpu(&current->thread))"];
"1000518" [label="(Identifier,msr)"];
"1000496" [label="(Call,msr & MSR_FP)"];
"1000464" [label="(Call,&current->thread)"];
"1000337" [label="(Identifier,current)"];
"1000471" [label="(Identifier,msr_hi)"];
"1000156" [label="(Call,&sr->mc_gregs[PT_MSR])"];
"1000532" [label="(Literal,0)"];
"1000407" [label="(Identifier,current)"];
"1000228" [label="(Identifier,current)"];
"1000118" [label="(Block,)"];
"1000154" [label="(Call,__get_user(msr, &sr->mc_gregs[PT_MSR]))"];
"1000499" [label="(Block,)"];
"1000505" [label="(Call,regs->msr |= (MSR_FP | current->thread.fpexc_mode))"];
"1000509" -> "1000505"  [label="AST: "];
"1000509" -> "1000511"  [label="CFG: "];
"1000510" -> "1000509"  [label="AST: "];
"1000511" -> "1000509"  [label="AST: "];
"1000505" -> "1000509"  [label="CFG: "];
"1000509" -> "1000533"  [label="DDG: current->thread.fpexc_mode"];
"1000509" -> "1000533"  [label="DDG: MSR_FP"];
"1000509" -> "1000505"  [label="DDG: MSR_FP"];
"1000509" -> "1000505"  [label="DDG: current->thread.fpexc_mode"];
"1000496" -> "1000509"  [label="DDG: MSR_FP"];
"1000496" -> "1000495"  [label="AST: "];
"1000496" -> "1000498"  [label="CFG: "];
"1000497" -> "1000496"  [label="AST: "];
"1000498" -> "1000496"  [label="AST: "];
"1000503" -> "1000496"  [label="CFG: "];
"1000518" -> "1000496"  [label="CFG: "];
"1000496" -> "1000533"  [label="DDG: msr & MSR_FP"];
"1000496" -> "1000533"  [label="DDG: MSR_FP"];
"1000463" -> "1000496"  [label="DDG: msr"];
"1000303" -> "1000496"  [label="DDG: MSR_FP"];
"1000496" -> "1000517"  [label="DDG: msr"];
"1000463" -> "1000118"  [label="AST: "];
"1000463" -> "1000468"  [label="CFG: "];
"1000464" -> "1000463"  [label="AST: "];
"1000468" -> "1000463"  [label="AST: "];
"1000471" -> "1000463"  [label="CFG: "];
"1000463" -> "1000533"  [label="DDG: msr"];
"1000463" -> "1000533"  [label="DDG: tm_recheckpoint(&current->thread, msr)"];
"1000463" -> "1000533"  [label="DDG: &current->thread"];
"1000399" -> "1000463"  [label="DDG: msr"];
"1000463" -> "1000500"  [label="DDG: &current->thread"];
"1000463" -> "1000521"  [label="DDG: &current->thread"];
"1000399" -> "1000398"  [label="AST: "];
"1000399" -> "1000401"  [label="CFG: "];
"1000400" -> "1000399"  [label="AST: "];
"1000401" -> "1000399"  [label="AST: "];
"1000407" -> "1000399"  [label="CFG: "];
"1000424" -> "1000399"  [label="CFG: "];
"1000399" -> "1000533"  [label="DDG: MSR_SPE"];
"1000399" -> "1000533"  [label="DDG: msr"];
"1000399" -> "1000533"  [label="DDG: msr & MSR_SPE"];
"1000330" -> "1000399"  [label="DDG: msr"];
"1000330" -> "1000329"  [label="AST: "];
"1000330" -> "1000332"  [label="CFG: "];
"1000331" -> "1000330"  [label="AST: "];
"1000332" -> "1000330"  [label="AST: "];
"1000337" -> "1000330"  [label="CFG: "];
"1000354" -> "1000330"  [label="CFG: "];
"1000330" -> "1000533"  [label="DDG: msr"];
"1000330" -> "1000533"  [label="DDG: MSR_VSX"];
"1000330" -> "1000533"  [label="DDG: msr & MSR_VSX"];
"1000186" -> "1000330"  [label="DDG: msr"];
"1000186" -> "1000185"  [label="AST: "];
"1000186" -> "1000188"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000188" -> "1000186"  [label="AST: "];
"1000196" -> "1000186"  [label="CFG: "];
"1000228" -> "1000186"  [label="CFG: "];
"1000186" -> "1000533"  [label="DDG: MSR_VEC"];
"1000186" -> "1000533"  [label="DDG: msr & MSR_VEC"];
"1000186" -> "1000533"  [label="DDG: msr"];
"1000176" -> "1000186"  [label="DDG: msr"];
"1000186" -> "1000517"  [label="DDG: MSR_VEC"];
"1000176" -> "1000170"  [label="AST: "];
"1000176" -> "1000178"  [label="CFG: "];
"1000177" -> "1000176"  [label="AST: "];
"1000178" -> "1000176"  [label="AST: "];
"1000170" -> "1000176"  [label="CFG: "];
"1000176" -> "1000533"  [label="DDG: MSR_LE"];
"1000176" -> "1000170"  [label="DDG: msr"];
"1000176" -> "1000170"  [label="DDG: MSR_LE"];
"1000154" -> "1000176"  [label="DDG: msr"];
"1000154" -> "1000152"  [label="AST: "];
"1000154" -> "1000156"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000156" -> "1000154"  [label="AST: "];
"1000152" -> "1000154"  [label="CFG: "];
"1000154" -> "1000533"  [label="DDG: msr"];
"1000154" -> "1000533"  [label="DDG: &sr->mc_gregs[PT_MSR]"];
"1000154" -> "1000152"  [label="DDG: msr"];
"1000154" -> "1000152"  [label="DDG: &sr->mc_gregs[PT_MSR]"];
"1000303" -> "1000302"  [label="AST: "];
"1000303" -> "1000305"  [label="CFG: "];
"1000304" -> "1000303"  [label="AST: "];
"1000305" -> "1000303"  [label="AST: "];
"1000302" -> "1000303"  [label="CFG: "];
"1000303" -> "1000533"  [label="DDG: MSR_FP"];
"1000303" -> "1000533"  [label="DDG: MSR_FE0 | MSR_FE1"];
"1000303" -> "1000302"  [label="DDG: MSR_FP"];
"1000303" -> "1000302"  [label="DDG: MSR_FE0 | MSR_FE1"];
"1000305" -> "1000303"  [label="DDG: MSR_FE0"];
"1000305" -> "1000303"  [label="DDG: MSR_FE1"];
"1000305" -> "1000307"  [label="CFG: "];
"1000306" -> "1000305"  [label="AST: "];
"1000307" -> "1000305"  [label="AST: "];
"1000305" -> "1000533"  [label="DDG: MSR_FE1"];
"1000305" -> "1000533"  [label="DDG: MSR_FE0"];
"1000505" -> "1000499"  [label="AST: "];
"1000506" -> "1000505"  [label="AST: "];
"1000518" -> "1000505"  [label="CFG: "];
"1000505" -> "1000533"  [label="DDG: MSR_FP | current->thread.fpexc_mode"];
"1000505" -> "1000533"  [label="DDG: regs->msr"];
"1000505" -> "1000533"  [label="DDG: regs->msr |= (MSR_FP | current->thread.fpexc_mode)"];
"1000480" -> "1000505"  [label="DDG: regs->msr"];
"1000505" -> "1000526"  [label="DDG: regs->msr"];
"1000526" -> "1000520"  [label="AST: "];
"1000526" -> "1000530"  [label="CFG: "];
"1000527" -> "1000526"  [label="AST: "];
"1000530" -> "1000526"  [label="AST: "];
"1000532" -> "1000526"  [label="CFG: "];
"1000526" -> "1000533"  [label="DDG: MSR_VEC"];
"1000526" -> "1000533"  [label="DDG: regs->msr |= MSR_VEC"];
"1000526" -> "1000533"  [label="DDG: regs->msr"];
"1000480" -> "1000526"  [label="DDG: regs->msr"];
"1000517" -> "1000526"  [label="DDG: MSR_VEC"];
}
