$date
  Tue Jun 20 13:59:39 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module ffdwc_tb $end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # q $end
$var reg 1 $ w $end
$var reg 1 % c $end
$scope module uut $end
$var reg 1 & d $end
$var reg 1 ' w $end
$var reg 1 ( c $end
$var reg 1 ) clk $end
$var reg 1 * q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
1$
0%
0&
1'
0(
0)
U*
#10000000
1"
0#
1)
0*
#20000000
0"
0)
#30000000
1"
1)
#40000000
0"
0)
#50000000
