ncverilog: 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on Dec 18, 2017 at 11:42:04 CST
ncverilog
	+access+r
	test_top_module.v
	top_module.v
Recompiling... reason: file './cgr.v' is newer than expected.
	expected: Mon Dec 18 11:41:25 2017
	actual:   Mon Dec 18 11:42:02 2017
file: top_module.v
	module worklib.cgr:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	.addr(cgr_wr_addr),
	                |
ncelab: *W,CUVMPW (./top_module.v,36|17): port sizes differ in port connection (16/6).
    .XY(cgr_wr_addr), 
                  |
ncelab: *W,CUVMPW (./top_module.v,60|18): port sizes differ in port connection (16/6).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.cgr:v <0x6beb6f85>
			streams:   5, words:  2602
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		              Instances  Unique
		Modules:              6       6
		Registers:           45      45
		Scalar wires:         9       -
		Expanded wires:       6       1
		Vectored wires:       9       -
		Always blocks:       10      10
		Initial blocks:       7       7
		Pseudo assignments:   2       2
	Writing initial simulation snapshot: worklib.test_top_module:v
Loading snapshot worklib.test_top_module:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 1030 NS + 0
./test_top_module.v:56         $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on Dec 18, 2017 at 11:42:05 CST  (total: 00:00:01)
