20:21:01 INFO  : Registering command handlers for SDK TCF services
20:21:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
20:21:06 INFO  : XSCT server has started successfully.
20:21:06 INFO  : Successfully done setting XSCT server connection channel  
20:21:07 INFO  : Successfully done setting SDK workspace  
20:21:07 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
20:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
20:33:42 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
20:36:14 INFO  : ps7_init is completed.
20:36:14 INFO  : ps7_post_config is completed.
20:36:14 INFO  : Processor reset is completed for ps7_cortexa9_0
20:37:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:37:23 INFO  : Processor reset is completed for ps7_cortexa9_0
20:38:46 INFO  : Processor reset is completed for ps7_cortexa9_0
20:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:40:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
20:40:03 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
20:40:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:40:14 INFO  : Processor reset is completed for ps7_cortexa9_0
20:42:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:42:48 INFO  : Processor reset is completed for ps7_cortexa9_0
20:43:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
20:43:49 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
20:44:05 INFO  : ps7_init is completed.
20:44:05 INFO  : ps7_post_config is completed.
20:44:06 INFO  : Processor reset is completed for ps7_cortexa9_0
21:04:28 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:08:54 INFO  : Registering command handlers for SDK TCF services
21:08:54 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
21:09:00 INFO  : XSCT server has started successfully.
21:09:01 INFO  : Successfully done setting XSCT server connection channel  
21:09:01 INFO  : Successfully done setting SDK workspace  
21:09:01 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
21:09:01 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
21:09:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1480795499433,  Project:1480792314133
21:09:03 INFO  : The hardware specification for project 'zordon_wrapper_hw_platform_0' is different from C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
21:09:03 INFO  : Copied contents of C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf into \zordon_wrapper_hw_platform_0\system.hdf.
21:09:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:09:21 INFO  : 
21:09:21 INFO  : Updating hardware inferred compiler options for magisterum.
21:09:21 INFO  : Clearing existing target manager status.
21:09:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:09:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:12:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
21:12:16 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
21:12:34 INFO  : Processor reset is completed for ps7_cortexa9_0
21:12:54 ERROR : Port COM7 is already in use.
21:13:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:17:21 INFO  : Registering command handlers for SDK TCF services
21:17:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
21:17:26 INFO  : XSCT server has started successfully.
21:17:27 INFO  : Successfully done setting XSCT server connection channel  
21:17:27 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
21:17:27 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
21:17:29 INFO  : Successfully done setting SDK workspace  
21:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
21:20:40 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
21:21:35 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
21:21:40 INFO  : Processor reset is completed for ps7_cortexa9_0
21:22:01 ERROR : Port COM7 is already in use.
21:22:34 INFO  : Processor reset is completed for ps7_cortexa9_0
21:22:46 INFO  : Processor reset is completed for ps7_cortexa9_0
21:24:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:24:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
21:24:06 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
21:24:17 INFO  : Processor reset is completed for ps7_cortexa9_0
21:52:09 INFO  : Refreshed build settings on project magisterum
21:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:54:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
21:54:22 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
21:54:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:54:39 INFO  : Processor reset is completed for ps7_cortexa9_0
21:55:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:55:30 INFO  : Processor reset is completed for ps7_cortexa9_0
21:56:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:56:03 INFO  : Processor reset is completed for ps7_cortexa9_0
21:56:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:56:46 INFO  : Processor reset is completed for ps7_cortexa9_0
22:00:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:00:14 INFO  : Processor reset is completed for ps7_cortexa9_0
22:06:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:06:25 INFO  : Processor reset is completed for ps7_cortexa9_0
22:07:13 INFO  : Processor reset is completed for ps7_cortexa9_0
22:13:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:14:02 INFO  : Processor reset is completed for ps7_cortexa9_0
22:17:12 INFO  : Processor reset is completed for ps7_cortexa9_0
22:17:55 INFO  : Processor reset is completed for ps7_cortexa9_0
22:18:32 INFO  : Processor reset is completed for ps7_cortexa9_0
22:19:28 INFO  : Processor reset is completed for ps7_cortexa9_0
22:29:40 INFO  : Processor reset is completed for ps7_cortexa9_0
22:30:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:30:51 INFO  : Processor reset is completed for ps7_cortexa9_0
22:37:22 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to claim JTAG Device 1 for debug. Check if it's
    in use by other client for debug


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:484)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:503)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
22:38:14 INFO  : ps7_init is completed.
22:38:14 INFO  : ps7_post_config is completed.
22:38:15 INFO  : Processor reset is completed for ps7_cortexa9_0
22:40:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:40:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
22:40:13 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
22:40:23 INFO  : Processor reset is completed for ps7_cortexa9_0
22:41:36 INFO  : Processor reset is completed for ps7_cortexa9_0
22:41:50 INFO  : Processor reset is completed for ps7_cortexa9_0
22:48:28 INFO  : Processor reset is completed for ps7_cortexa9_0
22:49:10 INFO  : Processor reset is completed for ps7_cortexa9_0
22:51:41 INFO  : Processor reset is completed for ps7_cortexa9_0
22:54:53 INFO  : Processor reset is completed for ps7_cortexa9_0
22:55:45 INFO  : Processor reset is completed for ps7_cortexa9_0
22:57:08 INFO  : Processor reset is completed for ps7_cortexa9_0
22:59:18 INFO  : Processor reset is completed for ps7_cortexa9_0
22:59:50 INFO  : Processor reset is completed for ps7_cortexa9_0
23:00:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:00:47 INFO  : Processor reset is completed for ps7_cortexa9_0
23:01:08 INFO  : Processor reset is completed for ps7_cortexa9_0
23:01:34 INFO  : Processor reset is completed for ps7_cortexa9_0
23:02:02 INFO  : Processor reset is completed for ps7_cortexa9_0
23:03:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
23:03:51 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
23:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
23:06:08 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
23:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
23:07:18 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
23:07:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
23:07:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
23:08:02 INFO  : ps7_init is completed.
23:08:02 INFO  : ps7_post_config is completed.
23:08:03 INFO  : Processor reset is completed for ps7_cortexa9_0
23:12:52 INFO  : Processor reset is completed for ps7_cortexa9_0
23:17:12 INFO  : Processor reset is completed for ps7_cortexa9_0
23:18:05 INFO  : Processor reset is completed for ps7_cortexa9_0
23:18:38 INFO  : Processor reset is completed for ps7_cortexa9_0
23:19:33 INFO  : Processor reset is completed for ps7_cortexa9_0
23:21:19 INFO  : Processor reset is completed for ps7_cortexa9_0
23:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
23:21:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
23:21:48 INFO  : Processor reset is completed for ps7_cortexa9_0
23:22:53 INFO  : Processor reset is completed for ps7_cortexa9_0
23:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:23:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
23:23:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
23:23:59 INFO  : ps7_init is completed.
23:23:59 INFO  : ps7_post_config is completed.
23:23:59 INFO  : Processor reset is completed for ps7_cortexa9_0
23:24:22 INFO  : Processor reset is completed for ps7_cortexa9_0
23:25:26 INFO  : Processor reset is completed for ps7_cortexa9_0
23:30:18 INFO  : Processor reset is completed for ps7_cortexa9_0
23:39:13 INFO  : Processor reset is completed for ps7_cortexa9_0
23:42:22 INFO  : Processor reset is completed for ps7_cortexa9_0
23:55:57 INFO  : Processor reset is completed for ps7_cortexa9_0
23:56:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:56:58 INFO  : Processor reset is completed for ps7_cortexa9_0
23:58:16 INFO  : Processor reset is completed for ps7_cortexa9_0
00:00:33 INFO  : Processor reset is completed for ps7_cortexa9_0
00:02:22 INFO  : Processor reset is completed for ps7_cortexa9_0
00:03:43 INFO  : Processor reset is completed for ps7_cortexa9_0
00:08:16 INFO  : Processor reset is completed for ps7_cortexa9_0
00:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
00:11:30 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
00:14:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
00:30:35 INFO  : Registering command handlers for SDK TCF services
00:30:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
00:30:39 INFO  : XSCT server has started successfully.
00:30:39 INFO  : Successfully done setting XSCT server connection channel  
00:30:39 INFO  : Successfully done setting SDK workspace  
00:30:39 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
00:30:39 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
00:32:14 INFO  : Processor reset is completed for ps7_cortexa9_0
01:46:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
01:46:31 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
01:46:39 INFO  : Processor reset is completed for ps7_cortexa9_0
01:47:33 INFO  : Processor reset is completed for ps7_cortexa9_0
01:51:43 INFO  : Processor reset is completed for ps7_cortexa9_0
02:00:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:48:01 INFO  : Registering command handlers for SDK TCF services
14:48:05 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
14:48:24 INFO  : XSCT server has started successfully.
14:48:24 INFO  : Successfully done setting XSCT server connection channel  
14:48:27 INFO  : Successfully done setting SDK workspace  
14:48:27 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
14:48:27 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
14:48:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1480859187895,  Project:1480795499433
14:48:30 INFO  : The hardware specification for project 'zordon_wrapper_hw_platform_0' is different from C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
14:48:30 INFO  : Copied contents of C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf into \zordon_wrapper_hw_platform_0\system.hdf.
14:48:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:49:08 INFO  : 
14:49:09 INFO  : Updating hardware inferred compiler options for magisterum.
14:49:09 INFO  : Clearing existing target manager status.
14:49:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:49:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:51:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
14:51:24 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
14:51:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:51:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
14:51:56 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
14:52:29 INFO  : ps7_init is completed.
14:52:29 INFO  : ps7_post_config is completed.
14:52:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:05:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:06:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
15:06:34 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
15:06:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:08:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
15:08:37 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
15:08:48 INFO  : ps7_init is completed.
15:08:48 INFO  : ps7_post_config is completed.
15:08:48 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:45:32 INFO  : Processor reset is completed for ps7_cortexa9_0
17:47:36 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:16:22 INFO  : Registering command handlers for SDK TCF services
08:16:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
08:16:29 INFO  : XSCT server has started successfully.
08:16:29 INFO  : Successfully done setting XSCT server connection channel  
08:16:29 INFO  : Successfully done setting SDK workspace  
08:16:29 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
08:16:29 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
12:09:35 INFO  : Registering command handlers for SDK TCF services
12:09:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
12:09:39 INFO  : XSCT server has started successfully.
12:09:39 INFO  : Successfully done setting XSCT server connection channel  
12:09:42 INFO  : Successfully done setting SDK workspace  
12:09:42 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
12:09:42 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
17:55:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
17:55:35 INFO  : XSCT server has started successfully.
17:56:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
17:56:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
17:59:44 INFO  : ps7_init is completed.
17:59:44 INFO  : ps7_post_config is completed.
17:59:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:06 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:22:06 INFO  : Registering command handlers for SDK TCF services
19:22:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
19:22:16 INFO  : XSCT server has started successfully.
19:22:24 INFO  : Successfully done setting XSCT server connection channel  
19:22:24 INFO  : Successfully done setting SDK workspace  
19:22:24 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
19:22:24 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
23:26:39 INFO  : Registering command handlers for SDK TCF services
23:26:40 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
23:26:43 INFO  : XSCT server has started successfully.
23:26:43 INFO  : Successfully done setting XSCT server connection channel  
23:26:43 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
23:26:43 INFO  : Successfully done setting SDK workspace  
23:26:43 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
23:34:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:34:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
23:34:13 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
23:41:11 INFO  : ps7_init is completed.
23:41:11 INFO  : ps7_post_config is completed.
23:41:11 INFO  : Processor reset is completed for ps7_cortexa9_0
23:49:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:49:28 INFO  : Processor reset is completed for ps7_cortexa9_0
00:17:31 INFO  : Processor reset is completed for ps7_cortexa9_0
00:21:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:22:00 INFO  : Processor reset is completed for ps7_cortexa9_0
00:23:09 INFO  : Processor reset is completed for ps7_cortexa9_0
00:24:36 INFO  : Processor reset is completed for ps7_cortexa9_0
00:25:21 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
00:28:20 INFO  : Registering command handlers for SDK TCF services
00:28:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
00:28:24 INFO  : XSCT server has started successfully.
00:28:25 INFO  : Successfully done setting XSCT server connection channel  
00:28:25 INFO  : Successfully done setting SDK workspace  
00:28:25 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
00:28:25 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
00:28:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:28:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
00:28:53 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
00:29:17 INFO  : Processor reset is completed for ps7_cortexa9_0
00:29:42 INFO  : Processor reset is completed for ps7_cortexa9_0
00:31:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
00:31:50 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
00:32:00 INFO  : ps7_init is completed.
00:32:00 INFO  : ps7_post_config is completed.
00:32:00 INFO  : Processor reset is completed for ps7_cortexa9_0
00:33:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:33:42 INFO  : Processor reset is completed for ps7_cortexa9_0
00:35:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
00:35:45 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
00:35:59 INFO  : ps7_init is completed.
00:35:59 INFO  : ps7_post_config is completed.
00:35:59 INFO  : Processor reset is completed for ps7_cortexa9_0
00:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
00:38:43 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
00:42:05 INFO  : ps7_init is completed.
00:42:05 INFO  : ps7_post_config is completed.
00:42:05 INFO  : Processor reset is completed for ps7_cortexa9_0
00:45:52 INFO  : Processor reset is completed for ps7_cortexa9_0
00:54:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:04:53 INFO  : Registering command handlers for SDK TCF services
11:04:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
11:05:10 INFO  : XSCT server has started successfully.
11:05:11 INFO  : Successfully done setting XSCT server connection channel  
11:05:14 INFO  : Successfully done setting SDK workspace  
11:05:14 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
11:05:14 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
11:05:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1481277796512,  Project:1480859187895
11:05:18 INFO  : The hardware specification for project 'zordon_wrapper_hw_platform_0' is different from C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
11:05:18 INFO  : Copied contents of C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf into \zordon_wrapper_hw_platform_0\system.hdf.
11:05:23 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:06:42 INFO  : 
11:06:56 INFO  : Updating hardware inferred compiler options for magisterum.
11:06:56 INFO  : Clearing existing target manager status.
11:07:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:07:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:38:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:35:35 INFO  : Registering command handlers for SDK TCF services
13:35:36 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
13:35:39 INFO  : XSCT server has started successfully.
13:35:40 INFO  : Successfully done setting XSCT server connection channel  
13:35:40 INFO  : Successfully done setting SDK workspace  
13:35:40 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
13:35:40 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
16:34:32 INFO  : Registering command handlers for SDK TCF services
16:34:33 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
16:34:41 INFO  : XSCT server has started successfully.
16:34:42 INFO  : Successfully done setting XSCT server connection channel  
16:34:43 INFO  : Successfully done setting SDK workspace  
16:34:43 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
16:34:43 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
16:39:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
16:39:21 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
16:40:49 INFO  : ps7_init is completed.
16:40:49 INFO  : ps7_post_config is completed.
16:40:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:55 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:26:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:47:48 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:53:47 INFO  : Processor reset is completed for ps7_cortexa9_0
17:58:53 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:29 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:25:25 INFO  : Processor reset is completed for ps7_cortexa9_0
18:37:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:43:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:43:41 INFO  : Processor reset is completed for ps7_cortexa9_0
18:45:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:49:45 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:57:20 INFO  : Registering command handlers for SDK TCF services
11:57:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
11:57:25 INFO  : XSCT server has started successfully.
11:57:26 INFO  : Successfully done setting XSCT server connection channel  
11:57:26 INFO  : Successfully done setting SDK workspace  
11:57:27 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
11:57:27 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
12:21:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786016A" && level==0} -index 1' command is executed.
12:21:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
12:24:29 INFO  : ps7_init is completed.
12:24:29 INFO  : ps7_post_config is completed.
12:24:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:33:45 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:09 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:39:15 INFO  : Processor reset is completed for ps7_cortexa9_0
12:49:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:49:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:54:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:54:30 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:41 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:14:31 INFO  : Processor reset is completed for ps7_cortexa9_0
13:15:55 INFO  : Processor reset is completed for ps7_cortexa9_0
13:17:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:17:57 INFO  : Processor reset is completed for ps7_cortexa9_0
13:20:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:20:23 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:23:21 INFO  : Processor reset is completed for ps7_cortexa9_0
13:42:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:42:46 INFO  : Processor reset is completed for ps7_cortexa9_0
13:51:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:51:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:56:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:56:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:08:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:08:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:19:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:19:21 INFO  : Processor reset is completed for ps7_cortexa9_0
14:23:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:25:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:25:44 INFO  : Processor reset is completed for ps7_cortexa9_0
14:27:24 INFO  : Processor reset is completed for ps7_cortexa9_0
14:30:51 INFO  : Processor reset is completed for ps7_cortexa9_0
14:34:27 INFO  : Processor reset is completed for ps7_cortexa9_0
14:36:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:37:03 INFO  : Processor reset is completed for ps7_cortexa9_0
14:42:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:42:30 INFO  : Processor reset is completed for ps7_cortexa9_0
14:52:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:52:43 INFO  : Processor reset is completed for ps7_cortexa9_0
15:00:31 INFO  : Processor reset is completed for ps7_cortexa9_0
15:16:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:16:05 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:29:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:30:56 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:46 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:32:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:47:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:48:03 INFO  : Processor reset is completed for ps7_cortexa9_0
15:52:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:42:49 INFO  : Registering command handlers for SDK TCF services
14:42:50 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\Marcin\VERILOG\magisterium\magisterium.sdk\temp_xsdb_launch_script.tcl
14:42:52 INFO  : XSCT server has started successfully.
14:42:53 INFO  : Successfully done setting XSCT server connection channel  
14:42:53 INFO  : Successfully done setting SDK workspace  
14:42:53 INFO  : Processing command line option -hwspec C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper.hdf.
14:42:53 INFO  : Checking for hwspec changes in the project zordon_wrapper_hw_platform_0.
14:43:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786022A" && level==0} -index 1' command is executed.
14:43:32 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
14:43:59 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:44:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786022A" && level==0} -index 1' command is executed.
14:44:39 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
14:44:58 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:45:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279786022A" && level==0} -index 1' command is executed.
14:45:33 INFO  : FPGA configured successfully with bitstream "C:/Users/Marcin/VERILOG/magisterium/magisterium.sdk/zordon_wrapper_hw_platform_0/zordon_wrapper.bit"
14:45:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1089)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:514)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:616)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
14:47:58 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
