Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.123 sec.
INFO-FLOW: Workspace D:/cse_462/image_kernel/image_kernel/hls opened at Wed Feb 26 23:18:57 -0600 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.141 sec.
Execute   apply_ini D:/cse_462/image_kernel/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=filter_kernel.cpp' from D:/cse_462/image_kernel/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=filter_kernel.cpp' from D:/cse_462/image_kernel/hls_config.cfg(7)
Execute     add_files D:/cse_462/image_kernel/filter_kernel.cpp 
INFO: [HLS 200-10] Adding design file 'D:/cse_462/image_kernel/filter_kernel.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=filter_kernel' from D:/cse_462/image_kernel/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=filter_kernel' from D:/cse_462/image_kernel/hls_config.cfg(8)
Execute     set_top filter_kernel 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/cse_462/image_kernel/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/cse_462/image_kernel/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-3' from D:/cse_462/image_kernel/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-3' from D:/cse_462/image_kernel/hls_config.cfg(1)
Execute     set_part xc7z020clg400-3 
Execute       create_platform xc7z020clg400-3 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-3'
Command       create_platform done; 0.781 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-3 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.871 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/cse_462/image_kernel/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/cse_462/image_kernel/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.884 sec.
Execute   apply_ini D:/cse_462/image_kernel/image_kernel/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.055 seconds; current allocated memory: 162.398 MB.
Execute       set_directive_top filter_kernel -name=filter_kernel 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'filter_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling filter_kernel.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-3 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang filter_kernel.cpp -foptimization-record-file=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_fast -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-3 > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.cpp.clang.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_fast -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-3 > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/clang.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/.systemc_flag -fix-errors D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.552 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/all.directive.json -fix-errors D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.703 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.969 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-3 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_fast -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-3 > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.clang.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.255 seconds; current allocated memory: 165.676 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.g.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.0.bc > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.155 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.894 sec.
Execute       run_link_or_opt -opt -out D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=filter_kernel -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=filter_kernel -reflow-float-conversion -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.903 sec.
Execute       run_link_or_opt -out D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=filter_kernel 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=filter_kernel -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=filter_kernel -mllvm -hls-db-dir -mllvm D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_fast -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-3 2> D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,630 Compile/Link D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,630 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 736 Unroll/Inline (step 1) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 736 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 509 Unroll/Inline (step 2) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 509 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 514 Unroll/Inline (step 3) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 514 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 475 Unroll/Inline (step 4) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 475 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,134 Array/Struct (step 1) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,134 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,060 Array/Struct (step 2) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,060 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,060 Array/Struct (step 3) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,060 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,060 Array/Struct (step 4) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,060 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,185 Array/Struct (step 5) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,185 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,153 Performance (step 1) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,153 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,118 Performance (step 2) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,118 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,105 Performance (step 3) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,105 Performance (step 4) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,105 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,141 HW Transforms (step 1) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,141 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,107 HW Transforms (step 2) D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,107 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_165_17' (filter_kernel.cpp:165:48) in function 'filter_kernel' completely with a factor of 3 (filter_kernel.cpp:17:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_2' (filter_kernel.cpp:49:30) in function 'filter_kernel' completely with a factor of 3 (filter_kernel.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function '__hls_fptosi_float_i32' into 'filter_kernel' (filter_kernel.cpp:17:0)
INFO: [HLS 214-248] Applying array_partition to 'filter_local': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (filter_kernel.cpp:38:8)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (filter_kernel.cpp:64:23)
INFO: [HLS 214-248] Applying array_partition to 'window': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (filter_kernel.cpp:70:16)
INFO: [HLS 214-248] Applying array_partition to 'output_pixel': Complete partitioning on dimension 1. (filter_kernel.cpp:157:35)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_48_1> at filter_kernel.cpp:48:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_135_12> at filter_kernel.cpp:135:36 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_90_6> at filter_kernel.cpp:90:38 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_147_14> at filter_kernel.cpp:147:36 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_222_20> at filter_kernel.cpp:222:40 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_237_21> at filter_kernel.cpp:237:44 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_160_15> at filter_kernel.cpp:160:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_188_18> at filter_kernel.cpp:188:40 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_204_19> at filter_kernel.cpp:204:44 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_91_7' is marked as complete unroll implied by the pipeline pragma (filter_kernel.cpp:91:42)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_13' is marked as complete unroll implied by the pipeline pragma (filter_kernel.cpp:136:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_164_16' is marked as complete unroll implied by the pipeline pragma (filter_kernel.cpp:164:44)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_164_16' (filter_kernel.cpp:164:44) in function 'filter_kernel' completely with a factor of 3 (filter_kernel.cpp:17:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_91_7' (filter_kernel.cpp:91:42) in function 'filter_kernel' as it has a variable trip count (filter_kernel.cpp:91:42)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_136_13' (filter_kernel.cpp:136:40) in function 'filter_kernel' as it has a variable trip count (filter_kernel.cpp:136:40)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_147_14' (filter_kernel.cpp:147:36) in function 'filter_kernel' as it has a variable trip count (filter_kernel.cpp:147:36)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_222_20' (filter_kernel.cpp:222:40) in function 'filter_kernel' as it has a variable trip count (filter_kernel.cpp:222:40)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_237_21' (filter_kernel.cpp:237:44) in function 'filter_kernel' as it has a variable trip count (filter_kernel.cpp:237:44)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_160_15' (filter_kernel.cpp:160:21) in function 'filter_kernel' as it has a variable trip count (filter_kernel.cpp:160:21)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_188_18' (filter_kernel.cpp:188:40) in function 'filter_kernel' as it has a variable trip count (filter_kernel.cpp:188:40)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_204_19' (filter_kernel.cpp:204:44) in function 'filter_kernel' as it has a variable trip count (filter_kernel.cpp:204:44)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.022 seconds; current allocated memory: 167.969 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 167.969 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top filter_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.0.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.147 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 176.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.1.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.2.prechk.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 180.277 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.g.1.bc to D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.1.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 0.327 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.1.tmp.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (filter_kernel.cpp:121:9) in function 'filter_kernel'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (filter_kernel.cpp:136:40) to (filter_kernel.cpp:136:40) in function 'filter_kernel'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (filter_kernel.cpp:186:29) to (filter_kernel.cpp:188:40) in function 'filter_kernel'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (filter_kernel.cpp:220:29) to (filter_kernel.cpp:222:40) in function 'filter_kernel'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'filter_kernel' (filter_kernel.cpp:9:44)...6 expression(s) balanced.
Command         transform done; 0.211 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.541 seconds; current allocated memory: 206.879 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.2.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_76_3'(filter_kernel.cpp:76:30) and 'VITIS_LOOP_77_4'(filter_kernel.cpp:77:34) in function 'filter_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'init_line_buffer'(filter_kernel.cpp:75:9) and 'VITIS_LOOP_76_3'(filter_kernel.cpp:76:30) in function 'filter_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_102_8'(filter_kernel.cpp:102:43) and 'VITIS_LOOP_103_9'(filter_kernel.cpp:103:47) in function 'filter_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'shift_lines'(filter_kernel.cpp:101:21) and 'VITIS_LOOP_102_8'(filter_kernel.cpp:102:43) in function 'filter_kernel' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_119_10'(filter_kernel.cpp:119:44) and 'VITIS_LOOP_120_11'(filter_kernel.cpp:120:48) in function 'filter_kernel' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_76_3' (filter_kernel.cpp:76:30) in function 'filter_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_line_buffer' (filter_kernel.cpp:75:9) in function 'filter_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_89_5' (filter_kernel.cpp:89:34) in function 'filter_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_102_8' (filter_kernel.cpp:102:43) in function 'filter_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'shift_lines' (filter_kernel.cpp:101:21) in function 'filter_kernel'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_119_10' (filter_kernel.cpp:119:44) in function 'filter_kernel'.
WARNING: [HLS 200-960] Cannot flatten loop 'read_line' (filter_kernel.cpp:114:21) in function 'filter_kernel' the outer loop is not a perfect loop because either the parent loop or the sub loop has no invariant trip count.
Execute           auto_get_db
Command         transform done; 1.469 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.3.bc -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 0.105 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.576 seconds; current allocated memory: 290.281 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.418 sec.
Command     elaborate done; 17.71 sec.
Execute     ap_eval exec zip -j D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.183 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'filter_kernel' ...
Execute       ap_set_top_model filter_kernel 
Execute       get_model_list filter_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model filter_kernel 
Execute       preproc_iomode -model filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       preproc_iomode -model filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       preproc_iomode -model filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       preproc_iomode -model filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       preproc_iomode -model filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       preproc_iomode -model filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       preproc_iomode -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       preproc_iomode -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       preproc_iomode -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       preproc_iomode -model filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list filter_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: filter_kernel_Pipeline_VITIS_LOOP_48_1 filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 filter_kernel_Pipeline_VITIS_LOOP_147_14 filter_kernel_Pipeline_VITIS_LOOP_222_20 filter_kernel_Pipeline_VITIS_LOOP_237_21 filter_kernel_Pipeline_VITIS_LOOP_160_15 filter_kernel_Pipeline_VITIS_LOOP_188_18 filter_kernel_Pipeline_VITIS_LOOP_204_19 filter_kernel
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_VITIS_LOOP_48_1 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 ...
Execute       set_default_model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 ...
Execute       set_default_model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_VITIS_LOOP_147_14 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_VITIS_LOOP_147_14 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_VITIS_LOOP_222_20 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_VITIS_LOOP_222_20 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_VITIS_LOOP_237_21 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_VITIS_LOOP_237_21 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_VITIS_LOOP_160_15 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_VITIS_LOOP_160_15 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_VITIS_LOOP_188_18 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_VITIS_LOOP_188_18 
INFO-FLOW: Configuring Module : filter_kernel_Pipeline_VITIS_LOOP_204_19 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       apply_spec_resource_limit filter_kernel_Pipeline_VITIS_LOOP_204_19 
INFO-FLOW: Configuring Module : filter_kernel ...
Execute       set_default_model filter_kernel 
Execute       apply_spec_resource_limit filter_kernel 
INFO-FLOW: Model list for preprocess: filter_kernel_Pipeline_VITIS_LOOP_48_1 filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 filter_kernel_Pipeline_VITIS_LOOP_147_14 filter_kernel_Pipeline_VITIS_LOOP_222_20 filter_kernel_Pipeline_VITIS_LOOP_237_21 filter_kernel_Pipeline_VITIS_LOOP_160_15 filter_kernel_Pipeline_VITIS_LOOP_188_18 filter_kernel_Pipeline_VITIS_LOOP_204_19 filter_kernel
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_VITIS_LOOP_48_1 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 ...
Execute       set_default_model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 ...
Execute       set_default_model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_VITIS_LOOP_147_14 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_147_14 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_VITIS_LOOP_222_20 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_222_20 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_VITIS_LOOP_237_21 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_237_21 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_VITIS_LOOP_160_15 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_160_15 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_VITIS_LOOP_188_18 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_188_18 
INFO-FLOW: Preprocessing Module: filter_kernel_Pipeline_VITIS_LOOP_204_19 ...
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       cdfg_preprocess -model filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_204_19 
INFO-FLOW: Preprocessing Module: filter_kernel ...
Execute       set_default_model filter_kernel 
Execute       cdfg_preprocess -model filter_kernel 
Execute       rtl_gen_preprocess filter_kernel 
INFO-FLOW: Model list for synthesis: filter_kernel_Pipeline_VITIS_LOOP_48_1 filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 filter_kernel_Pipeline_VITIS_LOOP_147_14 filter_kernel_Pipeline_VITIS_LOOP_222_20 filter_kernel_Pipeline_VITIS_LOOP_237_21 filter_kernel_Pipeline_VITIS_LOOP_160_15 filter_kernel_Pipeline_VITIS_LOOP_188_18 filter_kernel_Pipeline_VITIS_LOOP_204_19 filter_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       schedule -model filter_kernel_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
WARNING: [HLS 200-885] The II Violation in module 'filter_kernel_Pipeline_VITIS_LOOP_48_1' (loop 'VITIS_LOOP_48_1'): Unable to schedule 'load' operation 32 bit ('filter_load', filter_kernel.cpp:53) on array 'filter' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'filter'.
WARNING: [HLS 200-885] The II Violation in module 'filter_kernel_Pipeline_VITIS_LOOP_48_1' (loop 'VITIS_LOOP_48_1'): Unable to schedule 'load' operation 32 bit ('filter_load_1', filter_kernel.cpp:53) on array 'filter' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'filter'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.373 seconds; current allocated memory: 293.859 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_VITIS_LOOP_48_1.
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       bind -model filter_kernel_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 294.969 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       schedule -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 295.605 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.
Execute       set_default_model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       bind -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.983 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.003 seconds; current allocated memory: 295.695 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       schedule -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9'.
WARNING: [HLS 200-880] The II Violation in module 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9' (loop 'shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('line_buffer_3_addr_1_write_ln105', filter_kernel.cpp:105) of variable 'empty_46', filter_kernel.cpp:105 on array 'line_buffer_3' and 'load' operation 8 bit ('line_buffer_3_load', filter_kernel.cpp:105) on array 'line_buffer_3'.
WARNING: [HLS 200-880] The II Violation in module 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9' (loop 'shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('line_buffer_3_addr_1_write_ln105', filter_kernel.cpp:105) of variable 'empty_46', filter_kernel.cpp:105 on array 'line_buffer_3' and 'load' operation 8 bit ('line_buffer_3_load', filter_kernel.cpp:105) on array 'line_buffer_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 5, loop 'shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 296.930 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.
Execute       set_default_model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       bind -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 296.953 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       schedule -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_119_10_VITIS_LOOP_120_11'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'VITIS_LOOP_119_10_VITIS_LOOP_120_11'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.107 seconds; current allocated memory: 297.273 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       bind -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 297.426 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_VITIS_LOOP_147_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       schedule -model filter_kernel_Pipeline_VITIS_LOOP_147_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_147_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.601 seconds; current allocated memory: 297.570 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_VITIS_LOOP_147_14.
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       bind -model filter_kernel_Pipeline_VITIS_LOOP_147_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 297.578 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_VITIS_LOOP_147_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_VITIS_LOOP_222_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       schedule -model filter_kernel_Pipeline_VITIS_LOOP_222_20 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_222_20'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_222_20'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 297.883 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_VITIS_LOOP_222_20.
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       bind -model filter_kernel_Pipeline_VITIS_LOOP_222_20 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 297.910 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_VITIS_LOOP_222_20.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       schedule -model filter_kernel_Pipeline_VITIS_LOOP_237_21 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_237_21'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_237_21'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 298.188 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_VITIS_LOOP_237_21.
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       bind -model filter_kernel_Pipeline_VITIS_LOOP_237_21 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 298.500 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_VITIS_LOOP_237_21.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_VITIS_LOOP_160_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       schedule -model filter_kernel_Pipeline_VITIS_LOOP_160_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_160_15'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 59, loop 'VITIS_LOOP_160_15'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 299.410 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_VITIS_LOOP_160_15.
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       bind -model filter_kernel_Pipeline_VITIS_LOOP_160_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.378 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.407 seconds; current allocated memory: 299.918 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_VITIS_LOOP_160_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_VITIS_LOOP_188_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       schedule -model filter_kernel_Pipeline_VITIS_LOOP_188_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_188_18'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_188_18'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 300.191 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_VITIS_LOOP_188_18.
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       bind -model filter_kernel_Pipeline_VITIS_LOOP_188_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 300.254 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_VITIS_LOOP_188_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel_Pipeline_VITIS_LOOP_204_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       schedule -model filter_kernel_Pipeline_VITIS_LOOP_204_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_204_19'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_204_19'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 300.520 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel_Pipeline_VITIS_LOOP_204_19.
Execute       set_default_model filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       bind -model filter_kernel_Pipeline_VITIS_LOOP_204_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 300.523 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel_Pipeline_VITIS_LOOP_204_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filter_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model filter_kernel 
Execute       schedule -model filter_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_89_5_VITIS_LOOP_90_6': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_135_12': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.256 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.296 seconds; current allocated memory: 308.633 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling filter_kernel.
Execute       set_default_model filter_kernel 
Execute       bind -model filter_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.169 seconds; current allocated memory: 308.793 MB.
Execute       syn_report -verbosereport -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.bind.adb -f 
INFO-FLOW: Finish binding filter_kernel.
Execute       get_model_list filter_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       rtl_gen_preprocess filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       rtl_gen_preprocess filter_kernel 
INFO-FLOW: Model list for RTL generation: filter_kernel_Pipeline_VITIS_LOOP_48_1 filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 filter_kernel_Pipeline_VITIS_LOOP_147_14 filter_kernel_Pipeline_VITIS_LOOP_222_20 filter_kernel_Pipeline_VITIS_LOOP_237_21 filter_kernel_Pipeline_VITIS_LOOP_160_15 filter_kernel_Pipeline_VITIS_LOOP_188_18 filter_kernel_Pipeline_VITIS_LOOP_204_19 filter_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_VITIS_LOOP_48_1 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 310.391 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_48_1 
Execute       syn_report -csynth -model filter_kernel_Pipeline_VITIS_LOOP_48_1 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_VITIS_LOOP_48_1 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_VITIS_LOOP_48_1 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_48_1 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.adb 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_48_1 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_VITIS_LOOP_48_1 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4' pipeline 'init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 311.785 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       gen_rtl filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
Execute       syn_report -csynth -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.adb 
Execute       db_write -model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9' pipeline 'shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.187 seconds; current allocated memory: 313.766 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       gen_rtl filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
Execute       syn_report -csynth -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.adb 
Execute       db_write -model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11' pipeline 'VITIS_LOOP_119_10_VITIS_LOOP_120_11' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_61s_32s_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 315.984 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
Execute       syn_report -csynth -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.adb 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_VITIS_LOOP_147_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_VITIS_LOOP_147_14 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_VITIS_LOOP_147_14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 317.668 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_147_14 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_147_14 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_147_14 
Execute       syn_report -csynth -model filter_kernel_Pipeline_VITIS_LOOP_147_14 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_147_14_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_VITIS_LOOP_147_14 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_147_14_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_VITIS_LOOP_147_14 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_147_14 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.adb 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_147_14 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_VITIS_LOOP_147_14 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_VITIS_LOOP_222_20' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_VITIS_LOOP_222_20 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_VITIS_LOOP_222_20' pipeline 'VITIS_LOOP_222_20' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_VITIS_LOOP_222_20'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 319.145 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_222_20 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_222_20 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_222_20 
Execute       syn_report -csynth -model filter_kernel_Pipeline_VITIS_LOOP_222_20 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_222_20_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_VITIS_LOOP_222_20 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_222_20_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_VITIS_LOOP_222_20 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_222_20 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.adb 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_222_20 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_VITIS_LOOP_222_20 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_VITIS_LOOP_237_21' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_VITIS_LOOP_237_21 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_VITIS_LOOP_237_21' pipeline 'VITIS_LOOP_237_21' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_VITIS_LOOP_237_21'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.218 seconds; current allocated memory: 319.965 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_237_21 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_237_21 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21 
Execute       syn_report -csynth -model filter_kernel_Pipeline_VITIS_LOOP_237_21 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_237_21_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_VITIS_LOOP_237_21 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_237_21_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_VITIS_LOOP_237_21 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_237_21 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.adb 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_237_21 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_VITIS_LOOP_237_21 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_VITIS_LOOP_160_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_VITIS_LOOP_160_15 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_VITIS_LOOP_160_15' pipeline 'VITIS_LOOP_160_15' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_12_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_4_no_dsp_1': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_VITIS_LOOP_160_15'.
Command       create_rtl_model done; 0.313 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.403 seconds; current allocated memory: 324.375 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_160_15 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_160_15 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_160_15 
Execute       syn_report -csynth -model filter_kernel_Pipeline_VITIS_LOOP_160_15 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_160_15_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_VITIS_LOOP_160_15 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_160_15_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_VITIS_LOOP_160_15 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_160_15 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.adb 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_160_15 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_VITIS_LOOP_160_15 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_VITIS_LOOP_188_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_VITIS_LOOP_188_18 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_VITIS_LOOP_188_18' pipeline 'VITIS_LOOP_188_18' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_VITIS_LOOP_188_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 327.797 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_188_18 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_188_18 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_188_18 
Execute       syn_report -csynth -model filter_kernel_Pipeline_VITIS_LOOP_188_18 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_188_18_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_VITIS_LOOP_188_18 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_188_18_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_VITIS_LOOP_188_18 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_188_18 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.adb 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_188_18 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_VITIS_LOOP_188_18 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel_Pipeline_VITIS_LOOP_204_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel_Pipeline_VITIS_LOOP_204_19 -top_prefix filter_kernel_ -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'filter_kernel_Pipeline_VITIS_LOOP_204_19' pipeline 'VITIS_LOOP_204_19' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel_Pipeline_VITIS_LOOP_204_19'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 329.023 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_204_19 -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       gen_rtl filter_kernel_Pipeline_VITIS_LOOP_204_19 -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_204_19 
Execute       syn_report -csynth -model filter_kernel_Pipeline_VITIS_LOOP_204_19 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_204_19_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel_Pipeline_VITIS_LOOP_204_19 -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_Pipeline_VITIS_LOOP_204_19_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel_Pipeline_VITIS_LOOP_204_19 -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_204_19 -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.adb 
Execute       db_write -model filter_kernel_Pipeline_VITIS_LOOP_204_19 -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel_Pipeline_VITIS_LOOP_204_19 -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filter_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model filter_kernel -top_prefix  -sub_prefix filter_kernel_ -mg_file D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/input_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/output_image' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/filter' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/filter_divisor' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'filter_kernel/channels' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'filter_kernel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'filter_divisor', 'width', 'height', 'channels', 'filter' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'input_image' and 'output_image' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_31ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_64ns_128_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 11 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filter_kernel'.
INFO: [RTMG 210-278] Implementing memory 'filter_kernel_line_buffer_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 1.465 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.556 seconds; current allocated memory: 336.539 MB.
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl filter_kernel -istop -style xilinx -f -lang vhdl -o D:/cse_462/image_kernel/image_kernel/hls/syn/vhdl/filter_kernel 
Execute       gen_rtl filter_kernel -istop -style xilinx -f -lang vlog -o D:/cse_462/image_kernel/image_kernel/hls/syn/verilog/filter_kernel 
Execute       syn_report -csynth -model filter_kernel -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_csynth.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -rtlxml -model filter_kernel -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/filter_kernel_csynth.xml 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -verbosereport -model filter_kernel -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.verbose.rpt 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       db_write -model filter_kernel -f -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.adb 
Execute       db_write -model filter_kernel -bindview -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info filter_kernel -p D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel 
Execute       export_constraint_db -f -tool general -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.constraint.tcl 
Execute       syn_report -designview -model filter_kernel -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.design.xml 
Execute       syn_report -csynthDesign -model filter_kernel -o D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth.rpt -MHOut D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-3 
Execute           ap_family_info -name xc7z020-clg400-3 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-3 -data family 
Execute       syn_report -wcfg -model filter_kernel -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model filter_kernel -o D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.protoinst 
Execute       sc_get_clocks filter_kernel 
Execute       sc_get_portdomain filter_kernel 
INFO-FLOW: Model list for RTL component generation: filter_kernel_Pipeline_VITIS_LOOP_48_1 filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 filter_kernel_Pipeline_VITIS_LOOP_147_14 filter_kernel_Pipeline_VITIS_LOOP_222_20 filter_kernel_Pipeline_VITIS_LOOP_237_21 filter_kernel_Pipeline_VITIS_LOOP_160_15 filter_kernel_Pipeline_VITIS_LOOP_188_18 filter_kernel_Pipeline_VITIS_LOOP_204_19 filter_kernel
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_VITIS_LOOP_48_1] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.compgen.tcl 
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.compgen.tcl 
INFO-FLOW: Found component filter_kernel_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model filter_kernel_sparsemux_7_2_8_1_1
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.compgen.tcl 
INFO-FLOW: Found component filter_kernel_mul_61s_32s_61_3_1.
INFO-FLOW: Append model filter_kernel_mul_61s_32s_61_3_1
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_VITIS_LOOP_147_14] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.compgen.tcl 
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_VITIS_LOOP_222_20] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.compgen.tcl 
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_VITIS_LOOP_237_21] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.compgen.tcl 
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_VITIS_LOOP_160_15] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.compgen.tcl 
INFO-FLOW: Found component filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1.
INFO-FLOW: Append model filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: Found component filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1.
INFO-FLOW: Append model filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: Found component filter_kernel_uitofp_32ns_32_4_no_dsp_1.
INFO-FLOW: Append model filter_kernel_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_VITIS_LOOP_188_18] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.compgen.tcl 
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel_Pipeline_VITIS_LOOP_204_19] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.compgen.tcl 
INFO-FLOW: Found component filter_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [filter_kernel] ... 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.tcl 
INFO-FLOW: Found component filter_kernel_mul_31ns_31ns_62_1_1.
INFO-FLOW: Append model filter_kernel_mul_31ns_31ns_62_1_1
INFO-FLOW: Found component filter_kernel_mul_32ns_31ns_63_1_1.
INFO-FLOW: Append model filter_kernel_mul_32ns_31ns_63_1_1
INFO-FLOW: Found component filter_kernel_mul_32s_32s_32_1_1.
INFO-FLOW: Append model filter_kernel_mul_32s_32s_32_1_1
INFO-FLOW: Found component filter_kernel_mul_64ns_64ns_128_3_1.
INFO-FLOW: Append model filter_kernel_mul_64ns_64ns_128_3_1
INFO-FLOW: Found component filter_kernel_line_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model filter_kernel_line_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component filter_kernel_gmem0_m_axi.
INFO-FLOW: Append model filter_kernel_gmem0_m_axi
INFO-FLOW: Found component filter_kernel_gmem1_m_axi.
INFO-FLOW: Append model filter_kernel_gmem1_m_axi
INFO-FLOW: Found component filter_kernel_control_s_axi.
INFO-FLOW: Append model filter_kernel_control_s_axi
INFO-FLOW: Found component filter_kernel_control_r_s_axi.
INFO-FLOW: Append model filter_kernel_control_r_s_axi
INFO-FLOW: Append model filter_kernel_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4
INFO-FLOW: Append model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9
INFO-FLOW: Append model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
INFO-FLOW: Append model filter_kernel_Pipeline_VITIS_LOOP_147_14
INFO-FLOW: Append model filter_kernel_Pipeline_VITIS_LOOP_222_20
INFO-FLOW: Append model filter_kernel_Pipeline_VITIS_LOOP_237_21
INFO-FLOW: Append model filter_kernel_Pipeline_VITIS_LOOP_160_15
INFO-FLOW: Append model filter_kernel_Pipeline_VITIS_LOOP_188_18
INFO-FLOW: Append model filter_kernel_Pipeline_VITIS_LOOP_204_19
INFO-FLOW: Append model filter_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_sparsemux_7_2_8_1_1 filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_mul_61s_32s_61_3_1 filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1 filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1 filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1 filter_kernel_uitofp_32ns_32_4_no_dsp_1 filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_flow_control_loop_pipe_sequential_init filter_kernel_mul_31ns_31ns_62_1_1 filter_kernel_mul_32ns_31ns_63_1_1 filter_kernel_mul_32s_32s_32_1_1 filter_kernel_mul_64ns_64ns_128_3_1 filter_kernel_line_buffer_RAM_AUTO_1R1W filter_kernel_gmem0_m_axi filter_kernel_gmem1_m_axi filter_kernel_control_s_axi filter_kernel_control_r_s_axi filter_kernel_Pipeline_VITIS_LOOP_48_1 filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 filter_kernel_Pipeline_VITIS_LOOP_147_14 filter_kernel_Pipeline_VITIS_LOOP_222_20 filter_kernel_Pipeline_VITIS_LOOP_237_21 filter_kernel_Pipeline_VITIS_LOOP_160_15 filter_kernel_Pipeline_VITIS_LOOP_188_18 filter_kernel_Pipeline_VITIS_LOOP_204_19 filter_kernel
INFO-FLOW: Generating D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_mul_61s_32s_61_3_1
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1
INFO-FLOW: To file: write model filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1
INFO-FLOW: To file: write model filter_kernel_uitofp_32ns_32_4_no_dsp_1
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model filter_kernel_mul_31ns_31ns_62_1_1
INFO-FLOW: To file: write model filter_kernel_mul_32ns_31ns_63_1_1
INFO-FLOW: To file: write model filter_kernel_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model filter_kernel_mul_64ns_64ns_128_3_1
INFO-FLOW: To file: write model filter_kernel_line_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model filter_kernel_gmem0_m_axi
INFO-FLOW: To file: write model filter_kernel_gmem1_m_axi
INFO-FLOW: To file: write model filter_kernel_control_s_axi
INFO-FLOW: To file: write model filter_kernel_control_r_s_axi
INFO-FLOW: To file: write model filter_kernel_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4
INFO-FLOW: To file: write model filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9
INFO-FLOW: To file: write model filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
INFO-FLOW: To file: write model filter_kernel_Pipeline_VITIS_LOOP_147_14
INFO-FLOW: To file: write model filter_kernel_Pipeline_VITIS_LOOP_222_20
INFO-FLOW: To file: write model filter_kernel_Pipeline_VITIS_LOOP_237_21
INFO-FLOW: To file: write model filter_kernel_Pipeline_VITIS_LOOP_160_15
INFO-FLOW: To file: write model filter_kernel_Pipeline_VITIS_LOOP_188_18
INFO-FLOW: To file: write model filter_kernel_Pipeline_VITIS_LOOP_204_19
INFO-FLOW: To file: write model filter_kernel
INFO-FLOW: Generating D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/vhdl' dstVlogDir='D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/vlog' tclDir='D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db' modelList='filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_sparsemux_7_2_8_1_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_mul_61s_32s_61_3_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1
filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1
filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1
filter_kernel_uitofp_32ns_32_4_no_dsp_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_mul_31ns_31ns_62_1_1
filter_kernel_mul_32ns_31ns_63_1_1
filter_kernel_mul_32s_32s_32_1_1
filter_kernel_mul_64ns_64ns_128_3_1
filter_kernel_line_buffer_RAM_AUTO_1R1W
filter_kernel_gmem0_m_axi
filter_kernel_gmem1_m_axi
filter_kernel_control_s_axi
filter_kernel_control_r_s_axi
filter_kernel_Pipeline_VITIS_LOOP_48_1
filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4
filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9
filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
filter_kernel_Pipeline_VITIS_LOOP_147_14
filter_kernel_Pipeline_VITIS_LOOP_222_20
filter_kernel_Pipeline_VITIS_LOOP_237_21
filter_kernel_Pipeline_VITIS_LOOP_160_15
filter_kernel_Pipeline_VITIS_LOOP_188_18
filter_kernel_Pipeline_VITIS_LOOP_204_19
filter_kernel
' expOnly='0'
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.compgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control.slave.tcl 
Execute         source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.192 seconds; current allocated memory: 348.543 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='filter_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/cse_462/image_kernel/image_kernel/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_sparsemux_7_2_8_1_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_mul_61s_32s_61_3_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1
filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1
filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1
filter_kernel_uitofp_32ns_32_4_no_dsp_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_mul_31ns_31ns_62_1_1
filter_kernel_mul_32ns_31ns_63_1_1
filter_kernel_mul_32s_32s_32_1_1
filter_kernel_mul_64ns_64ns_128_3_1
filter_kernel_line_buffer_RAM_AUTO_1R1W
filter_kernel_gmem0_m_axi
filter_kernel_gmem1_m_axi
filter_kernel_control_s_axi
filter_kernel_control_r_s_axi
filter_kernel_Pipeline_VITIS_LOOP_48_1
filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4
filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9
filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
filter_kernel_Pipeline_VITIS_LOOP_147_14
filter_kernel_Pipeline_VITIS_LOOP_222_20
filter_kernel_Pipeline_VITIS_LOOP_237_21
filter_kernel_Pipeline_VITIS_LOOP_160_15
filter_kernel_Pipeline_VITIS_LOOP_188_18
filter_kernel_Pipeline_VITIS_LOOP_204_19
filter_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.constraint.tcl 
Execute       sc_get_clocks filter_kernel 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/impl/misc/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/impl/misc/filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/impl/misc/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute       source D:/cse_462/image_kernel/image_kernel/hls/impl/misc/filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 15 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 23 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST filter_kernel MODULE2INSTS {filter_kernel filter_kernel filter_kernel_Pipeline_VITIS_LOOP_48_1 grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907 filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922 filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939 filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955 filter_kernel_Pipeline_VITIS_LOOP_147_14 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970 filter_kernel_Pipeline_VITIS_LOOP_160_15 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987 filter_kernel_Pipeline_VITIS_LOOP_222_20 grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032 filter_kernel_Pipeline_VITIS_LOOP_237_21 grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041 filter_kernel_Pipeline_VITIS_LOOP_188_18 grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049 filter_kernel_Pipeline_VITIS_LOOP_204_19 grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060} INST2MODULE {filter_kernel filter_kernel grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907 filter_kernel_Pipeline_VITIS_LOOP_48_1 grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922 filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939 filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955 filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970 filter_kernel_Pipeline_VITIS_LOOP_147_14 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987 filter_kernel_Pipeline_VITIS_LOOP_160_15 grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032 filter_kernel_Pipeline_VITIS_LOOP_222_20 grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041 filter_kernel_Pipeline_VITIS_LOOP_237_21 grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049 filter_kernel_Pipeline_VITIS_LOOP_188_18 grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060 filter_kernel_Pipeline_VITIS_LOOP_204_19} INSTDATA {filter_kernel {DEPTH 1 CHILDREN {grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907 grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922 grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939 grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987 grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032 grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041 grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049 grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060}} grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049 {DEPTH 2 CHILDREN {}} grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060 {DEPTH 2 CHILDREN {}}} MODULEDATA {filter_kernel_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_206_p2 SOURCE filter_kernel.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_212_p2 SOURCE filter_kernel.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln53_fu_230_p2 SOURCE filter_kernel.cpp:53 VARIABLE sub_ln53 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_250_p2 SOURCE filter_kernel.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_279_p2 SOURCE filter_kernel.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln77_fu_336_p2 SOURCE filter_kernel.cpp:77 VARIABLE icmp_ln77 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln75_fu_267_p2 SOURCE filter_kernel.cpp:75 VARIABLE icmp_ln75 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_1_fu_272_p2 SOURCE filter_kernel.cpp:75 VARIABLE add_ln75_1 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_281_p2 SOURCE filter_kernel.cpp:75 VARIABLE add_ln75 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_287_p2 SOURCE filter_kernel.cpp:76 VARIABLE icmp_ln76 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_fu_344_p3 SOURCE filter_kernel.cpp:75 VARIABLE select_ln75 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_1_fu_351_p3 SOURCE filter_kernel.cpp:75 VARIABLE select_ln75_1 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_2_fu_358_p3 SOURCE filter_kernel.cpp:75 VARIABLE select_ln75_2 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln75_3_fu_292_p3 SOURCE filter_kernel.cpp:75 VARIABLE select_ln75_3 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_364_p2 SOURCE filter_kernel.cpp:76 VARIABLE add_ln76 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln76_fu_370_p3 SOURCE filter_kernel.cpp:76 VARIABLE select_ln76 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln76_1_fu_378_p3 SOURCE filter_kernel.cpp:76 VARIABLE select_ln76_1 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_399_p2 SOURCE filter_kernel.cpp:77 VARIABLE add_ln77 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_300_p2 SOURCE filter_kernel.cpp:76 VARIABLE add_ln76_1 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln76_2_fu_306_p3 SOURCE filter_kernel.cpp:76 VARIABLE select_ln76_2 LOOP init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp253849_fu_337_p2 SOURCE {} VARIABLE cmp253849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln103_fu_402_p2 SOURCE filter_kernel.cpp:103 VARIABLE icmp_ln103 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_fu_374_p2 SOURCE filter_kernel.cpp:101 VARIABLE icmp_ln101 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_379_p2 SOURCE filter_kernel.cpp:101 VARIABLE add_ln101 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next76_fu_528_p2 SOURCE {} VARIABLE indvars_iv_next76 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln102_fu_385_p2 SOURCE filter_kernel.cpp:102 VARIABLE icmp_ln102 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_fu_410_p3 SOURCE filter_kernel.cpp:101 VARIABLE select_ln101 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_1_fu_417_p3 SOURCE filter_kernel.cpp:101 VARIABLE select_ln101_1 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_2_fu_428_p3 SOURCE filter_kernel.cpp:101 VARIABLE select_ln101_2 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_3_fu_435_p3 SOURCE filter_kernel.cpp:101 VARIABLE select_ln101_3 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln101_4_fu_534_p3 SOURCE filter_kernel.cpp:101 VARIABLE select_ln101_4 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_441_p2 SOURCE filter_kernel.cpp:102 VARIABLE add_ln102 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln102_fu_447_p3 SOURCE filter_kernel.cpp:102 VARIABLE select_ln102 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln102_1_fu_459_p3 SOURCE filter_kernel.cpp:102 VARIABLE select_ln102_1 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln102_2_fu_477_p3 SOURCE filter_kernel.cpp:102 VARIABLE select_ln102_2 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_2_fu_485_p2 SOURCE filter_kernel.cpp:102 VARIABLE first_iter_2 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cond_fu_541_p2 SOURCE filter_kernel.cpp:101 VARIABLE cond LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_47_fu_547_p2 SOURCE filter_kernel.cpp:101 VARIABLE empty_47 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U24 SOURCE filter_kernel.cpp:105 VARIABLE tmp_s LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U25 SOURCE filter_kernel.cpp:105 VARIABLE tmp_9 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln105_fu_610_p3 SOURCE filter_kernel.cpp:105 VARIABLE select_ln105 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_491_p2 SOURCE filter_kernel.cpp:103 VARIABLE add_ln103 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln103_1_fu_501_p2 SOURCE filter_kernel.cpp:103 VARIABLE icmp_ln103_1 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_1_fu_553_p2 SOURCE filter_kernel.cpp:102 VARIABLE add_ln102_1 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln102_3_fu_558_p3 SOURCE filter_kernel.cpp:102 VARIABLE select_ln102_3 LOOP shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln120_fu_197_p2 SOURCE filter_kernel.cpp:120 VARIABLE icmp_ln120 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_1_fu_202_p2 SOURCE filter_kernel.cpp:119 VARIABLE icmp_ln119_1 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_2_fu_207_p2 SOURCE filter_kernel.cpp:119 VARIABLE add_ln119_2 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_1_fu_216_p2 SOURCE filter_kernel.cpp:119 VARIABLE add_ln119_1 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_fu_222_p3 SOURCE filter_kernel.cpp:119 VARIABLE select_ln119 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln119_1_fu_230_p3 SOURCE filter_kernel.cpp:119 VARIABLE select_ln119_1 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_263_p2 SOURCE filter_kernel.cpp:119 VARIABLE add_ln119 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln119_fu_270_p2 SOURCE filter_kernel.cpp:119 VARIABLE icmp_ln119 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_61s_32s_61_3_1_U39 SOURCE filter_kernel.cpp:119 VARIABLE empty LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 7 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME brmerge47_demorgan_fu_301_p2 SOURCE filter_kernel.cpp:119 VARIABLE brmerge47_demorgan LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln123_fu_278_p2 SOURCE filter_kernel.cpp:123 VARIABLE add_ln123 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln123_fu_315_p2 SOURCE filter_kernel.cpp:123 VARIABLE lshr_ln123 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln123_fu_295_p2 SOURCE filter_kernel.cpp:123 VARIABLE sub_ln123 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln123_fu_323_p2 SOURCE filter_kernel.cpp:123 VARIABLE shl_ln123 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME pixel_val_fu_336_p3 SOURCE filter_kernel.cpp:123 VARIABLE pixel_val LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln124_fu_344_p3 SOURCE filter_kernel.cpp:124 VARIABLE select_ln124 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_242_p2 SOURCE filter_kernel.cpp:120 VARIABLE add_ln120 LOOP VITIS_LOOP_119_10_VITIS_LOOP_120_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 7 BRAM 0 URAM 0}} filter_kernel_Pipeline_VITIS_LOOP_147_14 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln147_fu_156_p2 SOURCE filter_kernel.cpp:147 VARIABLE icmp_ln147 LOOP VITIS_LOOP_147_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_162_p2 SOURCE filter_kernel.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_147_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U51 SOURCE filter_kernel.cpp:149 VARIABLE tmp_2 LOOP VITIS_LOOP_147_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} filter_kernel_Pipeline_VITIS_LOOP_222_20 {BINDINFO {{BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln224_fu_152_p2 SOURCE filter_kernel.cpp:224 VARIABLE lshr_ln224 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln226_fu_221_p2 SOURCE filter_kernel.cpp:226 VARIABLE shl_ln226 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln227_fu_229_p2 SOURCE filter_kernel.cpp:227 VARIABLE shl_ln227 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln224_fu_162_p2 SOURCE filter_kernel.cpp:224 VARIABLE sub_ln224 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln224_fu_176_p2 SOURCE filter_kernel.cpp:224 VARIABLE shl_ln224 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln226_fu_234_p2 SOURCE filter_kernel.cpp:226 VARIABLE lshr_ln226 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln227_fu_242_p2 SOURCE filter_kernel.cpp:227 VARIABLE lshr_ln227 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_i113156_fu_247_p3 SOURCE filter_kernel.cpp:224 VARIABLE cond_i113156 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_i85_fu_254_p3 SOURCE filter_kernel.cpp:224 VARIABLE cond_i85 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln227_fu_261_p2 SOURCE filter_kernel.cpp:227 VARIABLE xor_ln227 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln227_fu_267_p2 SOURCE filter_kernel.cpp:227 VARIABLE and_ln227 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME output_axie4_data_4_fu_273_p2 SOURCE filter_kernel.cpp:227 VARIABLE output_axie4_data_4 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_6_fu_186_p2 SOURCE filter_kernel.cpp:222 VARIABLE k_6 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_196_p2 SOURCE filter_kernel.cpp:222 VARIABLE add_ln222 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln222_fu_202_p2 SOURCE filter_kernel.cpp:222 VARIABLE icmp_ln222 LOOP VITIS_LOOP_222_20 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} filter_kernel_Pipeline_VITIS_LOOP_237_21 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln237_fu_94_p2 SOURCE filter_kernel.cpp:237 VARIABLE icmp_ln237 LOOP VITIS_LOOP_237_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_100_p2 SOURCE filter_kernel.cpp:237 VARIABLE k_4 LOOP VITIS_LOOP_237_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln239_fu_122_p2 SOURCE filter_kernel.cpp:239 VARIABLE lshr_ln239 LOOP VITIS_LOOP_237_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln241_fu_140_p2 SOURCE filter_kernel.cpp:241 VARIABLE shl_ln241 LOOP VITIS_LOOP_237_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln242_fu_148_p2 SOURCE filter_kernel.cpp:242 VARIABLE shl_ln242 LOOP VITIS_LOOP_237_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln242_fu_153_p2 SOURCE filter_kernel.cpp:242 VARIABLE xor_ln242 LOOP VITIS_LOOP_237_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln242_fu_159_p2 SOURCE filter_kernel.cpp:242 VARIABLE and_ln242 LOOP VITIS_LOOP_237_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME next_output_axie4_data_2_fu_165_p2 SOURCE filter_kernel.cpp:242 VARIABLE next_output_axie4_data_2 LOOP VITIS_LOOP_237_21 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} filter_kernel_Pipeline_VITIS_LOOP_160_15 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln160_fu_535_p2 SOURCE filter_kernel.cpp:160 VARIABLE icmp_ln160 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_541_p2 SOURCE filter_kernel.cpp:160 VARIABLE add_ln160 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U99 SOURCE filter_kernel.cpp:167 VARIABLE tmp_s LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U102 SOURCE filter_kernel.cpp:167 VARIABLE tmp_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U105 SOURCE filter_kernel.cpp:167 VARIABLE tmp_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U100 SOURCE filter_kernel.cpp:167 VARIABLE tmp_3 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U103 SOURCE filter_kernel.cpp:167 VARIABLE tmp_4 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U106 SOURCE filter_kernel.cpp:167 VARIABLE tmp_5 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U101 SOURCE filter_kernel.cpp:167 VARIABLE tmp_6 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U104 SOURCE filter_kernel.cpp:167 VARIABLE tmp_7 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U107 SOURCE filter_kernel.cpp:167 VARIABLE tmp_8 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U90 SOURCE filter_kernel.cpp:167 VARIABLE conv LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U80 SOURCE filter_kernel.cpp:167 VARIABLE mul LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U71 SOURCE filter_kernel.cpp:167 VARIABLE sum LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U91 SOURCE filter_kernel.cpp:167 VARIABLE conv268_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U81 SOURCE filter_kernel.cpp:167 VARIABLE mul273_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U72 SOURCE filter_kernel.cpp:167 VARIABLE sum_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U92 SOURCE filter_kernel.cpp:167 VARIABLE conv268_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U82 SOURCE filter_kernel.cpp:167 VARIABLE mul273_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U73 SOURCE filter_kernel.cpp:167 VARIABLE sum_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U93 SOURCE filter_kernel.cpp:167 VARIABLE conv268_s LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U83 SOURCE filter_kernel.cpp:167 VARIABLE mul273_s LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U74 SOURCE filter_kernel.cpp:167 VARIABLE sum_3 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U94 SOURCE filter_kernel.cpp:167 VARIABLE conv268_1_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U84 SOURCE filter_kernel.cpp:167 VARIABLE mul273_1_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U75 SOURCE filter_kernel.cpp:167 VARIABLE sum_4 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U95 SOURCE filter_kernel.cpp:167 VARIABLE conv268_2_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U85 SOURCE filter_kernel.cpp:167 VARIABLE mul273_2_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U76 SOURCE filter_kernel.cpp:167 VARIABLE sum_5 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U96 SOURCE filter_kernel.cpp:167 VARIABLE conv268_3 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U86 SOURCE filter_kernel.cpp:167 VARIABLE mul273_3 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U77 SOURCE filter_kernel.cpp:167 VARIABLE sum_6 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U97 SOURCE filter_kernel.cpp:167 VARIABLE conv268_1_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U87 SOURCE filter_kernel.cpp:167 VARIABLE mul273_1_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U78 SOURCE filter_kernel.cpp:167 VARIABLE sum_7 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 3 OPTYPE uitofp PRAGMA {} RTLNAME uitofp_32ns_32_4_no_dsp_1_U98 SOURCE filter_kernel.cpp:167 VARIABLE conv268_2_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op uitofp} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 3 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_4_max_dsp_1_U88 SOURCE filter_kernel.cpp:167 VARIABLE mul273_2_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL fulldsp LATENCY 3 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_4_full_dsp_1_U79 SOURCE filter_kernel.cpp:167 VARIABLE sum_8 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 11 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_12_no_dsp_1_U89 SOURCE filter_kernel.cpp:173 VARIABLE dc LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_777_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317} VARIABLE add_ln317 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln18_fu_791_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE sub_ln18 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln18_fu_801_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE select_ln18 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln18_fu_817_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE lshr_ln18 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln18_fu_823_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE shl_ln18 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME val_fu_849_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18} VARIABLE val LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_1_fu_857_p2 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_1 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_2_fu_862_p3 SOURCE {C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59} VARIABLE result_2 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME result_3_fu_880_p3 SOURCE filter_kernel.cpp:174 VARIABLE result_3 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln175_fu_898_p2 SOURCE filter_kernel.cpp:175 VARIABLE icmp_ln175 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME output_pixel_3_fu_908_p3 SOURCE filter_kernel.cpp:176 VARIABLE output_pixel_3 LOOP VITIS_LOOP_160_15 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 45 BRAM 0 URAM 0}} filter_kernel_Pipeline_VITIS_LOOP_188_18 {BINDINFO {{BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U153 SOURCE filter_kernel.cpp:193 VARIABLE tmp_s LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln191_fu_244_p2 SOURCE filter_kernel.cpp:191 VARIABLE shl_ln191 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln193_fu_250_p2 SOURCE filter_kernel.cpp:193 VARIABLE shl_ln193 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln191_fu_176_p2 SOURCE filter_kernel.cpp:191 VARIABLE sub_ln191 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln191_fu_263_p2 SOURCE filter_kernel.cpp:191 VARIABLE lshr_ln191 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln193_fu_269_p2 SOURCE filter_kernel.cpp:193 VARIABLE lshr_ln193 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_i208150_fu_275_p3 SOURCE filter_kernel.cpp:191 VARIABLE cond_i208150 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cond_i179_fu_282_p3 SOURCE filter_kernel.cpp:191 VARIABLE cond_i179 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln193_fu_289_p2 SOURCE filter_kernel.cpp:193 VARIABLE xor_ln193 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln193_fu_295_p2 SOURCE filter_kernel.cpp:193 VARIABLE and_ln193 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME axie4_data_3_out SOURCE filter_kernel.cpp:193 VARIABLE axie4_data_3 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_182_p2 SOURCE filter_kernel.cpp:188 VARIABLE add_ln188 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_1_fu_192_p2 SOURCE filter_kernel.cpp:188 VARIABLE add_ln188_1 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln188_fu_198_p2 SOURCE filter_kernel.cpp:188 VARIABLE icmp_ln188 LOOP VITIS_LOOP_188_18 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} filter_kernel_Pipeline_VITIS_LOOP_204_19 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln204_fu_120_p2 SOURCE filter_kernel.cpp:204 VARIABLE icmp_ln204 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_8_fu_126_p2 SOURCE filter_kernel.cpp:204 VARIABLE k_8 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME channel_idx_fu_136_p2 SOURCE filter_kernel.cpp:206 VARIABLE channel_idx LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln207_fu_171_p2 SOURCE filter_kernel.cpp:207 VARIABLE shl_ln207 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln208_fu_146_p2 SOURCE filter_kernel.cpp:208 VARIABLE icmp_ln208 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln208_fu_177_p3 SOURCE filter_kernel.cpp:208 VARIABLE select_ln208 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln208_fu_186_p2 SOURCE filter_kernel.cpp:208 VARIABLE shl_ln208 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln208_fu_196_p2 SOURCE filter_kernel.cpp:208 VARIABLE xor_ln208 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln208_fu_202_p2 SOURCE filter_kernel.cpp:208 VARIABLE and_ln208 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME next_axie4_data_2_fu_208_p2 SOURCE filter_kernel.cpp:208 VARIABLE next_axie4_data_2 LOOP VITIS_LOOP_204_19 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} filter_kernel {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_1_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_2_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_3_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_4_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_5_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_6_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_7_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME line_buffer_8_U SOURCE filter_kernel.cpp:64 VARIABLE line_buffer_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME cmp2538_fu_1259_p2 SOURCE {} VARIABLE cmp2538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_50_fu_1265_p2 SOURCE {} VARIABLE empty_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_1289_p3 SOURCE {} VARIABLE smax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax26_fu_1271_p3 SOURCE {} VARIABLE smax26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_1_1_U167 SOURCE filter_kernel.cpp:58 VARIABLE mul_ln58 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_1314_p2 SOURCE filter_kernel.cpp:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_1358_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub192_fu_1363_p2 SOURCE {} VARIABLE sub192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_fu_1368_p2 SOURCE filter_kernel.cpp:85 VARIABLE sub_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_1_fu_1377_p2 SOURCE filter_kernel.cpp:85 VARIABLE sub_ln85_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln85_fu_1402_p2 SOURCE filter_kernel.cpp:85 VARIABLE xor_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln85_fu_1407_p3 SOURCE filter_kernel.cpp:85 VARIABLE select_ln85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_31ns_63_1_1_U168 SOURCE filter_kernel.cpp:58 VARIABLE bound67 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax105_fu_1443_p3 SOURCE filter_kernel.cpp:85 VARIABLE smax105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_1_fu_1467_p2 SOURCE filter_kernel.cpp:85 VARIABLE add_ln85_1 LOOP process_rows BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln85_fu_1476_p2 SOURCE filter_kernel.cpp:85 VARIABLE icmp_ln85 LOOP process_rows BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_1481_p2 SOURCE filter_kernel.cpp:85 VARIABLE add_ln85 LOOP process_rows BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp155_fu_1487_p2 SOURCE filter_kernel.cpp:85 VARIABLE cmp155 LOOP process_rows BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME cmp237_fu_1492_p2 SOURCE filter_kernel.cpp:85 VARIABLE cmp237 LOOP process_rows BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln155_fu_1498_p2 SOURCE filter_kernel.cpp:155 VARIABLE and_ln155 LOOP process_rows BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln87_fu_1508_p2 SOURCE filter_kernel.cpp:87 VARIABLE icmp_ln87 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next122_fu_1513_p2 SOURCE {} VARIABLE indvars_iv_next122 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_1531_p2 SOURCE filter_kernel.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_1_fu_1537_p2 SOURCE filter_kernel.cpp:89 VARIABLE add_ln89_1 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1547_p2 SOURCE filter_kernel.cpp:89 VARIABLE add_ln89 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln90_fu_1553_p2 SOURCE filter_kernel.cpp:90 VARIABLE icmp_ln90 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln89_fu_1559_p2 SOURCE filter_kernel.cpp:89 VARIABLE xor_ln89 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln89_fu_1565_p2 SOURCE filter_kernel.cpp:89 VARIABLE and_ln89 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln89_1_fu_1571_p3 SOURCE filter_kernel.cpp:89 VARIABLE select_ln89_1 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME indvars_iv_next62_fu_1579_p3 SOURCE filter_kernel.cpp:89 VARIABLE indvars_iv_next62 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME j_1_cast_not_fu_1587_p2 SOURCE filter_kernel.cpp:89 VARIABLE j_1_cast_not LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME cond292_fu_1593_p2 SOURCE filter_kernel.cpp:90 VARIABLE cond292 LOOP VITIS_LOOP_89_5_VITIS_LOOP_90_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln91_fu_1609_p2 SOURCE filter_kernel.cpp:91 VARIABLE icmp_ln91 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_1614_p2 SOURCE filter_kernel.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U171 SOURCE filter_kernel.cpp:93 VARIABLE tmp LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U172 SOURCE filter_kernel.cpp:93 VARIABLE tmp_1 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME window_18_fu_1761_p2 SOURCE filter_kernel.cpp:93 VARIABLE select_ln93 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U173 SOURCE filter_kernel.cpp:93 VARIABLE tmp_3 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U174 SOURCE filter_kernel.cpp:93 VARIABLE tmp_4 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME window_18_fu_1761_p4 SOURCE filter_kernel.cpp:93 VARIABLE select_ln93_1 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U175 SOURCE filter_kernel.cpp:93 VARIABLE tmp_6 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U176 SOURCE filter_kernel.cpp:93 VARIABLE tmp_7 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME window_18_fu_1761_p6 SOURCE filter_kernel.cpp:93 VARIABLE select_ln93_2 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U177 SOURCE filter_kernel.cpp:93 VARIABLE window_18 LOOP VITIS_LOOP_91_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln99_fu_1599_p2 SOURCE filter_kernel.cpp:99 VARIABLE icmp_ln99 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln114_1_fu_1878_p2 SOURCE filter_kernel.cpp:114 VARIABLE icmp_ln114_1 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln114_fu_1891_p2 SOURCE filter_kernel.cpp:114 VARIABLE icmp_ln114 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln114_fu_1896_p3 SOURCE filter_kernel.cpp:114 VARIABLE select_ln114 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln114_2_fu_1907_p2 SOURCE filter_kernel.cpp:114 VARIABLE icmp_ln114_2 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln114_1_fu_1913_p3 SOURCE filter_kernel.cpp:114 VARIABLE select_ln114_1 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln114_fu_1925_p2 SOURCE filter_kernel.cpp:114 VARIABLE sub_ln114 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln114_3_fu_1989_p2 SOURCE filter_kernel.cpp:114 VARIABLE icmp_ln114_3 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln114_2_fu_1993_p3 SOURCE filter_kernel.cpp:114 VARIABLE select_ln114_2 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln114_fu_1999_p2 SOURCE filter_kernel.cpp:114 VARIABLE xor_ln114 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_1931_p2 SOURCE filter_kernel.cpp:115 VARIABLE add_ln115 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U169 SOURCE filter_kernel.cpp:115 VARIABLE mul_ln115 LOOP read_line BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1229_p2 SOURCE filter_kernel.cpp:115 VARIABLE sub_ln115 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1245_p2 SOURCE filter_kernel.cpp:115 VARIABLE sub_ln115_1 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln115_fu_2066_p3 SOURCE filter_kernel.cpp:115 VARIABLE select_ln115 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_2086_p2 SOURCE filter_kernel.cpp:116 VARIABLE add_ln116 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_1936_p2 SOURCE filter_kernel.cpp:119 VARIABLE add_ln119 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln114_4_fu_2010_p2 SOURCE filter_kernel.cpp:114 VARIABLE icmp_ln114_4 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln114_3_fu_2015_p3 SOURCE filter_kernel.cpp:114 VARIABLE select_ln114_3 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_52_fu_2032_p2 SOURCE filter_kernel.cpp:114 VARIABLE empty_52 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME umax106_fu_2036_p3 SOURCE filter_kernel.cpp:114 VARIABLE umax106 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln119_fu_2042_p2 SOURCE filter_kernel.cpp:119 VARIABLE xor_ln119 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_64ns_64ns_128_3_1_U170 SOURCE filter_kernel.cpp:114 VARIABLE mul_ln114 LOOP read_line BUNDLEDNAME {} DSP 16 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_1942_p2 SOURCE filter_kernel.cpp:114 VARIABLE add_ln114 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_1_fu_1948_p2 SOURCE filter_kernel.cpp:114 VARIABLE add_ln114_1 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_2_fu_1953_p2 SOURCE filter_kernel.cpp:114 VARIABLE add_ln114_2 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_3_fu_1958_p2 SOURCE filter_kernel.cpp:114 VARIABLE add_ln114_3 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_4_fu_1964_p2 SOURCE filter_kernel.cpp:114 VARIABLE add_ln114_4 LOOP read_line BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME cmp193_fu_1970_p2 SOURCE filter_kernel.cpp:87 VARIABLE cmp193 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln135_fu_2123_p2 SOURCE filter_kernel.cpp:135 VARIABLE icmp_ln135 LOOP VITIS_LOOP_135_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln135_fu_2129_p2 SOURCE filter_kernel.cpp:135 VARIABLE add_ln135 LOOP VITIS_LOOP_135_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME sel_tmp_fu_2135_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp LOOP VITIS_LOOP_135_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME sel_tmp1_fu_2141_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp1 LOOP VITIS_LOOP_135_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp60_fu_2147_p2 SOURCE filter_kernel.cpp:135 VARIABLE tmp60 LOOP VITIS_LOOP_135_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME sel_tmp11_fu_2153_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp11 LOOP VITIS_LOOP_135_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME sel_tmp12_fu_2159_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp12 LOOP VITIS_LOOP_135_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp13_fu_2165_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp13 LOOP VITIS_LOOP_135_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln136_fu_2175_p2 SOURCE filter_kernel.cpp:136 VARIABLE icmp_ln136 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_2180_p2 SOURCE filter_kernel.cpp:136 VARIABLE add_ln136 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U178 SOURCE filter_kernel.cpp:139 VARIABLE tmp_5 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U179 SOURCE filter_kernel.cpp:139 VARIABLE tmp_8 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U180 SOURCE filter_kernel.cpp:139 VARIABLE tmp_10 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U181 SOURCE filter_kernel.cpp:139 VARIABLE tmp_11 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge_fu_2264_p3 SOURCE filter_kernel.cpp:87 VARIABLE storemerge LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME sel_tmp2_fu_2271_p2 SOURCE filter_kernel.cpp:136 VARIABLE sel_tmp2 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME sel_tmp3_fu_2277_p2 SOURCE filter_kernel.cpp:136 VARIABLE sel_tmp3 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME tmp61_fu_2283_p2 SOURCE filter_kernel.cpp:136 VARIABLE tmp61 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME sel_tmp6_fu_2289_p2 SOURCE filter_kernel.cpp:136 VARIABLE sel_tmp6 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge349_fu_2294_p3 SOURCE filter_kernel.cpp:136 VARIABLE storemerge349 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp14_fu_2302_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp14 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge346_fu_2307_p3 SOURCE filter_kernel.cpp:135 VARIABLE storemerge346 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp22_fu_2315_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp22 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge343_fu_2320_p3 SOURCE filter_kernel.cpp:135 VARIABLE storemerge343 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME sel_tmp27_fu_2328_p2 SOURCE filter_kernel.cpp:136 VARIABLE sel_tmp27 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME sel_tmp29_fu_2334_p2 SOURCE filter_kernel.cpp:136 VARIABLE sel_tmp29 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME tmp62_fu_2340_p2 SOURCE filter_kernel.cpp:136 VARIABLE tmp62 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp30_fu_2346_p2 SOURCE filter_kernel.cpp:136 VARIABLE sel_tmp30 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge341_fu_2351_p3 SOURCE filter_kernel.cpp:136 VARIABLE storemerge341 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_53_fu_2359_p2 SOURCE filter_kernel.cpp:136 VARIABLE empty_53 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME empty_54_fu_2383_p2 SOURCE filter_kernel.cpp:136 VARIABLE empty_54 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge338_fu_2389_p3 SOURCE filter_kernel.cpp:136 VARIABLE storemerge338 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp38_fu_2397_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp38 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge335_fu_2402_p3 SOURCE filter_kernel.cpp:135 VARIABLE storemerge335 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp46_fu_2410_p2 SOURCE filter_kernel.cpp:136 VARIABLE sel_tmp46 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge331_fu_2415_p3 SOURCE filter_kernel.cpp:136 VARIABLE storemerge331 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp50_fu_2423_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp50 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge328_fu_2428_p3 SOURCE filter_kernel.cpp:135 VARIABLE storemerge328 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sel_tmp54_fu_2436_p2 SOURCE filter_kernel.cpp:135 VARIABLE sel_tmp54 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge325_fu_2441_p3 SOURCE filter_kernel.cpp:135 VARIABLE storemerge325 LOOP VITIS_LOOP_136_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln155_fu_2518_p2 SOURCE filter_kernel.cpp:155 VARIABLE icmp_ln155 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln155_2_fu_2524_p2 SOURCE filter_kernel.cpp:155 VARIABLE and_ln155_2 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln155_1_fu_2529_p2 SOURCE filter_kernel.cpp:155 VARIABLE and_ln155_1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1161_p2 SOURCE filter_kernel.cpp:216 VARIABLE add_ln216 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U169 SOURCE filter_kernel.cpp:216 VARIABLE mul_ln216 LOOP process_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1229_p2 SOURCE filter_kernel.cpp:216 VARIABLE sub_ln216 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1245_p2 SOURCE filter_kernel.cpp:216 VARIABLE sub_ln216_1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME axie4_idx_fu_2574_p3 SOURCE filter_kernel.cpp:216 VARIABLE axie4_idx LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln217_fu_2592_p2 SOURCE filter_kernel.cpp:217 VARIABLE sub_ln217 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME byte_offset_fu_2598_p3 SOURCE filter_kernel.cpp:217 VARIABLE byte_offset LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_2617_p2 SOURCE filter_kernel.cpp:219 VARIABLE add_ln219 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_2632_p2 SOURCE filter_kernel.cpp:220 VARIABLE add_ln220 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_2676_p2 SOURCE filter_kernel.cpp:222 VARIABLE add_ln222 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME empty_58_fu_2690_p2 SOURCE filter_kernel.cpp:222 VARIABLE empty_58 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME umax_fu_2695_p3 SOURCE filter_kernel.cpp:222 VARIABLE umax LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln222_fu_2702_p2 SOURCE filter_kernel.cpp:222 VARIABLE sub_ln222 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln232_fu_2711_p2 SOURCE filter_kernel.cpp:232 VARIABLE add_ln232 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln232_fu_2719_p2 SOURCE filter_kernel.cpp:232 VARIABLE icmp_ln232 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME remaining_channels_fu_2792_p2 SOURCE filter_kernel.cpp:233 VARIABLE remaining_channels LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_fu_2725_p2 SOURCE filter_kernel.cpp:234 VARIABLE add_ln234 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln234_1_fu_2742_p2 SOURCE filter_kernel.cpp:234 VARIABLE add_ln234_1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_2757_p2 SOURCE filter_kernel.cpp:235 VARIABLE add_ln235 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_1161_p2 SOURCE filter_kernel.cpp:182 VARIABLE add_ln182 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U169 SOURCE filter_kernel.cpp:182 VARIABLE mul_ln182 LOOP process_cols BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1229_p2 SOURCE filter_kernel.cpp:182 VARIABLE sub_ln182 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME grp_fu_1245_p2 SOURCE filter_kernel.cpp:182 VARIABLE sub_ln182_1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME axie4_idx_1_fu_2806_p3 SOURCE filter_kernel.cpp:182 VARIABLE axie4_idx_1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln183_fu_2824_p2 SOURCE filter_kernel.cpp:183 VARIABLE sub_ln183 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME byte_offset_1_fu_2830_p3 SOURCE filter_kernel.cpp:183 VARIABLE byte_offset_1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln186_fu_2849_p2 SOURCE filter_kernel.cpp:186 VARIABLE add_ln186 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_2892_p2 SOURCE filter_kernel.cpp:188 VARIABLE add_ln188 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME empty_56_fu_2906_p2 SOURCE filter_kernel.cpp:188 VARIABLE empty_56 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME umax1_fu_2911_p3 SOURCE filter_kernel.cpp:188 VARIABLE umax1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln188_fu_2918_p2 SOURCE filter_kernel.cpp:188 VARIABLE sub_ln188 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_2927_p2 SOURCE filter_kernel.cpp:200 VARIABLE add_ln200 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln200_fu_2935_p2 SOURCE filter_kernel.cpp:200 VARIABLE icmp_ln200 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME remaining_channels_1_fu_2983_p2 SOURCE filter_kernel.cpp:201 VARIABLE remaining_channels_1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_fu_2941_p2 SOURCE filter_kernel.cpp:202 VARIABLE add_ln202 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln202_1_fu_2958_p2 SOURCE filter_kernel.cpp:202 VARIABLE add_ln202_1 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub342_fu_2989_p2 SOURCE filter_kernel.cpp:183 VARIABLE sub342 LOOP process_cols BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 79 BRAM 47 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.226 seconds; current allocated memory: 360.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for filter_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for filter_kernel.
Execute       syn_report -model filter_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 14.236 sec.
Command   csynth_design done; 32.216 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
Execute     source -notrace -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.127 sec.
INFO-FLOW: Workspace D:/cse_462/image_kernel/image_kernel/hls opened at Wed Feb 26 23:19:41 -0600 2025
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-3 
Execute       create_platform xc7z020-clg400-3 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-3'
Command       create_platform done; 0.777 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-3 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.883 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.034 sec.
Execute   apply_ini D:/cse_462/image_kernel/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=filter_kernel.cpp' from D:/cse_462/image_kernel/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=filter_kernel.cpp' from D:/cse_462/image_kernel/hls_config.cfg(7)
Execute     add_files D:/cse_462/image_kernel/filter_kernel.cpp 
INFO: [HLS 200-10] Adding design file 'D:/cse_462/image_kernel/filter_kernel.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=filter_kernel' from D:/cse_462/image_kernel/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=filter_kernel' from D:/cse_462/image_kernel/hls_config.cfg(8)
Execute     set_top filter_kernel 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/cse_462/image_kernel/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/cse_462/image_kernel/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-3' from D:/cse_462/image_kernel/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-3' from D:/cse_462/image_kernel/hls_config.cfg(1)
Execute     set_part xc7z020clg400-3 
Execute       create_platform xc7z020clg400-3 -board  
Command       create_platform done; 0.163 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-3 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.256 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/cse_462/image_kernel/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/cse_462/image_kernel/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 0.268 sec.
Execute   apply_ini D:/cse_462/image_kernel/image_kernel/hls/config.cmdline 
Execute   ::AP::init_summary_file vivado-impl 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   export_design -flow impl 
Execute     config_export -flow=impl 
INFO-FLOW: DBG:PUTS: export_design_wrap: -flow impl -format ip_catalog -rtl verilog
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=filter_kernel xml_exists=0
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to filter_kernel
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=9
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=36 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_sparsemux_7_2_8_1_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_mul_61s_32s_61_3_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1
filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1
filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1
filter_kernel_uitofp_32ns_32_4_no_dsp_1
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_flow_control_loop_pipe_sequential_init
filter_kernel_mul_31ns_31ns_62_1_1
filter_kernel_mul_32ns_31ns_63_1_1
filter_kernel_mul_32s_32s_32_1_1
filter_kernel_mul_64ns_64ns_128_3_1
filter_kernel_line_buffer_RAM_AUTO_1R1W
filter_kernel_gmem0_m_axi
filter_kernel_gmem1_m_axi
filter_kernel_control_s_axi
filter_kernel_control_r_s_axi
filter_kernel_Pipeline_VITIS_LOOP_48_1
filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4
filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9
filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11
filter_kernel_Pipeline_VITIS_LOOP_147_14
filter_kernel_Pipeline_VITIS_LOOP_222_20
filter_kernel_Pipeline_VITIS_LOOP_237_21
filter_kernel_Pipeline_VITIS_LOOP_160_15
filter_kernel_Pipeline_VITIS_LOOP_188_18
filter_kernel_Pipeline_VITIS_LOOP_204_19
filter_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.rtl_wrap.cfg.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.compgen.dataonly.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_147_14.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_222_20.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_237_21.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_160_15.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_188_18.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel_Pipeline_VITIS_LOOP_204_19.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.constraint.tcl 
Execute     sc_get_clocks filter_kernel 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/impl/misc/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/impl/misc/filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/impl/misc/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/impl/misc/filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.constraint.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/cse_462/image_kernel/image_kernel/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/cse_462/image_kernel/image_kernel/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow impl -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow impl -rtl verilog'
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.constraint.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/filter_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source D:/cse_462/image_kernel/image_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-3 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-3 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog exec D:/cse_462/image_kernel/image_kernel/hls/impl/verilog/impl.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix filter_kernel_ TopModuleNoPrefix filter_kernel TopModuleWithPrefix filter_kernel' export_design_flow='impl' impl_dir='D:/cse_462/image_kernel/image_kernel/hls/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: impl processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-3 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/cse_462/image_kernel/image_kernel/hls/impl/report/verilog/export_impl.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001A2DAD22084' export_design_flow='impl' export_rpt='D:/cse_462/image_kernel/image_kernel/hls/impl/report/verilog/export_impl.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_impl.rpt
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z020-clg400-3 
INFO-FLOW: DBG:PUTS:     writing export xml file: D:/cse_462/image_kernel/image_kernel/hls/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode000001A2E4C791DC' export_design_flow='syn' export_rpt='D:/cse_462/image_kernel/image_kernel/hls/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s image_kernel/filter_kernel.zip 
INFO: [HLS 200-802] Generated output file image_kernel/filter_kernel.zip
Command   export_design done; 573.515 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
