
<html><head><title>Conversion Issues</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2020-08-20" />
<meta name="CreateTime" content="1597946572" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes VHDL In, VHDL In forms and importing a VHDL design." />
<meta name="DocTitle" content="VHDL In for Virtuoso Design Environment User Guide and Reference" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Conversion Issues" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2.1" />
<meta name="Keyword" content="vhdlinuser" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2020-08-20" />
<meta name="ModifiedTime" content="1597946572" />
<meta name="NextFile" content="chap7.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom Environment  Layout" />
<meta name="PrevFile" content="chap5.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="ICADVM20.1" />
<meta name="RightsManagement" content="Copyright 2012-2020 Cadence Design Systems Inc." />
<meta name="Title" content="VHDL In for Virtuoso Design Environment User Guide and Reference -- Conversion Issues" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="0" />
<meta name="Version" content="ICADVM20.1" />
<meta name="SpaceKey" content="vhdlinuserICADVM201" />
<meta name="webflare-version" content="2.0" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vhdlinuserTOC.html">Contents</a></li><li><a class="prev" href="chap5.html" title="Importing a Complex VHDL Design (RISC Processor Unit)">Importing a Complex VHDL Desig ...</a></li><li style="float: right;"><a class="viewPrint" href="vhdlinuser.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap7.html" title="Error Messages">Error Messages</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>VHDL In for Virtuoso Design Environment User Guide and Reference<br />Product Version ICADVM20.1, October 2020</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<h1>6
<a id="pgfId-1015705"></a></h1>
<h1>
<a id="pgfId-1015708"></a><hr />
<a id="24333"></a>Conversion Issues<hr />
</h1>

<p>
<a id="pgfId-1015709"></a><a id="chap6.doc:firstpage"></a>This chapter discusses the following:</p>
<ul><li>
<a id="pgfId-1014270"></a><a href="chap6.html#30658">Introduction</a></li><li>
<a id="pgfId-1014274"></a><a href="chap6.html#21446">Binding Issues</a></li><li>
<a id="pgfId-1014278"></a><a href="chap6.html#14427">Case Sensitivity Issues</a></li><li>
<a id="pgfId-1014282"></a><a href="chap6.html#10973">Other Issues</a></li><li>
<a id="pgfId-1014286"></a><a href="chap6.html#41157">Nontranslatable Structural VHDL Constructs</a></li></ul>





<h2>
<a id="pgfId-1014288"></a><a id="30658"></a>Introduction</h2>

<p>
<a id="pgfId-1014292"></a>Some <h-hot><a href="glossary.html#construct">constructs</a></h-hot> in VHDL do not map clearly and directly to an equivalent element in the <h-hot><a href="glossary.html#OA">OA</a></h-hot><a id="marker-1014290"></a><a id="marker-1014291"></a> format. In these cases, certain issues arise when VHDL In converts the data. This chapter discusses the issues and how VHDL In handles each case.</p>

<h2>
<a id="pgfId-1014296"></a><a id="marker-1014294"></a><a id="21446"></a>Binding Issues</h2>

<p>
<a id="pgfId-1014298"></a>A VHDL design can consist of <h-hot><a href="glossary.html#component">components</a></h-hot> represented by component declarations that are bound to the entity/architecture pairs. In a <h-hot><a actuate="user" class="URL" href="../vhdlinuser/glossary.html#designunit" show="replace" xml:link="simple">design unit</a></h-hot><a id="marker-1014299"></a>, a component instance can be unbound, partially bound, or fully bound to entity/architecture pairs. Component declarations can reside in a referred <h-hot><a href="glossary.html#package">package</a></h-hot> that can be used across multiple designs. <a id="marker-1014302"></a></p>
<p>
<a id="pgfId-1014305"></a>VHDL allows a <a id="marker-1014303"></a>design to be analyzed without all <a id="marker-1014304"></a>components being bound. A design is ready for import only if all of its component instances are bound or if there is a list of <a id="marker-1014306"></a>reference libraries that you specify to pick up components that are not bound. </p>
<p>
<a id="pgfId-1014307"></a>If you do not specify the binding of a component and VHDL In cannot find it in any reference library, VHDL In creates a <a id="marker-1014308"></a>symbol cellview in the target library. VHDL In uses this new symbol cellview in the schematic view generation of the design that instantiates the component. VHDL In also creates a symbol cellview in reference libraries if the library to which the component instance is bound does not have a symbol cellview. This feature is available when the parameter <code>writeInrefLibs</code><a id="marker-1014309"></a> is set to TRUE in the parameter file.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1014310"></a>You have write permissions in the specified library. </div>
<p>
<a id="pgfId-1014312"></a>VHDL In creates a symbol cellview for <a id="marker-1014311"></a>unbound components only if there is no consistent symbol cellview for the <h-hot><a href="glossary.html#cell">cell</a></h-hot> in the list of reference libraries and the target library. VHDL In searches for the symbol cellview in the target library first.</p>
<p>
<a id="pgfId-1014314"></a>The two levels of binding produce ambiguities in designs. The examples that follow include descriptions of how the import process handles each case.</p>

<h3>
<a id="pgfId-1014315"></a>One Component, Multiple Entity/Architecture Pairs</h3>

<p>
<a id="pgfId-1014316"></a>The following is an example of multiple instances of the one component bound to multiple entity/architecture pairs.<a id="marker-1014317"></a></p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014318"></a>COMPONENT a IS
PORT (
&#160;&#160;&#160;&#160;input: IN std_logic
&#160;&#160;&#160;&#160;output: OUT std_logic<br />);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014319"></a>FOR INSTANCE1: A USE ENTITY WORK.Ent1(Arch1);<br />FOR INSTANCE2: A USE ENTITY WORK.Ent1(Arch2);<br />FOR OTHERS: A USE ENTITY WORK.Ent2(Arch2);</pre>

<p>
<a id="pgfId-1014320"></a>VHDL In resolves the example as follows:</p>
<ul><li>
<a id="pgfId-1014321"></a>If multiple instances of a component are bound to multiple entities, then VHDL In instantiates different cells. This is similar to instantiating different components.</li><li>
<a id="pgfId-1014322"></a>If multiple instances of a component are bound to multiple architectures of the one entity, then VHDL In instantiates the same cell.</li></ul>

<p>
<a id="pgfId-1014323"></a>For every instance, VHDL In adds the following property to specify which entity/architecture pair an instance is bound to:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014326"></a>Property Name: <a id="marker-1014324"></a><a id="marker-1014325"></a>vhdlArchitectureName<br />Property Type: string<br />Property Value: libraryName.entityName(architecture name)</pre>

<p>
<a id="pgfId-1014327"></a>An example property name is<em> design_lib.nand2(rtl).</em></p>

<h3>
<a id="pgfId-1014329"></a>One Entity, Multiple Components<a id="marker-1014328"></a></h3>

<p>
<a id="pgfId-1014330"></a>The following is an example of instances of multiple components bound to one entity.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014331"></a>ENTITY and2 IS
PORT (
&#160;&#160;&#160;&#160;in1&#160;&#160;&#160;&#160; : IN std_logic;<br /> in2  : IN std_logic;<br /> Result  : OUT std_logic<br />);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014332"></a>END and2;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014334"></a>-- <h-hot><a actuate="user" class="URL" href="../vhdlinuser/glossary.html#binding" show="replace" xml:link="simple">BINDING SPECIFICATIONS</a></h-hot></pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014335"></a>COMPONENT sn74And2</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014336"></a>PORT (in1, in2: IN std_logic;
&#160;&#160;&#160;&#160;Result: OUT std_logic<br />);<br />END COMPONENT</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014337"></a>COMPONENT dn84And2
PORT (in1, in2: IN std_logic;
&#160;&#160;&#160;&#160;Result: OUT std_logic<br />);</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014338"></a>FOR ALL: sn74And2 USE ENTITY WORK.and2(TechSn74);<br />FOR ALL: dn84And2 USE ENTITY WORK.and2(TechDn84);</pre>

<p>
<a id="pgfId-1014339"></a>In the above case, the same symbol <em>(</em><code>and2</code><em>)</em> is used for all instances of the component.</p>
<p>
<a id="pgfId-1014341"></a>For all <a id="marker-1014340"></a>resource libraries visible through the library clause, VHDL In creates a property on the generated schematic with the following attributes.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014344"></a>Property Name:<a id="marker-1014342"></a><a id="marker-1014343"></a>vhdlLibraryNames<br />Property Type:ilList of strings<br />Property Value:(&lt;library name&gt;...)</pre>

<p>
<a id="pgfId-1014346"></a>Example property names for a <h-hot><a actuate="user" class="URL" href="../vhdlinuser/glossary.html#resource" show="replace" xml:link="simple">resource library</a></h-hot> are<code> </code>ieee and <code>myTestLib.</code></p>
<p>
<a id="pgfId-1014348"></a>For all <a id="marker-1014347"></a>packages visible to the architecture, VHDL In creates a property on the generated schematic with the following attributes.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014351"></a>Property Name:<a id="marker-1014349"></a><a id="marker-1014350"></a>vhdlPackageNames<br />Property Type:ilList of strings<br />Property Value:(&lt;complete package name&gt;...)</pre>

<p>
<a id="pgfId-1014352"></a>Example property names for a package are<code> ieee.std_logic_1164.all </code>and <code>myTestLib.package.all</code>.</p>

<h2>
<a id="pgfId-1014360"></a><a id="marker-1014353"></a><a id="14427"></a>Case Sensitivity Issues<a id="marker-1014356"></a><a id="marker-1014357"></a><a id="marker-1014358"></a><a id="marker-1014359"></a></h2>

<p>
<a id="pgfId-1016198"></a>The Cadence library structure and the OA format are case sensitive, whereas the VHDL library structure is case insensitive. The intermediate files generated by the parser do not preserve the case of the original declaration in OA format. Therefore, libraries that are recognized as distinct in the Cadence library structure are not distinguishable in VHDL. </p>

<h3>
<a id="pgfId-1014369"></a>Possible VHDL Design Import Errors<a id="marker-1014364"></a><a id="marker-1014365"></a><a id="marker-1014366"></a><a id="marker-1014367"></a><a id="marker-1014368"></a></h3>

<p>
<a id="pgfId-1014370"></a>When you import a VHDL design, this difference in case sensitivity between the three formats might cause errors with design libraries, cells, or ports.</p>
<ul><li>
<a id="pgfId-1014373"></a><a id="marker-1014371"></a><a id="marker-1014372"></a>Design libraries <br />
<a id="pgfId-1014374"></a>In a VHDL library, the design names <code>Example</code>, <code>EXAMPLE</code>, and <code>example </code>map to the same VHDL logical library, while in the Cadence library structure, each maps to a different Cadence library structure. This might cause an error if VHDL In preserves the original case of VHDL declarations. </li><li>
<a id="pgfId-1014375"></a>Cells <br />
<a id="pgfId-1014376"></a>In VHDL, components bound to the entities named <code>and</code><em> </em>and <code>AND</code> are bound to same entity. In the Cadence library structure, the components are recognized as different <a id="marker-1014377"></a>cells.</li><li>
<a id="pgfId-1014379"></a><a id="marker-1014378"></a>Ports <br />
<a id="pgfId-1014380"></a>In a VHDL design, the name declared in the original definition of the port in the <a href="glossary.html#entity">entity declaration</a> and the name used for the formal part in the port map clause might not be expressed as both uppercase or as both lowercase. This causes an error when the design is imported to OA format. VHDL In maps actual ports to formal ports even if both names are not in the same case. The following VHDL example illustrates the point.<pre class="webflare-pre-block webflare-courier-new" id="#id1014382">
<a id="pgfId-1014382"></a>entity Example is
 port (a: in bit);
end entity;</pre><pre class="webflare-pre-block webflare-courier-new" id="#id1014383">
<a id="pgfId-1014383"></a>INSTANCE: example port map (A =&gt;actual_signal);</pre>
<a id="pgfId-1014384"></a>A search for port <em>A</em> in the symbol for entity Example succeeds in VHDL In while matching for symbol pins.</li></ul>









<h3>
<a id="pgfId-1014385"></a>Object Search in OA</h3>

<p>
<a id="pgfId-1014390"></a><a id="marker-1014386"></a>Object search in OA is case insensitive.<a id="marker-1014387"></a><a id="marker-1014388"></a><a id="marker-1014389"></a></p>
<p>
<a id="pgfId-1014391"></a>For example, the statement</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014392"></a>FOR ALL: and2 USE ENTITY sn74.AND2_GATE(TECH_TTL);</pre>

<p>
<a id="pgfId-1014393"></a>performs a case-insensitive search in the <code>sn74</code> library for the <code>and2_gate </code>cell.</p>
<p>
<a id="pgfId-1014394"></a>If you want to preserve the case of an identifier when searching a component symbol in a OA reference library, you can</p>
<ul><li>
<a id="pgfId-1014396"></a>Use escape characters<a id="marker-1014395"></a> ( \ \ ), if you have specified binding for the component symbol you want to search</li><li>
<a id="pgfId-1014397"></a>Set a parameter in the parameter file </li></ul>


<h4>
<a id="pgfId-1014400"></a>Case-Sensitive Search of an Identifier with Binding<a id="marker-1014398"></a><a id="marker-1014399"></a></h4>

<p>
<a id="pgfId-1014401"></a>If you have specified binding for the component symbol you want to search, you must surround the identifier with escape characters ( \ \ ). </p>
<p>
<a id="pgfId-1014402"></a>For example, to make sure that VHDL In searches for the component <code>INV0</code><em> </em>as<em> </em><code>INV0</code> rather than <code>inv0</code><em> </em>in the OA reference library, indicate the component as <code>\INV0\</code>. </p>

<h4>
<a id="pgfId-1014407"></a>Case-Sensitive Search of an Identifier with No Binding<a id="marker-1014403"></a><a id="marker-1014404"></a><a id="marker-1014405"></a><a id="marker-1014406"></a></h4>

<p>
<a id="pgfId-1014408"></a>Include the following statement in your parameter file if you want the component search to be case insensitive:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014409"></a>caseSensitivity := False</pre>

<p>
<a id="pgfId-1014410"></a>VHDL In will pick up the component from the OA reference library provided the component interfaces match.</p>
<p>
<a id="pgfId-1014414"></a>This flag is <code>TRUE</code> by default.<a id="marker-1014411"></a><a id="marker-1014412"></a><a id="marker-1014413"></a></p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1014415"></a>You can use this feature only to search for symbols. You cannot use this feature to</div>
<ul><li>
<a id="pgfId-1014416"></a>Create symbols, entities, packages, configurations, or architectures</li><li>
<a id="pgfId-1014417"></a>Perform a case-sensitive search on an entire entity, package, configuration, or architecture</li></ul>


<h4><em>
<a id="pgfId-1014422"></a>Repeated Instantiations of a Component<a id="marker-1014418"></a><a id="marker-1014419"></a><a id="marker-1014420"></a><a id="marker-1014421"></a></em></h4>

<p>
<a id="pgfId-1014423"></a>Once you have set the case-sensitivity flag to <code>FALSE</code><em> </em>for the search of a component symbol, VHDL In uses the same process in searching for repeated instantiations of that component.</p>
<p>
<a id="pgfId-1014424"></a>For example, if you specify the following instantiations for your search,</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014425"></a>IO: IV120 PORT MAP(...<br />I1: Iv120 PORT MAP(...</pre>

<p>
<a id="pgfId-1014426"></a>VHDL In searches the ordered list of symbols in the target and reference libraries for both IV120 and Iv120, and returns the first case-insensitive match.</p>
<p>
<a id="pgfId-1014427"></a>When neither instantiation IV120 or iv120 are present in the target library or the reference libraries, VHDL In creates a symbol for IV120 in the target library and bind the component IV120 to that symbol.</p>

<h4><em>
<a id="pgfId-1014431"></a>Library Names in All Uppercase<a id="marker-1014428"></a><a id="marker-1014429"></a><a id="marker-1014430"></a></em></h4>

<p>
<a id="pgfId-1014432"></a>You must use escape characters ( \ \ ) to specify a library whose name is in all uppercase characters, even when you set the case-sensitive flag to <code>ON</code>. </p>
<p>
<a id="pgfId-1014433"></a>For example, if the reference library refLib contains all the component symbols, you must use the following two statements:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014434"></a>LIBRARY \refLib\;<br />...<br />...<br />for GB3:IV120 use entity \refLib\.IV120(schematic);</pre>
<h4><em>
<a id="pgfId-1014436"></a>Process Involved in a Case-Sensitive Search<a id="marker-1014435"></a> </em></h4>

<p>
<a id="pgfId-1014437"></a>The following process occurs when you perform a case-sensitive search on a component with no binding:</p>
<ul><li>
<a id="pgfId-1014438"></a>VHDL In generates an ordered list of symbols present in the library for the component you want to search. </li><li>
<a id="pgfId-1014439"></a>VHDL In searches the target library for the symbol you specified by traversing the list of symbols and comparing each symbol listed with the symbol you specified. </li><li>
<a id="pgfId-1014440"></a>If VHDL In does not find the symbol you specified in the target library, it searches the list of reference libraries, using the same process it used to search the target library.</li><li>
<a id="pgfId-1014441"></a>VHDL In performs a check on pin names corresponding to the component, searching first the target library, then the reference libraries.<br />
<a id="pgfId-1014442"></a>VHDL In provides more flexibility in pin name searching than it does in component name searching.<br />
<a id="pgfId-1014443"></a>For example, if you use the component declaration</li></ul>






<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014444"></a>    component IV120<br />    port(Y:out std_logic; a:in std_logic);<br />    end component;</pre>

<p class="webflare-indent1">
<a id="pgfId-1014445"></a>and later use the component instantiation statement</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014446"></a>    GB3: IV120 port map(Y =&gt; y, A =&gt; b);</pre>

<p class="webflare-indent1">
<a id="pgfId-1014447"></a>VHDL In will successfully find a match for the port name if <code>IV120</code> is present in the reference library, and the ports for <code>IV120</code> are <code>Y </code>and <code>A</code>.</p>

<h4>
<a id="pgfId-1014451"></a>Object Creation in OA<a id="marker-1014448"></a><a id="marker-1014449"></a><a id="marker-1014450"></a></h4>

<p>
<a id="pgfId-1014452"></a>Object creation in OA preserves the original case of the declaration.</p>
<p>
<a id="pgfId-1014453"></a> For example, the code</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014454"></a>ENTITY AndGate IS<br />    PORT (a: IN std_logic; B: OUT std_logic);<br />END AndGate;</pre>

<p>
<a id="pgfId-1014455"></a>creates a cell called <code>andgate </code>with ports called <code>a</code> and <code>b</code>.</p>

<h2>
<a id="pgfId-1014457"></a><a id="10973"></a>Other Issues</h2>
<h3>
<a id="pgfId-1014458"></a>Signal Declarations</h3>

<p>
<a id="pgfId-1014460"></a>VHDL In can create schematic representations for only these two types of <a id="marker-1014459"></a>signal declarations:</p>
<ul><li>
<a id="pgfId-1014461"></a>Scalar</li><li>
<a id="pgfId-1014462"></a>A single dimensional array of scalar</li></ul>

<p>
<a id="pgfId-1016043"></a>For other types of signal declarations in VHDL, there is no mapping to the OpenAccess database (OA).</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1016092"></a>In case of port bundles you can specify the VHDL datatype for individual signals as <code>sigName1:sigType1, sigName2:sigType2, sigName3:sigType3</code>. For example, you have defined two signals, sig1 and sig2 as, <code>vhdlDataType : sig1:std_logic</code>, then sig1 has <code>std_logic</code> as the datatype and sig2 has the default scalar datatype. If you have specified <code>vhdlDataType : std_logic</code>, both signals, sig1 and sig2, have <code>std_logic</code> as the datatype. If you do not specify the <code>vhdlDataType</code> then both the signals have the default scalar datatype defined in the <em>VHDL Set Up Check </em>dialog box.</div>

<h3>
<a id="pgfId-1016045"></a>Vector Nets</h3>

<p>
<a id="pgfId-1014466"></a>The Cadence netlister cannot handle <a id="marker-1014465"></a>vector nets which are constrained to a single dimension, such as the following:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014467"></a>SUBTYPE constrained_singleDimension IS bit_vector(0 TO 9);</pre>

<p>
<a id="pgfId-1014468"></a>In a schematic, a vector net <code>B&lt;0:9&gt;</code> of type <code>constrained_singleDimension</code> is netlisted as </p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014469"></a>SIGNAL B: constrained_singleDimension(0 TO 9);</pre>

<p>
<a id="pgfId-1014470"></a>which is not correct VHDL. VHDL In adds a property with the following definition to indicate VHDL data type:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014473"></a>Property Name: <a id="marker-1014471"></a><a id="marker-1014472"></a>vhdlDataType<br />Property Type: string<br />Property Value: &lt;dataType&gt;</pre>

<p>
<a id="pgfId-1014474"></a>An example VHDL data type is <code>std_logic</code><em>.</em></p>

<h3>
<a id="pgfId-1014477"></a><a id="marker-1014475"></a><a id="marker-1014476"></a>Noninteger Vector Indices</h3>

<p>
<a id="pgfId-1014478"></a>The following is an example of a <code>vector</code> type with an index subtype other than <code>integer</code>.</p>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1014479"></a><code>PACKAGE td IS<br />    TYPE foo is (apples, bananas, oranges, peaches);<br />    TYPE index_foo_vector is array (foo range &lt;&gt;) of bit;<br />END td;</code></pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1014480"></a><code>USE work.td.all</code></pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1014481"></a><code>ENTITY e IS<br />    PORT (a: IN index_foo_vector (apples to oranges));<br />END e;</code></pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1014482"></a><code>ARCHITECTURE a OF e IS <br />    COMPONENT foo<br />    PORT (a: in bit);<br />    END component;</code></pre>
<pre class="webflare-courier-new webflare-indent1 codeContent">
<a id="pgfId-1014483"></a><code>BEGIN<br />    inst_apples: foo PORT MAP(a (apples));<br />    inst_bananas: foo PORT MAP(a (bananas));<br />    inst_oranges: foo PORT MAP(a (oranges));<br />END a;</code></pre>
<p>
<a id="pgfId-1014503"></a>Importing the example produces a schematic with the following connectivity.</p>

<p>
<a id="pgfId-1015246"></a></p>
<div class="webflare-div-image">
<img src="images/connectivity.gif" /></div>

<p>
<a id="pgfId-1014504"></a>VHDL In creates a property on net <em>a</em> with these characteristics:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014507"></a>Property Name: <a id="marker-1014505"></a><a id="marker-1014506"></a>vhdlVecIndexType <br />Property Type: string <br />Property Value: &lt;index_type&gt; </pre>

<p>
<a id="pgfId-1014508"></a>An example index type is <code>libPack.td.foo</code>.</p>

<h3>
<a id="pgfId-1014509"></a>Buffer Ports</h3>

<p>
<a id="pgfId-1014511"></a>VHDL In maps <a id="marker-1014510"></a>buffer ports in VHDL to INOUT ports on Virtuoso schematics and symbols and adds the following property.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014514"></a>Property Name: <a id="marker-1014512"></a><a id="marker-1014513"></a>vhdlPortType<br />Property Type: string<br />Property Value: &lt;portType&gt;</pre>

<p>
<a id="pgfId-1014515"></a>An example port type is<code> buffer.</code></p>

<h3>
<a id="pgfId-1014516"></a>Port Conversion Functions</h3>

<p>
<a id="pgfId-1014518"></a>For <a id="marker-1014517"></a>port conversion functions, VHDL In creates the following properties on the instance terminal.</p>
<p>
<a id="pgfId-1014520"></a>For conversion applied on the <a id="marker-1014519"></a>formal port</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014523"></a><code>Property Name: vhdlFormalPortFuncName<br />Property Type string<br />Property Value: &lt;function name&gt;</code><a id="marker-1014521"></a><a id="marker-1014522"></a></pre>

<p>
<a id="pgfId-1014524"></a>An example function name is <code>bitToMvl </code>for the port map <code>(</code>bitToMvl (A) =&gt; Net A, ...</p>
<p>
<a id="pgfId-1014526"></a>For conversion applied on <a id="marker-1014525"></a>actual port:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014529"></a>Property Name: <a id="marker-1014527"></a><a id="marker-1014528"></a>vhdlActualPortFuncName<br />Property Type string<br />Property Value: &lt;function name&gt;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014530"></a>An example function name for an actual port is <code>bitToMvl </code>for the port map <br /><em>(A =&gt; bitToMvl(Net A), ...</em></pre>
<h3>
<a id="pgfId-1014531"></a>Attribute Specifications</h3>

<p>
<a id="pgfId-1014533"></a>Schematic generation deals with <a id="marker-1014532"></a>attribute specification on an object in an architecture by creating the following property on the corresponding object in the schematic.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014536"></a>Property Name: <a id="marker-1014534"></a><a id="marker-1014535"></a>vhdlAttributeDefList<br />Property Type: ilList of strings<br />Property Value: (&lt;attribute name&gt;, &lt;attribute value&gt;)</pre>

<p>
<a id="pgfId-1014537"></a>For example, the property for the specification <code>((Capacitance \ 15.2F\))</code> on net <code>net21</code> having the attribute <code>Capacitance of net21: signal</code> is 15.2F.</p>

<h3>
<a id="pgfId-1014538"></a>Importing Generics</h3>

<p>
<a id="pgfId-1014539"></a>A generic clause declared in a VHDL entity is mapped as a property called <code>vhdlGenericDefList</code> on the symbol. The syntax of such a property is:</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014541"></a>Property Name: <a id="marker-1014540"></a>vhdlGenericDefList<br />Property Type: ilList<br />Property Value: ((&lt;name&gt;&lt;type&gt;[&lt;value&gt;])...)</pre>

<p>
<a id="pgfId-1014542"></a>Example clauses are<em> </em><code>(delay, time) </code>and<code> (clock frequency, frequency, 45MHz)</code>.</p>
<p>
<a id="pgfId-1014543"></a>A generic map clause in the component instantiation statement is also mapped as <code>vhdlGenericMapList</code> on the component instance in the schematic.</p>
<p>
<a id="pgfId-1016165"></a>In addition to this, a generic clause declared in a VHDL entity is also translated to a Component Description Format (CDF) Parameter. The generics can be viewed through the Edit Component CDF form in icds. To display the Edit Component CDF form, select the <em>Edit</em> option from the <em>CDF</em> sub-menu in the <em>Tools</em> drop down menu.</p>
<p>
<a id="pgfId-1017313"></a>The Edit Component CDF form displays the various options for displaying the generics. You</p>

<p>
<a id="pgfId-1017318"></a></p>
<div class="webflare-div-image">
<img src="images/editCompCdf.gif" /></div>

<p>
<a id="pgfId-1015261"></a>can choose the CDF Selection default value, Cell, and specify the Library Name and the cell name of the cell which contains the generic clause. Next, you select the CDF Type to be Base.</p>
<p>
<a id="pgfId-1014556"></a>This will display any generics specified in the VHDL entity description of the cell with their default values.</p>
<p>
<a id="pgfId-1014557"></a>The cell CDF parameters are inherited by the corresponding component instantiations as CDF Properties. Therefore they can be viewed by selecting the component in the schematic opened through the Library Manager and selecting the Edit Properties button.</p>
<p>
<a id="pgfId-1014558"></a>In case the component instance has a generic map clause giving its own value for the generic, this value overrides the value inherited from the cell.</p>

<h3>
<a id="pgfId-1014559"></a>Component Declarations</h3>

<p>
<a id="pgfId-1014561"></a>In VHDL, a <a id="marker-1014560"></a>component declaration can exist in an architecture. It has to be present in one of the <a id="marker-1014562"></a><a id="marker-1014563"></a>referred packages or architecture declarations. It is an error in VHDL to have the same component declared in two places. The VHDL netlister does not support such cases. VHDL In adds the following property for instances of components whose declaration does not exist inside an architecture.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014567"></a>Property Name: <a id="marker-1014564"></a><a id="marker-1014565"></a>vhdlPackageComponents<br />Property Type: ilList of strings<br />Property Value: <code><em>(&lt;componentName&gt;...)</em></code></pre>

<p>
<a id="pgfId-1014568"></a>Example component names are <code>And2Gate</code> and <code>Nand2Gate</code>. </p>

<h3>
<a id="pgfId-1014569"></a>Port Maps</h3>

<p>
<a id="pgfId-1014573"></a>If a port map other than a simple <a id="marker-1014570"></a>port map is present on a<a id="marker-1014571"></a> <h-hot><a href="glossary.html#binding">binding specification</a></h-hot>, VHDL In imports the module as a VHDL view. This is necessary because the port map on the binding specification has no relevant abstraction in OA. </p>
<p>
<a id="pgfId-1014574"></a>The following binding specification is imported as a schematic.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014575"></a>for all: and2 use entity CellsLib.And2(Structure) port map<br />    (A =&gt; A, B =&gt; B, Y =&gt; Y);</pre>

<p>
<a id="pgfId-1014576"></a>The following binding specification is imported as a VHDL view.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014577"></a>for all: and2 use entity CellsLib.MyAnd2(Structure2) port<br />    map(Input1 =&gt; A, Input2 =&gt; B, Output =&gt; Y);</pre>

<p>
<a id="pgfId-1014578"></a>VHDL In supports port maps on the component instance statement.</p>

<h3>
<a id="pgfId-1014579"></a>Concurrent Assignment Statements</h3>

<p>
<a id="pgfId-1014582"></a>VHDL In supports only simple <a id="marker-1014580"></a><a id="marker-1014581"></a>concurrent assignment statements on the schematic view. A simple concurrent assignment has only one waveform element and no timing expression, or the right-hand side (<h-hot><a href="glossary.html#RHS">RHS</a></h-hot>) of the assignment is an assignable value. For example,</p>
<p>
<a id="pgfId-1014584"></a>Assignments that are simple</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014585"></a>a &lt;= b(3 to 6); a &lt;= b;</pre>

<p>
<a id="pgfId-1014586"></a>Assignments that are not simple</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014587"></a>a &lt;= b after 5 ns; c &lt;= function (d); </pre>

<p>
<a id="pgfId-1014588"></a>For imported simple concurrent assignment statements, VHDL In uses an instance of a <a id="marker-1014589"></a>patch symbol. The<a id="marker-1014590"></a> patch expression for such an instance is</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014591"></a>Connection Expression 0:size-1 0: size-1. </pre>

<p>
<a id="pgfId-1014592"></a>VHDL In adds the following property to the patch instance.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014595"></a>Property Name: <a id="marker-1014593"></a><a id="marker-1014594"></a>vhdlAssignInstance<br />Property Type: Boolean<br />Property Value: &lt;true/false&gt;</pre>

<p>
<a id="pgfId-1014596"></a>An example property value is TRUE.</p>
<p>
<a id="pgfId-1014597"></a>VHDL In also supports signal concatenation. For example, if a concurrent statement is</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014598"></a>selectx &lt;= Sel(2) &amp; Sel(1) &amp; Sel(0);</pre>

<p>
<a id="pgfId-1014599"></a>VHDL In represents this assignment as three separate bit-by-bit assignments.</p>

<h3>
<a id="pgfId-1014600"></a>Behavioral View for Continuous Signal Assignment Statements</h3>

<p>
<a id="pgfId-1014601"></a>To create a schematic view, VHDL In requires the patch cord symbol from the <code>basic</code> library if the design contains Continuous Signal Assignment statements. It creates a behavioral view if any one of the following conditions is true:</p>
<ul><li>
<a id="pgfId-1014602"></a>The <code>basic</code> library is not defined in the <code>cds.lib</code>.</li><li>
<a id="pgfId-1014603"></a>The cell <code>patch</code> view symbol is not present in the <code>basic</code> library.</li><li>
<a id="pgfId-1014604"></a>The value of the Parameter File entry for <code>contAssignSymbol</code> is not <code>basic patch </code>symbol<code>,</code> and the patch symbol is not available in the desired library. This is applicable if you are running VHDL In in stand-alone mode.</li></ul>


<p>
<a id="pgfId-1014605"></a>The log file displays the relevant messages.</p>

<h3>
<a id="pgfId-1014606"></a>Power and Ground Signals</h3>

<p>
<a id="pgfId-1014610"></a>In VHDL designs, <a id="marker-1014607"></a>power and <a id="marker-1014608"></a><a id="marker-1014609"></a>ground nets are represented as continuous assignments where the left-hand side (LHS) is an <h-hot><a actuate="user" class="URL" href="../vhdlinuser/glossary.html#enumerationliteral" show="replace" xml:link="simple">enumeration literal</a></h-hot> designated as power or ground. For example,</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014612"></a>a &lt;= &#8216;1&#8217; </pre>

<p>
<a id="pgfId-1014613"></a>indicates that net <code>a</code> is a power net, and </p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1014614"></a>b &lt;= &#8216;0&#8217; </pre>

<p>
<a id="pgfId-1014615"></a>indicates that net <code>b</code> is a ground net.</p>
<p>
<a id="pgfId-1014616"></a>You need to supply the enumeration literals designated for power and ground. </p>

<h2>
<a id="pgfId-1014620"></a><a id="marker-1014617"></a><a id="marker-1014618"></a><a id="41157"></a>Nontranslatable Structural VHDL Constructs</h2>

<p>
<a id="pgfId-1014621"></a>Some elements of VHDL simply cannot be converted into schematics or netlists. If you run VHDL In on a design that contains one or more of these elements, VHDL In automatically switches the output to a Cadence VHDL text cellview and issues warnings that other conversions are not possible.</p>
<p>
<a id="pgfId-1014622"></a>The following section describes the structural VHDL constructs that VHDL In cannot convert into OA objects. Check your design for these constructs, and try to change them or remove them before importing the design.</p>

<h3>
<a id="pgfId-1014623"></a>Port Subtypes and Modes</h3>

<p>
<a id="pgfId-1014625"></a>VHDL In cannot convert the following <a id="marker-1014624"></a>port subtypes:</p>
<ul><li>
<a id="pgfId-1014628"></a>Globally static <a id="marker-1014626"></a><a id="marker-1014627"></a>arrays</li><li>
<a id="pgfId-1014631"></a>Unconstrained arrays<a id="marker-1014629"></a><a id="marker-1014630"></a></li><li>
<a id="pgfId-1014633"></a>Arrays of composite objects<a id="marker-1014632"></a></li><li>
<a id="pgfId-1014635"></a><a id="marker-1014634"></a>Record types</li><li>
<a id="pgfId-1014637"></a>Multidimensional array of scalar objects<a id="marker-1014636"></a></li></ul>




<p>
<a id="pgfId-1014640"></a><a id="marker-1014638"></a><a id="marker-1014639"></a>VHDL ports have five modes:<em> i</em><code>n, out, inout, linkage,</code> and <code>buffer,</code> while OA allows three port modes: <code>in</code>,<code> out</code>, and <code>inout</code>. <a id="marker-1014641"></a></p>
<p>
<a id="pgfId-1014642"></a>Ports of mode<em> </em><code>in</code>, <code>out </code>and <code>inout </code>in VHDL are directly mappable to corresponding ports in OA.</p>
<p>
<a id="pgfId-1014646"></a>VHDL In cannot convert <a id="marker-1014643"></a>ports of mode <code>linkage</code>.<a id="marker-1014644"></a><a id="marker-1014645"></a></p>
<p>
<a id="pgfId-1014648"></a>In VHDL, you can associate ports of mode <code>buffer </code><a id="marker-1014647"></a>with only a signal or with only ports of mode<code> </code>buffer. In VHDL, modes<em> </em><code>inou</code>t <a id="marker-1014649"></a>and <code>buffer </code>have the same characteristics, but you can update ports of mode <code>inout</code> with zero or more sources, while you can update ports of mode <code>buffer</code> with at most one source. Therefore, VHDL In maps ports of mode<em> </em><code>buffer</code> to ports of mode <code>inout</code> in OA and associates properties with them to indicate that these are <code>buffer</code> ports.</p>
<p>
<a id="pgfId-1014651"></a>In VHDL, you can associate ports of mode <code>linkage</code> with ports of any mode. However, the value of the interface object can be read or updated only by appearing as an actual to an interface object of mode <code>linkage</code><em>,</em><a id="marker-1014650"></a> and no other reading or updating of the value is permitted. VHDL In cannot map ports of mode<code> linkage</code> to the modes of a OA port. </p>
<p>
<a id="pgfId-1014653"></a>The following VHDL example shows constructs that are <a id="marker-1014652"></a>problematic for VHDL In and describes their resolution.</p>

<pre class="webflare-courier-new codeContent">
<a id="pgfId-1015280"></a>type multi_dim_array is array(1 to 10, 1 to 10) of bit;<br />type rec_type is record scalar_element: bit; vector_element:<br />   multi_dim_array; end record;<br />type sig_dim_array is array (integer range &lt;&gt;) of bit;<br />type comp_sig_dim_array is array (1 to 10) of rec_type;<br />type const_single_dim_array is array (1 to 10) of bit;</pre>
<pre class="webflare-courier-new codeContent">
<a id="pgfId-1015281"></a>entity ISSUE is <br />port (a: in multi_dim_array;<br />    b: out rec_type;<br />    c: inout sig_dim_array(1 to 10);<br />    d: in sig_dim_array;<br />    e: buffer comp_sig_dim_array;<br />    f: linkage const_single_dim_array;<br />    g: integer range 1 to 10);<br />end ISSUE;</pre>
<p>
<a id="pgfId-1015888"></a></p>
<table class="webflareTable" id="#id1015889">
<tbody><tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015891"></a><em>Port a</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015893"></a>The port is a multidimensional array of <code>scalar</code> type. OA ports can be either scalar or constrained single dimensional arrays of scalars. This port has no direct mapping to any OA object. Therefore, VHDL In cannot convert this port to a OA symbol. </p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015895"></a><em>Port b</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015897"></a>The port is a <code>record</code> type. In VHDL, different elements of a record can have different subtypes. These subtypes can be a composite. VHDL In cannot create this port in a OA symbol.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015899"></a><em>Port c</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015959"></a>The port is a single-dimensional array of <code>scalar</code> type. The base type of the array is an<code> </code>unconstrained type. This port declaration creates an <code>anonymous</code> type. VHDL In can create this port in OA. Although the declarations for ports<code> </code>f and <code>c</code> are <code>vector </code>of size 10, the declaration for port <em>c</em> generates an <code>anonymous</code> type implicitly while the port <em>f</em> declaration does not.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015903"></a><em>Port d</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015905"></a>The port is an unconstrained single dimensional array. This single dimensional array port gets the value of its constraints from the associated signal in each instance. Because OA has no parameterized ports, VHDL In cannot convert this port into a OA symbol.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015907"></a><em>Port e</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015909"></a>The port is an array of a <code>composite</code><em> </em>type (arrays and records). Different <code>scalar</code> elements of an array of <code>composite</code> type can be of different types. VHDL In cannot map such a port to a OA port.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015911"></a><em>Port f</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015913"></a>The port is of mode<code> linkage</code>, which cannot be mapped to OA ports.</p>
</td>
</tr>
<tr>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015915"></a><em>Port g</em></p>
</td>
<td class="webflareTd" colspan="1" rowspan="1">
<p>
<a id="pgfId-1015917"></a>The port is a <code>scalar </code>type. This declaration implicitly creates an <code>anonymous</code> type. VHDL In can convert this port to a OA symbol.</p>
</td>
</tr>
</tbody></table>
<h3>
<a id="pgfId-1014663"></a>Constructs in Architectures</h3>

<p>
<a id="pgfId-1016976"></a>VHDL In cannot convert the following VHDL constructs that occur in an <h-hot><a href="glossary.html#architecture">architecture</a></h-hot> body.</p>
<ul><li>
<a id="pgfId-1016980"></a><a href="glossary.html#binding">Binding specifications</a> other than simple ones<a id="marker-1016996"></a><a id="marker-1016997"></a></li><li>
<a id="pgfId-1016983"></a><a id="marker-1016981"></a><a id="marker-1016982"></a>Disconnection specifications</li><li>
<a id="pgfId-1014674"></a>Signal declarations of these types:<a id="marker-1014673"></a><ul><li>
<a id="pgfId-1014675"></a>Arrays of composite type</li><li>
<a id="pgfId-1014676"></a>Records</li><li>
<a id="pgfId-1014677"></a>Declarations that are not locally static</li></ul></li><li>
<a id="pgfId-1014678"></a>Concurrent versions of these statements:<ul><li>
<a id="pgfId-1014679"></a>Process statements</li><li>
<a id="pgfId-1014680"></a>Procedure calls</li><li>
<a id="pgfId-1014681"></a>Assertion statements</li><li>
<a id="pgfId-1014682"></a>Complex signal assignment statements</li><li>
<a id="pgfId-1014683"></a>Generate statements</li><li>
<a id="pgfId-1014684"></a>Blocks with guard expressions</li></ul></li><li>
<a id="pgfId-1014685"></a>Primary units with inconvertible entities</li></ul>













<p>
<a id="pgfId-1014687"></a>Support of <a id="marker-1014686"></a>concurrent assignment statements is restricted to simple concurrent assignment statements. A simple signal assignment statement generated by a synthesis tool has only one waveform element. The value expression of the waveform element is a simple or selected name. The value expression cannot contain operators, function calls, or function- or signal-valued attributes. </p>
<p>
<a id="pgfId-1014688"></a>Expressions associated with the formal part can be signal-valued attributes. Signal-valued attributes do not have an explicit place holder for the declaration of the signal. This signal is related to the signal prefix of the attribute. Signal-valued attributes can occur recursively. OA does not define such relationships between nets. VHDL In cannot generate a schematic view if signal-valued attributes are associated with the <code>formal_part </code>in a port map clause.</p>
<p>
<a id="pgfId-1014692"></a><a id="marker-1014689"></a>Blocks are logical partitions in VHDL design.<a id="marker-1014690"></a><a id="marker-1014691"></a> Multiple sheet schematics in OA represent mapping to blocks. Because OA sheets have a finite size, a block might not fit in one sheet. The presence of guarded expressions on the block causes an implicit declaration of a signal named <code>guard</code>. This signal might control the operation of a concurrent signal assignment statement. VHDL In cannot map this behavior to objects in a OA schematic.</p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap5.html" id="prev" title="Importing a Complex VHDL Design (RISC Processor Unit)">Importing a Complex VHDL Desig ...</a></em></b><b><em><a href="chap7.html" id="nex" title="Error Messages">Error Messages</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2020, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>